# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Oct 24 2020 16:17:17

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40LP8K
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for OneSecondPeriodPulse|clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (OneSecondPeriodPulse|clk:R vs. OneSecondPeriodPulse|clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: rst
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: rst
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: OneSecondPeriodPulse|clk  | Frequency: 108.58 MHz  | Target: 110.50 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock              Capture Clock             Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------------  ------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
OneSecondPeriodPulse|clk  OneSecondPeriodPulse|clk  9050             -160        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase       
---------  ----------  -----------  --------------------------  
rst        clk         2974         OneSecondPeriodPulse|clk:R  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase       
---------  ----------  ------------  --------------------------  
out        clk         13103         OneSecondPeriodPulse|clk:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase       
---------  ----------  ----------  --------------------------  
rst        clk         2019        OneSecondPeriodPulse|clk:R  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase       
---------  ----------  --------------------  --------------------------  
out        clk         12526                 OneSecondPeriodPulse|clk:R  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for OneSecondPeriodPulse|clk
******************************************************
Clock: OneSecondPeriodPulse|clk
Frequency: 108.58 MHz | Target: 110.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_3_16_3/lcout
Path End         : count_16_LC_3_16_7/sr
Capture Clock    : count_16_LC_3_16_7/clk
Setup Constraint : 9050p
Path slack       : -160p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -300
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12687

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           8114
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              12847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_3_16_3/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   -160  RISE       3
I__200/I                                      Odrv4                          0              4733   -160  RISE       1
I__200/O                                      Odrv4                        517              5250   -160  RISE       1
I__203/I                                      LocalMux                       0              5250   -160  RISE       1
I__203/O                                      LocalMux                     486              5736   -160  RISE       1
I__206/I                                      InMux                          0              5736   -160  RISE       1
I__206/O                                      InMux                        382              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/in0          LogicCell40_SEQ_MODE_0000      0              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/lcout        LogicCell40_SEQ_MODE_0000    662              6780   -160  RISE       1
I__113/I                                      Odrv4                          0              6780   -160  RISE       1
I__113/O                                      Odrv4                        517              7296   -160  RISE       1
I__114/I                                      LocalMux                       0              7296   -160  RISE       1
I__114/O                                      LocalMux                     486              7782   -160  RISE       1
I__115/I                                      InMux                          0              7782   -160  RISE       1
I__115/O                                      InMux                        382              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/in0          LogicCell40_SEQ_MODE_0000      0              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/lcout        LogicCell40_SEQ_MODE_0000    662              8826   -160  RISE       1
I__82/I                                       LocalMux                       0              8826   -160  RISE       1
I__82/O                                       LocalMux                     486              9312   -160  RISE       1
I__83/I                                       InMux                          0              9312   -160  RISE       1
I__83/O                                       InMux                        382              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in3               LogicCell40_SEQ_MODE_0000      0              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    465             10160   -160  RISE       1
I__58/I                                       LocalMux                       0             10160   -160  RISE       1
I__58/O                                       LocalMux                     486             10646   -160  RISE       1
I__59/I                                       IoInMux                        0             10646   -160  RISE       1
I__59/O                                       IoInMux                      382             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       910             11938   -160  RISE      24
I__247/I                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__247/O                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__248/I                                      GlobalMux                      0             11938   -160  RISE       1
I__248/O                                      GlobalMux                    227             12165   -160  RISE       1
I__249/I                                      SRMux                          0             12165   -160  RISE       1
I__249/O                                      SRMux                        682             12847   -160  RISE       1
count_16_LC_3_16_7/sr                         LogicCell40_SEQ_MODE_1000      0             12847   -160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (OneSecondPeriodPulse|clk:R vs. OneSecondPeriodPulse|clk:R)
*****************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_3_16_3/lcout
Path End         : count_16_LC_3_16_7/sr
Capture Clock    : count_16_LC_3_16_7/clk
Setup Constraint : 9050p
Path slack       : -160p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -300
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12687

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           8114
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              12847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_3_16_3/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   -160  RISE       3
I__200/I                                      Odrv4                          0              4733   -160  RISE       1
I__200/O                                      Odrv4                        517              5250   -160  RISE       1
I__203/I                                      LocalMux                       0              5250   -160  RISE       1
I__203/O                                      LocalMux                     486              5736   -160  RISE       1
I__206/I                                      InMux                          0              5736   -160  RISE       1
I__206/O                                      InMux                        382              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/in0          LogicCell40_SEQ_MODE_0000      0              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/lcout        LogicCell40_SEQ_MODE_0000    662              6780   -160  RISE       1
I__113/I                                      Odrv4                          0              6780   -160  RISE       1
I__113/O                                      Odrv4                        517              7296   -160  RISE       1
I__114/I                                      LocalMux                       0              7296   -160  RISE       1
I__114/O                                      LocalMux                     486              7782   -160  RISE       1
I__115/I                                      InMux                          0              7782   -160  RISE       1
I__115/O                                      InMux                        382              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/in0          LogicCell40_SEQ_MODE_0000      0              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/lcout        LogicCell40_SEQ_MODE_0000    662              8826   -160  RISE       1
I__82/I                                       LocalMux                       0              8826   -160  RISE       1
I__82/O                                       LocalMux                     486              9312   -160  RISE       1
I__83/I                                       InMux                          0              9312   -160  RISE       1
I__83/O                                       InMux                        382              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in3               LogicCell40_SEQ_MODE_0000      0              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    465             10160   -160  RISE       1
I__58/I                                       LocalMux                       0             10160   -160  RISE       1
I__58/O                                       LocalMux                     486             10646   -160  RISE       1
I__59/I                                       IoInMux                        0             10646   -160  RISE       1
I__59/O                                       IoInMux                      382             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       910             11938   -160  RISE      24
I__247/I                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__247/O                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__248/I                                      GlobalMux                      0             11938   -160  RISE       1
I__248/O                                      GlobalMux                    227             12165   -160  RISE       1
I__249/I                                      SRMux                          0             12165   -160  RISE       1
I__249/O                                      SRMux                        682             12847   -160  RISE       1
count_16_LC_3_16_7/sr                         LogicCell40_SEQ_MODE_1000      0             12847   -160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: rst       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : rst
Clock Port        : clk
Clock Reference   : OneSecondPeriodPulse|clk:R
Setup Time        : 2974


Data Path Delay                6611
+ Setup Time                    300
- Capture Clock Path Delay    -3937
---------------------------- ------
Setup to Clock                 2974

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
rst                                           OneSecondPeriodPulse       0      0                  RISE  1       
rst_ibuf_iopad/PACKAGEPIN:in                  IO_PAD                     0      0                  RISE  1       
rst_ibuf_iopad/DOUT                           IO_PAD                     760    760                RISE  1       
rst_ibuf_preio/PADIN                          PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
rst_ibuf_preio/DIN0                           PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__61/I                                       Odrv12                     0      1670               RISE  1       
I__61/O                                       Odrv12                     724    2393               RISE  1       
I__63/I                                       LocalMux                   0      2393               RISE  1       
I__63/O                                       LocalMux                   486    2879               RISE  1       
I__65/I                                       InMux                      0      2879               RISE  1       
I__65/O                                       InMux                      382    3262               RISE  1       
rst_ibuf_RNIJB0IA_LC_1_16_3/in0               LogicCell40_SEQ_MODE_0000  0      3262               RISE  1       
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000  662    3923               RISE  1       
I__58/I                                       LocalMux                   0      3923               RISE  1       
I__58/O                                       LocalMux                   486    4409               RISE  1       
I__59/I                                       IoInMux                    0      4409               RISE  1       
I__59/O                                       IoInMux                    382    4791               RISE  1       
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4791               RISE  1       
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                     910    5701               RISE  24      
I__247/I                                      gio2CtrlBuf                0      5701               RISE  1       
I__247/O                                      gio2CtrlBuf                0      5701               RISE  1       
I__248/I                                      GlobalMux                  0      5701               RISE  1       
I__248/O                                      GlobalMux                  227    5928               RISE  1       
I__249/I                                      SRMux                      0      5928               RISE  1       
I__249/O                                      SRMux                      682    6611               RISE  1       
count_16_LC_3_16_7/sr                         LogicCell40_SEQ_MODE_1000  0      6611               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               OneSecondPeriodPulse       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__254/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__254/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__255/I                                          GlobalMux                  0      3255               RISE  1       
I__255/O                                          GlobalMux                  227    3482               RISE  1       
I__260/I                                          ClkMux                     0      3482               RISE  1       
I__260/O                                          ClkMux                     455    3937               RISE  1       
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: out       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : out
Clock Port         : clk
Clock Reference    : OneSecondPeriodPulse|clk:R
Clock to Out Delay : 13103


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              8370
---------------------------- ------
Clock To Out Delay            13103

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               OneSecondPeriodPulse       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__254/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__254/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__255/I                                          GlobalMux                  0      3255               RISE  1       
I__255/O                                          GlobalMux                  227    3482               RISE  1       
I__258/I                                          ClkMux                     0      3482               RISE  1       
I__258/O                                          ClkMux                     455    3937               RISE  1       
outZ0_LC_1_15_4/clk                               LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
outZ0_LC_1_15_4/lcout          LogicCell40_SEQ_MODE_1000  796    4733               FALL  2       
I__69/I                        Odrv12                     0      4733               FALL  1       
I__69/O                        Odrv12                     796    5529               FALL  1       
I__71/I                        Span12Mux_v                0      5529               FALL  1       
I__71/O                        Span12Mux_v                796    6325               FALL  1       
I__72/I                        Span12Mux_s0_h             0      6325               FALL  1       
I__72/O                        Span12Mux_s0_h             217    6542               FALL  1       
I__73/I                        LocalMux                   0      6542               FALL  1       
I__73/O                        LocalMux                   455    6997               FALL  1       
I__74/I                        IoInMux                    0      6997               FALL  1       
I__74/O                        IoInMux                    320    7317               FALL  1       
out_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7317               FALL  1       
out_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10615              FALL  1       
out_obuf_iopad/DIN             IO_PAD                     0      10615              FALL  1       
out_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   13103              FALL  1       
out                            OneSecondPeriodPulse       0      13103              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: rst       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : rst
Clock Port        : clk
Clock Reference   : OneSecondPeriodPulse|clk:R
Hold Time         : 2019


Capture Clock Path Delay       3937
+ Hold  Time                      0
- Data Path Delay             -1918
---------------------------- ------
Hold Time                      2019

Data Path
pin name                      model name                 delay  cummulative delay  edge  Fanout  
----------------------------  -------------------------  -----  -----------------  ----  ------  
rst                           OneSecondPeriodPulse       0      0                  FALL  1       
rst_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
rst_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
rst_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
rst_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__62/I                       LocalMux                   0      1142               FALL  1       
I__62/O                       LocalMux                   455    1597               FALL  1       
I__64/I                       InMux                      0      1597               FALL  1       
I__64/O                       InMux                      320    1918               FALL  1       
I__66/I                       CascadeMux                 0      1918               FALL  1       
I__66/O                       CascadeMux                 0      1918               FALL  1       
outZ0_LC_1_15_4/in2           LogicCell40_SEQ_MODE_1000  0      1918               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               OneSecondPeriodPulse       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__254/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__254/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__255/I                                          GlobalMux                  0      3255               RISE  1       
I__255/O                                          GlobalMux                  227    3482               RISE  1       
I__258/I                                          ClkMux                     0      3482               RISE  1       
I__258/O                                          ClkMux                     455    3937               RISE  1       
outZ0_LC_1_15_4/clk                               LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: out       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : out
Clock Port         : clk
Clock Reference    : OneSecondPeriodPulse|clk:R
Clock to Out Delay : 12526


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              7793
---------------------------- ------
Clock To Out Delay            12526

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               OneSecondPeriodPulse       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__254/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__254/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__255/I                                          GlobalMux                  0      3255               RISE  1       
I__255/O                                          GlobalMux                  227    3482               RISE  1       
I__258/I                                          ClkMux                     0      3482               RISE  1       
I__258/O                                          ClkMux                     455    3937               RISE  1       
outZ0_LC_1_15_4/clk                               LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
outZ0_LC_1_15_4/lcout          LogicCell40_SEQ_MODE_1000  796    4733               RISE  2       
I__69/I                        Odrv12                     0      4733               RISE  1       
I__69/O                        Odrv12                     724    5457               RISE  1       
I__71/I                        Span12Mux_v                0      5457               RISE  1       
I__71/O                        Span12Mux_v                724    6180               RISE  1       
I__72/I                        Span12Mux_s0_h             0      6180               RISE  1       
I__72/O                        Span12Mux_s0_h             207    6387               RISE  1       
I__73/I                        LocalMux                   0      6387               RISE  1       
I__73/O                        LocalMux                   486    6873               RISE  1       
I__74/I                        IoInMux                    0      6873               RISE  1       
I__74/O                        IoInMux                    382    7255               RISE  1       
out_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7255               RISE  1       
out_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   10212              RISE  1       
out_obuf_iopad/DIN             IO_PAD                     0      10212              RISE  1       
out_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   12526              RISE  1       
out                            OneSecondPeriodPulse       0      12526              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_3_16_3/lcout
Path End         : count_16_LC_3_16_7/sr
Capture Clock    : count_16_LC_3_16_7/clk
Setup Constraint : 9050p
Path slack       : -160p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -300
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12687

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           8114
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              12847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_3_16_3/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   -160  RISE       3
I__200/I                                      Odrv4                          0              4733   -160  RISE       1
I__200/O                                      Odrv4                        517              5250   -160  RISE       1
I__203/I                                      LocalMux                       0              5250   -160  RISE       1
I__203/O                                      LocalMux                     486              5736   -160  RISE       1
I__206/I                                      InMux                          0              5736   -160  RISE       1
I__206/O                                      InMux                        382              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/in0          LogicCell40_SEQ_MODE_0000      0              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/lcout        LogicCell40_SEQ_MODE_0000    662              6780   -160  RISE       1
I__113/I                                      Odrv4                          0              6780   -160  RISE       1
I__113/O                                      Odrv4                        517              7296   -160  RISE       1
I__114/I                                      LocalMux                       0              7296   -160  RISE       1
I__114/O                                      LocalMux                     486              7782   -160  RISE       1
I__115/I                                      InMux                          0              7782   -160  RISE       1
I__115/O                                      InMux                        382              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/in0          LogicCell40_SEQ_MODE_0000      0              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/lcout        LogicCell40_SEQ_MODE_0000    662              8826   -160  RISE       1
I__82/I                                       LocalMux                       0              8826   -160  RISE       1
I__82/O                                       LocalMux                     486              9312   -160  RISE       1
I__83/I                                       InMux                          0              9312   -160  RISE       1
I__83/O                                       InMux                        382              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in3               LogicCell40_SEQ_MODE_0000      0              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    465             10160   -160  RISE       1
I__58/I                                       LocalMux                       0             10160   -160  RISE       1
I__58/O                                       LocalMux                     486             10646   -160  RISE       1
I__59/I                                       IoInMux                        0             10646   -160  RISE       1
I__59/O                                       IoInMux                      382             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       910             11938   -160  RISE      24
I__247/I                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__247/O                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__248/I                                      GlobalMux                      0             11938   -160  RISE       1
I__248/O                                      GlobalMux                    227             12165   -160  RISE       1
I__249/I                                      SRMux                          0             12165   -160  RISE       1
I__249/O                                      SRMux                        682             12847   -160  RISE       1
count_16_LC_3_16_7/sr                         LogicCell40_SEQ_MODE_1000      0             12847   -160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_3_16_3/lcout
Path End         : count_15_LC_3_16_6/sr
Capture Clock    : count_15_LC_3_16_6/clk
Setup Constraint : 9050p
Path slack       : -160p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -300
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12687

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           8114
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              12847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_3_16_3/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   -160  RISE       3
I__200/I                                      Odrv4                          0              4733   -160  RISE       1
I__200/O                                      Odrv4                        517              5250   -160  RISE       1
I__203/I                                      LocalMux                       0              5250   -160  RISE       1
I__203/O                                      LocalMux                     486              5736   -160  RISE       1
I__206/I                                      InMux                          0              5736   -160  RISE       1
I__206/O                                      InMux                        382              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/in0          LogicCell40_SEQ_MODE_0000      0              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/lcout        LogicCell40_SEQ_MODE_0000    662              6780   -160  RISE       1
I__113/I                                      Odrv4                          0              6780   -160  RISE       1
I__113/O                                      Odrv4                        517              7296   -160  RISE       1
I__114/I                                      LocalMux                       0              7296   -160  RISE       1
I__114/O                                      LocalMux                     486              7782   -160  RISE       1
I__115/I                                      InMux                          0              7782   -160  RISE       1
I__115/O                                      InMux                        382              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/in0          LogicCell40_SEQ_MODE_0000      0              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/lcout        LogicCell40_SEQ_MODE_0000    662              8826   -160  RISE       1
I__82/I                                       LocalMux                       0              8826   -160  RISE       1
I__82/O                                       LocalMux                     486              9312   -160  RISE       1
I__83/I                                       InMux                          0              9312   -160  RISE       1
I__83/O                                       InMux                        382              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in3               LogicCell40_SEQ_MODE_0000      0              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    465             10160   -160  RISE       1
I__58/I                                       LocalMux                       0             10160   -160  RISE       1
I__58/O                                       LocalMux                     486             10646   -160  RISE       1
I__59/I                                       IoInMux                        0             10646   -160  RISE       1
I__59/O                                       IoInMux                      382             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       910             11938   -160  RISE      24
I__247/I                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__247/O                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__248/I                                      GlobalMux                      0             11938   -160  RISE       1
I__248/O                                      GlobalMux                    227             12165   -160  RISE       1
I__249/I                                      SRMux                          0             12165   -160  RISE       1
I__249/O                                      SRMux                        682             12847   -160  RISE       1
count_15_LC_3_16_6/sr                         LogicCell40_SEQ_MODE_1000      0             12847   -160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_15_LC_3_16_6/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_3_16_3/lcout
Path End         : count_14_LC_3_16_5/sr
Capture Clock    : count_14_LC_3_16_5/clk
Setup Constraint : 9050p
Path slack       : -160p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -300
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12687

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           8114
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              12847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_3_16_3/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   -160  RISE       3
I__200/I                                      Odrv4                          0              4733   -160  RISE       1
I__200/O                                      Odrv4                        517              5250   -160  RISE       1
I__203/I                                      LocalMux                       0              5250   -160  RISE       1
I__203/O                                      LocalMux                     486              5736   -160  RISE       1
I__206/I                                      InMux                          0              5736   -160  RISE       1
I__206/O                                      InMux                        382              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/in0          LogicCell40_SEQ_MODE_0000      0              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/lcout        LogicCell40_SEQ_MODE_0000    662              6780   -160  RISE       1
I__113/I                                      Odrv4                          0              6780   -160  RISE       1
I__113/O                                      Odrv4                        517              7296   -160  RISE       1
I__114/I                                      LocalMux                       0              7296   -160  RISE       1
I__114/O                                      LocalMux                     486              7782   -160  RISE       1
I__115/I                                      InMux                          0              7782   -160  RISE       1
I__115/O                                      InMux                        382              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/in0          LogicCell40_SEQ_MODE_0000      0              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/lcout        LogicCell40_SEQ_MODE_0000    662              8826   -160  RISE       1
I__82/I                                       LocalMux                       0              8826   -160  RISE       1
I__82/O                                       LocalMux                     486              9312   -160  RISE       1
I__83/I                                       InMux                          0              9312   -160  RISE       1
I__83/O                                       InMux                        382              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in3               LogicCell40_SEQ_MODE_0000      0              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    465             10160   -160  RISE       1
I__58/I                                       LocalMux                       0             10160   -160  RISE       1
I__58/O                                       LocalMux                     486             10646   -160  RISE       1
I__59/I                                       IoInMux                        0             10646   -160  RISE       1
I__59/O                                       IoInMux                      382             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       910             11938   -160  RISE      24
I__247/I                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__247/O                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__248/I                                      GlobalMux                      0             11938   -160  RISE       1
I__248/O                                      GlobalMux                    227             12165   -160  RISE       1
I__249/I                                      SRMux                          0             12165   -160  RISE       1
I__249/O                                      SRMux                        682             12847   -160  RISE       1
count_14_LC_3_16_5/sr                         LogicCell40_SEQ_MODE_1000      0             12847   -160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_14_LC_3_16_5/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_3_16_3/lcout
Path End         : count_13_LC_3_16_4/sr
Capture Clock    : count_13_LC_3_16_4/clk
Setup Constraint : 9050p
Path slack       : -160p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -300
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12687

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           8114
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              12847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_3_16_3/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   -160  RISE       3
I__200/I                                      Odrv4                          0              4733   -160  RISE       1
I__200/O                                      Odrv4                        517              5250   -160  RISE       1
I__203/I                                      LocalMux                       0              5250   -160  RISE       1
I__203/O                                      LocalMux                     486              5736   -160  RISE       1
I__206/I                                      InMux                          0              5736   -160  RISE       1
I__206/O                                      InMux                        382              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/in0          LogicCell40_SEQ_MODE_0000      0              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/lcout        LogicCell40_SEQ_MODE_0000    662              6780   -160  RISE       1
I__113/I                                      Odrv4                          0              6780   -160  RISE       1
I__113/O                                      Odrv4                        517              7296   -160  RISE       1
I__114/I                                      LocalMux                       0              7296   -160  RISE       1
I__114/O                                      LocalMux                     486              7782   -160  RISE       1
I__115/I                                      InMux                          0              7782   -160  RISE       1
I__115/O                                      InMux                        382              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/in0          LogicCell40_SEQ_MODE_0000      0              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/lcout        LogicCell40_SEQ_MODE_0000    662              8826   -160  RISE       1
I__82/I                                       LocalMux                       0              8826   -160  RISE       1
I__82/O                                       LocalMux                     486              9312   -160  RISE       1
I__83/I                                       InMux                          0              9312   -160  RISE       1
I__83/O                                       InMux                        382              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in3               LogicCell40_SEQ_MODE_0000      0              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    465             10160   -160  RISE       1
I__58/I                                       LocalMux                       0             10160   -160  RISE       1
I__58/O                                       LocalMux                     486             10646   -160  RISE       1
I__59/I                                       IoInMux                        0             10646   -160  RISE       1
I__59/O                                       IoInMux                      382             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       910             11938   -160  RISE      24
I__247/I                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__247/O                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__248/I                                      GlobalMux                      0             11938   -160  RISE       1
I__248/O                                      GlobalMux                    227             12165   -160  RISE       1
I__249/I                                      SRMux                          0             12165   -160  RISE       1
I__249/O                                      SRMux                        682             12847   -160  RISE       1
count_13_LC_3_16_4/sr                         LogicCell40_SEQ_MODE_1000      0             12847   -160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_13_LC_3_16_4/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_3_16_3/lcout
Path End         : count_12_LC_3_16_3/sr
Capture Clock    : count_12_LC_3_16_3/clk
Setup Constraint : 9050p
Path slack       : -160p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -300
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12687

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           8114
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              12847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_3_16_3/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   -160  RISE       3
I__200/I                                      Odrv4                          0              4733   -160  RISE       1
I__200/O                                      Odrv4                        517              5250   -160  RISE       1
I__203/I                                      LocalMux                       0              5250   -160  RISE       1
I__203/O                                      LocalMux                     486              5736   -160  RISE       1
I__206/I                                      InMux                          0              5736   -160  RISE       1
I__206/O                                      InMux                        382              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/in0          LogicCell40_SEQ_MODE_0000      0              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/lcout        LogicCell40_SEQ_MODE_0000    662              6780   -160  RISE       1
I__113/I                                      Odrv4                          0              6780   -160  RISE       1
I__113/O                                      Odrv4                        517              7296   -160  RISE       1
I__114/I                                      LocalMux                       0              7296   -160  RISE       1
I__114/O                                      LocalMux                     486              7782   -160  RISE       1
I__115/I                                      InMux                          0              7782   -160  RISE       1
I__115/O                                      InMux                        382              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/in0          LogicCell40_SEQ_MODE_0000      0              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/lcout        LogicCell40_SEQ_MODE_0000    662              8826   -160  RISE       1
I__82/I                                       LocalMux                       0              8826   -160  RISE       1
I__82/O                                       LocalMux                     486              9312   -160  RISE       1
I__83/I                                       InMux                          0              9312   -160  RISE       1
I__83/O                                       InMux                        382              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in3               LogicCell40_SEQ_MODE_0000      0              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    465             10160   -160  RISE       1
I__58/I                                       LocalMux                       0             10160   -160  RISE       1
I__58/O                                       LocalMux                     486             10646   -160  RISE       1
I__59/I                                       IoInMux                        0             10646   -160  RISE       1
I__59/O                                       IoInMux                      382             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       910             11938   -160  RISE      24
I__247/I                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__247/O                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__248/I                                      GlobalMux                      0             11938   -160  RISE       1
I__248/O                                      GlobalMux                    227             12165   -160  RISE       1
I__249/I                                      SRMux                          0             12165   -160  RISE       1
I__249/O                                      SRMux                        682             12847   -160  RISE       1
count_12_LC_3_16_3/sr                         LogicCell40_SEQ_MODE_1000      0             12847   -160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_3_16_3/lcout
Path End         : count_11_LC_3_16_2/sr
Capture Clock    : count_11_LC_3_16_2/clk
Setup Constraint : 9050p
Path slack       : -160p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -300
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12687

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           8114
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              12847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_3_16_3/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   -160  RISE       3
I__200/I                                      Odrv4                          0              4733   -160  RISE       1
I__200/O                                      Odrv4                        517              5250   -160  RISE       1
I__203/I                                      LocalMux                       0              5250   -160  RISE       1
I__203/O                                      LocalMux                     486              5736   -160  RISE       1
I__206/I                                      InMux                          0              5736   -160  RISE       1
I__206/O                                      InMux                        382              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/in0          LogicCell40_SEQ_MODE_0000      0              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/lcout        LogicCell40_SEQ_MODE_0000    662              6780   -160  RISE       1
I__113/I                                      Odrv4                          0              6780   -160  RISE       1
I__113/O                                      Odrv4                        517              7296   -160  RISE       1
I__114/I                                      LocalMux                       0              7296   -160  RISE       1
I__114/O                                      LocalMux                     486              7782   -160  RISE       1
I__115/I                                      InMux                          0              7782   -160  RISE       1
I__115/O                                      InMux                        382              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/in0          LogicCell40_SEQ_MODE_0000      0              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/lcout        LogicCell40_SEQ_MODE_0000    662              8826   -160  RISE       1
I__82/I                                       LocalMux                       0              8826   -160  RISE       1
I__82/O                                       LocalMux                     486              9312   -160  RISE       1
I__83/I                                       InMux                          0              9312   -160  RISE       1
I__83/O                                       InMux                        382              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in3               LogicCell40_SEQ_MODE_0000      0              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    465             10160   -160  RISE       1
I__58/I                                       LocalMux                       0             10160   -160  RISE       1
I__58/O                                       LocalMux                     486             10646   -160  RISE       1
I__59/I                                       IoInMux                        0             10646   -160  RISE       1
I__59/O                                       IoInMux                      382             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       910             11938   -160  RISE      24
I__247/I                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__247/O                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__248/I                                      GlobalMux                      0             11938   -160  RISE       1
I__248/O                                      GlobalMux                    227             12165   -160  RISE       1
I__249/I                                      SRMux                          0             12165   -160  RISE       1
I__249/O                                      SRMux                        682             12847   -160  RISE       1
count_11_LC_3_16_2/sr                         LogicCell40_SEQ_MODE_1000      0             12847   -160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_11_LC_3_16_2/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_3_16_3/lcout
Path End         : count_10_LC_3_16_1/sr
Capture Clock    : count_10_LC_3_16_1/clk
Setup Constraint : 9050p
Path slack       : -160p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -300
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12687

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           8114
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              12847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_3_16_3/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   -160  RISE       3
I__200/I                                      Odrv4                          0              4733   -160  RISE       1
I__200/O                                      Odrv4                        517              5250   -160  RISE       1
I__203/I                                      LocalMux                       0              5250   -160  RISE       1
I__203/O                                      LocalMux                     486              5736   -160  RISE       1
I__206/I                                      InMux                          0              5736   -160  RISE       1
I__206/O                                      InMux                        382              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/in0          LogicCell40_SEQ_MODE_0000      0              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/lcout        LogicCell40_SEQ_MODE_0000    662              6780   -160  RISE       1
I__113/I                                      Odrv4                          0              6780   -160  RISE       1
I__113/O                                      Odrv4                        517              7296   -160  RISE       1
I__114/I                                      LocalMux                       0              7296   -160  RISE       1
I__114/O                                      LocalMux                     486              7782   -160  RISE       1
I__115/I                                      InMux                          0              7782   -160  RISE       1
I__115/O                                      InMux                        382              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/in0          LogicCell40_SEQ_MODE_0000      0              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/lcout        LogicCell40_SEQ_MODE_0000    662              8826   -160  RISE       1
I__82/I                                       LocalMux                       0              8826   -160  RISE       1
I__82/O                                       LocalMux                     486              9312   -160  RISE       1
I__83/I                                       InMux                          0              9312   -160  RISE       1
I__83/O                                       InMux                        382              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in3               LogicCell40_SEQ_MODE_0000      0              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    465             10160   -160  RISE       1
I__58/I                                       LocalMux                       0             10160   -160  RISE       1
I__58/O                                       LocalMux                     486             10646   -160  RISE       1
I__59/I                                       IoInMux                        0             10646   -160  RISE       1
I__59/O                                       IoInMux                      382             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       910             11938   -160  RISE      24
I__247/I                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__247/O                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__248/I                                      GlobalMux                      0             11938   -160  RISE       1
I__248/O                                      GlobalMux                    227             12165   -160  RISE       1
I__249/I                                      SRMux                          0             12165   -160  RISE       1
I__249/O                                      SRMux                        682             12847   -160  RISE       1
count_10_LC_3_16_1/sr                         LogicCell40_SEQ_MODE_1000      0             12847   -160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_10_LC_3_16_1/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_3_16_3/lcout
Path End         : count_9_LC_3_16_0/sr
Capture Clock    : count_9_LC_3_16_0/clk
Setup Constraint : 9050p
Path slack       : -160p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -300
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12687

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           8114
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              12847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_3_16_3/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   -160  RISE       3
I__200/I                                      Odrv4                          0              4733   -160  RISE       1
I__200/O                                      Odrv4                        517              5250   -160  RISE       1
I__203/I                                      LocalMux                       0              5250   -160  RISE       1
I__203/O                                      LocalMux                     486              5736   -160  RISE       1
I__206/I                                      InMux                          0              5736   -160  RISE       1
I__206/O                                      InMux                        382              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/in0          LogicCell40_SEQ_MODE_0000      0              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/lcout        LogicCell40_SEQ_MODE_0000    662              6780   -160  RISE       1
I__113/I                                      Odrv4                          0              6780   -160  RISE       1
I__113/O                                      Odrv4                        517              7296   -160  RISE       1
I__114/I                                      LocalMux                       0              7296   -160  RISE       1
I__114/O                                      LocalMux                     486              7782   -160  RISE       1
I__115/I                                      InMux                          0              7782   -160  RISE       1
I__115/O                                      InMux                        382              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/in0          LogicCell40_SEQ_MODE_0000      0              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/lcout        LogicCell40_SEQ_MODE_0000    662              8826   -160  RISE       1
I__82/I                                       LocalMux                       0              8826   -160  RISE       1
I__82/O                                       LocalMux                     486              9312   -160  RISE       1
I__83/I                                       InMux                          0              9312   -160  RISE       1
I__83/O                                       InMux                        382              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in3               LogicCell40_SEQ_MODE_0000      0              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    465             10160   -160  RISE       1
I__58/I                                       LocalMux                       0             10160   -160  RISE       1
I__58/O                                       LocalMux                     486             10646   -160  RISE       1
I__59/I                                       IoInMux                        0             10646   -160  RISE       1
I__59/O                                       IoInMux                      382             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       910             11938   -160  RISE      24
I__247/I                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__247/O                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__248/I                                      GlobalMux                      0             11938   -160  RISE       1
I__248/O                                      GlobalMux                    227             12165   -160  RISE       1
I__249/I                                      SRMux                          0             12165   -160  RISE       1
I__249/O                                      SRMux                        682             12847   -160  RISE       1
count_9_LC_3_16_0/sr                          LogicCell40_SEQ_MODE_1000      0             12847   -160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_9_LC_3_16_0/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_3_16_3/lcout
Path End         : count_0_LC_2_15_4/sr
Capture Clock    : count_0_LC_2_15_4/clk
Setup Constraint : 9050p
Path slack       : -160p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -300
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12687

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           8114
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              12847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_3_16_3/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   -160  RISE       3
I__200/I                                      Odrv4                          0              4733   -160  RISE       1
I__200/O                                      Odrv4                        517              5250   -160  RISE       1
I__203/I                                      LocalMux                       0              5250   -160  RISE       1
I__203/O                                      LocalMux                     486              5736   -160  RISE       1
I__206/I                                      InMux                          0              5736   -160  RISE       1
I__206/O                                      InMux                        382              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/in0          LogicCell40_SEQ_MODE_0000      0              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/lcout        LogicCell40_SEQ_MODE_0000    662              6780   -160  RISE       1
I__113/I                                      Odrv4                          0              6780   -160  RISE       1
I__113/O                                      Odrv4                        517              7296   -160  RISE       1
I__114/I                                      LocalMux                       0              7296   -160  RISE       1
I__114/O                                      LocalMux                     486              7782   -160  RISE       1
I__115/I                                      InMux                          0              7782   -160  RISE       1
I__115/O                                      InMux                        382              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/in0          LogicCell40_SEQ_MODE_0000      0              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/lcout        LogicCell40_SEQ_MODE_0000    662              8826   -160  RISE       1
I__82/I                                       LocalMux                       0              8826   -160  RISE       1
I__82/O                                       LocalMux                     486              9312   -160  RISE       1
I__83/I                                       InMux                          0              9312   -160  RISE       1
I__83/O                                       InMux                        382              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in3               LogicCell40_SEQ_MODE_0000      0              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    465             10160   -160  RISE       1
I__58/I                                       LocalMux                       0             10160   -160  RISE       1
I__58/O                                       LocalMux                     486             10646   -160  RISE       1
I__59/I                                       IoInMux                        0             10646   -160  RISE       1
I__59/O                                       IoInMux                      382             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       910             11938   -160  RISE      24
I__247/I                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__247/O                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__248/I                                      GlobalMux                      0             11938   -160  RISE       1
I__248/O                                      GlobalMux                    227             12165   -160  RISE       1
I__250/I                                      SRMux                          0             12165   -160  RISE       1
I__250/O                                      SRMux                        682             12847   -160  RISE       1
count_0_LC_2_15_4/sr                          LogicCell40_SEQ_MODE_1000      0             12847   -160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_0_LC_2_15_4/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_3_16_3/lcout
Path End         : count_1_LC_2_15_1/sr
Capture Clock    : count_1_LC_2_15_1/clk
Setup Constraint : 9050p
Path slack       : -160p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -300
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12687

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           8114
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              12847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_3_16_3/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   -160  RISE       3
I__200/I                                      Odrv4                          0              4733   -160  RISE       1
I__200/O                                      Odrv4                        517              5250   -160  RISE       1
I__203/I                                      LocalMux                       0              5250   -160  RISE       1
I__203/O                                      LocalMux                     486              5736   -160  RISE       1
I__206/I                                      InMux                          0              5736   -160  RISE       1
I__206/O                                      InMux                        382              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/in0          LogicCell40_SEQ_MODE_0000      0              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/lcout        LogicCell40_SEQ_MODE_0000    662              6780   -160  RISE       1
I__113/I                                      Odrv4                          0              6780   -160  RISE       1
I__113/O                                      Odrv4                        517              7296   -160  RISE       1
I__114/I                                      LocalMux                       0              7296   -160  RISE       1
I__114/O                                      LocalMux                     486              7782   -160  RISE       1
I__115/I                                      InMux                          0              7782   -160  RISE       1
I__115/O                                      InMux                        382              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/in0          LogicCell40_SEQ_MODE_0000      0              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/lcout        LogicCell40_SEQ_MODE_0000    662              8826   -160  RISE       1
I__82/I                                       LocalMux                       0              8826   -160  RISE       1
I__82/O                                       LocalMux                     486              9312   -160  RISE       1
I__83/I                                       InMux                          0              9312   -160  RISE       1
I__83/O                                       InMux                        382              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in3               LogicCell40_SEQ_MODE_0000      0              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    465             10160   -160  RISE       1
I__58/I                                       LocalMux                       0             10160   -160  RISE       1
I__58/O                                       LocalMux                     486             10646   -160  RISE       1
I__59/I                                       IoInMux                        0             10646   -160  RISE       1
I__59/O                                       IoInMux                      382             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       910             11938   -160  RISE      24
I__247/I                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__247/O                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__248/I                                      GlobalMux                      0             11938   -160  RISE       1
I__248/O                                      GlobalMux                    227             12165   -160  RISE       1
I__250/I                                      SRMux                          0             12165   -160  RISE       1
I__250/O                                      SRMux                        682             12847   -160  RISE       1
count_1_LC_2_15_1/sr                          LogicCell40_SEQ_MODE_1000      0             12847   -160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_1_LC_2_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_3_16_3/lcout
Path End         : count_fast_18_LC_2_17_3/sr
Capture Clock    : count_fast_18_LC_2_17_3/clk
Setup Constraint : 9050p
Path slack       : -160p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -300
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12687

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           8114
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              12847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_3_16_3/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   -160  RISE       3
I__200/I                                      Odrv4                          0              4733   -160  RISE       1
I__200/O                                      Odrv4                        517              5250   -160  RISE       1
I__203/I                                      LocalMux                       0              5250   -160  RISE       1
I__203/O                                      LocalMux                     486              5736   -160  RISE       1
I__206/I                                      InMux                          0              5736   -160  RISE       1
I__206/O                                      InMux                        382              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/in0          LogicCell40_SEQ_MODE_0000      0              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/lcout        LogicCell40_SEQ_MODE_0000    662              6780   -160  RISE       1
I__113/I                                      Odrv4                          0              6780   -160  RISE       1
I__113/O                                      Odrv4                        517              7296   -160  RISE       1
I__114/I                                      LocalMux                       0              7296   -160  RISE       1
I__114/O                                      LocalMux                     486              7782   -160  RISE       1
I__115/I                                      InMux                          0              7782   -160  RISE       1
I__115/O                                      InMux                        382              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/in0          LogicCell40_SEQ_MODE_0000      0              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/lcout        LogicCell40_SEQ_MODE_0000    662              8826   -160  RISE       1
I__82/I                                       LocalMux                       0              8826   -160  RISE       1
I__82/O                                       LocalMux                     486              9312   -160  RISE       1
I__83/I                                       InMux                          0              9312   -160  RISE       1
I__83/O                                       InMux                        382              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in3               LogicCell40_SEQ_MODE_0000      0              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    465             10160   -160  RISE       1
I__58/I                                       LocalMux                       0             10160   -160  RISE       1
I__58/O                                       LocalMux                     486             10646   -160  RISE       1
I__59/I                                       IoInMux                        0             10646   -160  RISE       1
I__59/O                                       IoInMux                      382             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       910             11938   -160  RISE      24
I__247/I                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__247/O                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__248/I                                      GlobalMux                      0             11938   -160  RISE       1
I__248/O                                      GlobalMux                    227             12165   -160  RISE       1
I__251/I                                      SRMux                          0             12165   -160  RISE       1
I__251/O                                      SRMux                        682             12847   -160  RISE       1
count_fast_18_LC_2_17_3/sr                    LogicCell40_SEQ_MODE_1000      0             12847   -160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__256/I                                          ClkMux                         0              3482  RISE       1
I__256/O                                          ClkMux                       455              3937  RISE       1
count_fast_18_LC_2_17_3/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_3_16_3/lcout
Path End         : count_18_LC_2_17_0/sr
Capture Clock    : count_18_LC_2_17_0/clk
Setup Constraint : 9050p
Path slack       : -160p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -300
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12687

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           8114
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              12847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_3_16_3/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   -160  RISE       3
I__200/I                                      Odrv4                          0              4733   -160  RISE       1
I__200/O                                      Odrv4                        517              5250   -160  RISE       1
I__203/I                                      LocalMux                       0              5250   -160  RISE       1
I__203/O                                      LocalMux                     486              5736   -160  RISE       1
I__206/I                                      InMux                          0              5736   -160  RISE       1
I__206/O                                      InMux                        382              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/in0          LogicCell40_SEQ_MODE_0000      0              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/lcout        LogicCell40_SEQ_MODE_0000    662              6780   -160  RISE       1
I__113/I                                      Odrv4                          0              6780   -160  RISE       1
I__113/O                                      Odrv4                        517              7296   -160  RISE       1
I__114/I                                      LocalMux                       0              7296   -160  RISE       1
I__114/O                                      LocalMux                     486              7782   -160  RISE       1
I__115/I                                      InMux                          0              7782   -160  RISE       1
I__115/O                                      InMux                        382              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/in0          LogicCell40_SEQ_MODE_0000      0              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/lcout        LogicCell40_SEQ_MODE_0000    662              8826   -160  RISE       1
I__82/I                                       LocalMux                       0              8826   -160  RISE       1
I__82/O                                       LocalMux                     486              9312   -160  RISE       1
I__83/I                                       InMux                          0              9312   -160  RISE       1
I__83/O                                       InMux                        382              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in3               LogicCell40_SEQ_MODE_0000      0              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    465             10160   -160  RISE       1
I__58/I                                       LocalMux                       0             10160   -160  RISE       1
I__58/O                                       LocalMux                     486             10646   -160  RISE       1
I__59/I                                       IoInMux                        0             10646   -160  RISE       1
I__59/O                                       IoInMux                      382             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       910             11938   -160  RISE      24
I__247/I                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__247/O                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__248/I                                      GlobalMux                      0             11938   -160  RISE       1
I__248/O                                      GlobalMux                    227             12165   -160  RISE       1
I__251/I                                      SRMux                          0             12165   -160  RISE       1
I__251/O                                      SRMux                        682             12847   -160  RISE       1
count_18_LC_2_17_0/sr                         LogicCell40_SEQ_MODE_1000      0             12847   -160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__256/I                                          ClkMux                         0              3482  RISE       1
I__256/O                                          ClkMux                       455              3937  RISE       1
count_18_LC_2_17_0/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_3_16_3/lcout
Path End         : count_8_LC_3_15_7/sr
Capture Clock    : count_8_LC_3_15_7/clk
Setup Constraint : 9050p
Path slack       : -160p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -300
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12687

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           8114
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              12847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_3_16_3/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   -160  RISE       3
I__200/I                                      Odrv4                          0              4733   -160  RISE       1
I__200/O                                      Odrv4                        517              5250   -160  RISE       1
I__203/I                                      LocalMux                       0              5250   -160  RISE       1
I__203/O                                      LocalMux                     486              5736   -160  RISE       1
I__206/I                                      InMux                          0              5736   -160  RISE       1
I__206/O                                      InMux                        382              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/in0          LogicCell40_SEQ_MODE_0000      0              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/lcout        LogicCell40_SEQ_MODE_0000    662              6780   -160  RISE       1
I__113/I                                      Odrv4                          0              6780   -160  RISE       1
I__113/O                                      Odrv4                        517              7296   -160  RISE       1
I__114/I                                      LocalMux                       0              7296   -160  RISE       1
I__114/O                                      LocalMux                     486              7782   -160  RISE       1
I__115/I                                      InMux                          0              7782   -160  RISE       1
I__115/O                                      InMux                        382              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/in0          LogicCell40_SEQ_MODE_0000      0              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/lcout        LogicCell40_SEQ_MODE_0000    662              8826   -160  RISE       1
I__82/I                                       LocalMux                       0              8826   -160  RISE       1
I__82/O                                       LocalMux                     486              9312   -160  RISE       1
I__83/I                                       InMux                          0              9312   -160  RISE       1
I__83/O                                       InMux                        382              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in3               LogicCell40_SEQ_MODE_0000      0              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    465             10160   -160  RISE       1
I__58/I                                       LocalMux                       0             10160   -160  RISE       1
I__58/O                                       LocalMux                     486             10646   -160  RISE       1
I__59/I                                       IoInMux                        0             10646   -160  RISE       1
I__59/O                                       IoInMux                      382             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       910             11938   -160  RISE      24
I__247/I                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__247/O                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__248/I                                      GlobalMux                      0             11938   -160  RISE       1
I__248/O                                      GlobalMux                    227             12165   -160  RISE       1
I__252/I                                      SRMux                          0             12165   -160  RISE       1
I__252/O                                      SRMux                        682             12847   -160  RISE       1
count_8_LC_3_15_7/sr                          LogicCell40_SEQ_MODE_1000      0             12847   -160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_8_LC_3_15_7/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_3_16_3/lcout
Path End         : count_7_LC_3_15_6/sr
Capture Clock    : count_7_LC_3_15_6/clk
Setup Constraint : 9050p
Path slack       : -160p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -300
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12687

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           8114
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              12847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_3_16_3/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   -160  RISE       3
I__200/I                                      Odrv4                          0              4733   -160  RISE       1
I__200/O                                      Odrv4                        517              5250   -160  RISE       1
I__203/I                                      LocalMux                       0              5250   -160  RISE       1
I__203/O                                      LocalMux                     486              5736   -160  RISE       1
I__206/I                                      InMux                          0              5736   -160  RISE       1
I__206/O                                      InMux                        382              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/in0          LogicCell40_SEQ_MODE_0000      0              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/lcout        LogicCell40_SEQ_MODE_0000    662              6780   -160  RISE       1
I__113/I                                      Odrv4                          0              6780   -160  RISE       1
I__113/O                                      Odrv4                        517              7296   -160  RISE       1
I__114/I                                      LocalMux                       0              7296   -160  RISE       1
I__114/O                                      LocalMux                     486              7782   -160  RISE       1
I__115/I                                      InMux                          0              7782   -160  RISE       1
I__115/O                                      InMux                        382              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/in0          LogicCell40_SEQ_MODE_0000      0              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/lcout        LogicCell40_SEQ_MODE_0000    662              8826   -160  RISE       1
I__82/I                                       LocalMux                       0              8826   -160  RISE       1
I__82/O                                       LocalMux                     486              9312   -160  RISE       1
I__83/I                                       InMux                          0              9312   -160  RISE       1
I__83/O                                       InMux                        382              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in3               LogicCell40_SEQ_MODE_0000      0              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    465             10160   -160  RISE       1
I__58/I                                       LocalMux                       0             10160   -160  RISE       1
I__58/O                                       LocalMux                     486             10646   -160  RISE       1
I__59/I                                       IoInMux                        0             10646   -160  RISE       1
I__59/O                                       IoInMux                      382             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       910             11938   -160  RISE      24
I__247/I                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__247/O                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__248/I                                      GlobalMux                      0             11938   -160  RISE       1
I__248/O                                      GlobalMux                    227             12165   -160  RISE       1
I__252/I                                      SRMux                          0             12165   -160  RISE       1
I__252/O                                      SRMux                        682             12847   -160  RISE       1
count_7_LC_3_15_6/sr                          LogicCell40_SEQ_MODE_1000      0             12847   -160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_7_LC_3_15_6/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_3_16_3/lcout
Path End         : count_6_LC_3_15_5/sr
Capture Clock    : count_6_LC_3_15_5/clk
Setup Constraint : 9050p
Path slack       : -160p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -300
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12687

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           8114
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              12847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_3_16_3/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   -160  RISE       3
I__200/I                                      Odrv4                          0              4733   -160  RISE       1
I__200/O                                      Odrv4                        517              5250   -160  RISE       1
I__203/I                                      LocalMux                       0              5250   -160  RISE       1
I__203/O                                      LocalMux                     486              5736   -160  RISE       1
I__206/I                                      InMux                          0              5736   -160  RISE       1
I__206/O                                      InMux                        382              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/in0          LogicCell40_SEQ_MODE_0000      0              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/lcout        LogicCell40_SEQ_MODE_0000    662              6780   -160  RISE       1
I__113/I                                      Odrv4                          0              6780   -160  RISE       1
I__113/O                                      Odrv4                        517              7296   -160  RISE       1
I__114/I                                      LocalMux                       0              7296   -160  RISE       1
I__114/O                                      LocalMux                     486              7782   -160  RISE       1
I__115/I                                      InMux                          0              7782   -160  RISE       1
I__115/O                                      InMux                        382              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/in0          LogicCell40_SEQ_MODE_0000      0              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/lcout        LogicCell40_SEQ_MODE_0000    662              8826   -160  RISE       1
I__82/I                                       LocalMux                       0              8826   -160  RISE       1
I__82/O                                       LocalMux                     486              9312   -160  RISE       1
I__83/I                                       InMux                          0              9312   -160  RISE       1
I__83/O                                       InMux                        382              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in3               LogicCell40_SEQ_MODE_0000      0              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    465             10160   -160  RISE       1
I__58/I                                       LocalMux                       0             10160   -160  RISE       1
I__58/O                                       LocalMux                     486             10646   -160  RISE       1
I__59/I                                       IoInMux                        0             10646   -160  RISE       1
I__59/O                                       IoInMux                      382             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       910             11938   -160  RISE      24
I__247/I                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__247/O                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__248/I                                      GlobalMux                      0             11938   -160  RISE       1
I__248/O                                      GlobalMux                    227             12165   -160  RISE       1
I__252/I                                      SRMux                          0             12165   -160  RISE       1
I__252/O                                      SRMux                        682             12847   -160  RISE       1
count_6_LC_3_15_5/sr                          LogicCell40_SEQ_MODE_1000      0             12847   -160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_6_LC_3_15_5/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_3_16_3/lcout
Path End         : count_5_LC_3_15_4/sr
Capture Clock    : count_5_LC_3_15_4/clk
Setup Constraint : 9050p
Path slack       : -160p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -300
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12687

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           8114
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              12847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_3_16_3/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   -160  RISE       3
I__200/I                                      Odrv4                          0              4733   -160  RISE       1
I__200/O                                      Odrv4                        517              5250   -160  RISE       1
I__203/I                                      LocalMux                       0              5250   -160  RISE       1
I__203/O                                      LocalMux                     486              5736   -160  RISE       1
I__206/I                                      InMux                          0              5736   -160  RISE       1
I__206/O                                      InMux                        382              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/in0          LogicCell40_SEQ_MODE_0000      0              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/lcout        LogicCell40_SEQ_MODE_0000    662              6780   -160  RISE       1
I__113/I                                      Odrv4                          0              6780   -160  RISE       1
I__113/O                                      Odrv4                        517              7296   -160  RISE       1
I__114/I                                      LocalMux                       0              7296   -160  RISE       1
I__114/O                                      LocalMux                     486              7782   -160  RISE       1
I__115/I                                      InMux                          0              7782   -160  RISE       1
I__115/O                                      InMux                        382              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/in0          LogicCell40_SEQ_MODE_0000      0              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/lcout        LogicCell40_SEQ_MODE_0000    662              8826   -160  RISE       1
I__82/I                                       LocalMux                       0              8826   -160  RISE       1
I__82/O                                       LocalMux                     486              9312   -160  RISE       1
I__83/I                                       InMux                          0              9312   -160  RISE       1
I__83/O                                       InMux                        382              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in3               LogicCell40_SEQ_MODE_0000      0              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    465             10160   -160  RISE       1
I__58/I                                       LocalMux                       0             10160   -160  RISE       1
I__58/O                                       LocalMux                     486             10646   -160  RISE       1
I__59/I                                       IoInMux                        0             10646   -160  RISE       1
I__59/O                                       IoInMux                      382             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       910             11938   -160  RISE      24
I__247/I                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__247/O                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__248/I                                      GlobalMux                      0             11938   -160  RISE       1
I__248/O                                      GlobalMux                    227             12165   -160  RISE       1
I__252/I                                      SRMux                          0             12165   -160  RISE       1
I__252/O                                      SRMux                        682             12847   -160  RISE       1
count_5_LC_3_15_4/sr                          LogicCell40_SEQ_MODE_1000      0             12847   -160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_5_LC_3_15_4/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_3_16_3/lcout
Path End         : count_4_LC_3_15_3/sr
Capture Clock    : count_4_LC_3_15_3/clk
Setup Constraint : 9050p
Path slack       : -160p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -300
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12687

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           8114
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              12847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_3_16_3/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   -160  RISE       3
I__200/I                                      Odrv4                          0              4733   -160  RISE       1
I__200/O                                      Odrv4                        517              5250   -160  RISE       1
I__203/I                                      LocalMux                       0              5250   -160  RISE       1
I__203/O                                      LocalMux                     486              5736   -160  RISE       1
I__206/I                                      InMux                          0              5736   -160  RISE       1
I__206/O                                      InMux                        382              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/in0          LogicCell40_SEQ_MODE_0000      0              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/lcout        LogicCell40_SEQ_MODE_0000    662              6780   -160  RISE       1
I__113/I                                      Odrv4                          0              6780   -160  RISE       1
I__113/O                                      Odrv4                        517              7296   -160  RISE       1
I__114/I                                      LocalMux                       0              7296   -160  RISE       1
I__114/O                                      LocalMux                     486              7782   -160  RISE       1
I__115/I                                      InMux                          0              7782   -160  RISE       1
I__115/O                                      InMux                        382              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/in0          LogicCell40_SEQ_MODE_0000      0              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/lcout        LogicCell40_SEQ_MODE_0000    662              8826   -160  RISE       1
I__82/I                                       LocalMux                       0              8826   -160  RISE       1
I__82/O                                       LocalMux                     486              9312   -160  RISE       1
I__83/I                                       InMux                          0              9312   -160  RISE       1
I__83/O                                       InMux                        382              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in3               LogicCell40_SEQ_MODE_0000      0              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    465             10160   -160  RISE       1
I__58/I                                       LocalMux                       0             10160   -160  RISE       1
I__58/O                                       LocalMux                     486             10646   -160  RISE       1
I__59/I                                       IoInMux                        0             10646   -160  RISE       1
I__59/O                                       IoInMux                      382             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       910             11938   -160  RISE      24
I__247/I                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__247/O                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__248/I                                      GlobalMux                      0             11938   -160  RISE       1
I__248/O                                      GlobalMux                    227             12165   -160  RISE       1
I__252/I                                      SRMux                          0             12165   -160  RISE       1
I__252/O                                      SRMux                        682             12847   -160  RISE       1
count_4_LC_3_15_3/sr                          LogicCell40_SEQ_MODE_1000      0             12847   -160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_4_LC_3_15_3/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_3_16_3/lcout
Path End         : count_3_LC_3_15_2/sr
Capture Clock    : count_3_LC_3_15_2/clk
Setup Constraint : 9050p
Path slack       : -160p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -300
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12687

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           8114
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              12847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_3_16_3/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   -160  RISE       3
I__200/I                                      Odrv4                          0              4733   -160  RISE       1
I__200/O                                      Odrv4                        517              5250   -160  RISE       1
I__203/I                                      LocalMux                       0              5250   -160  RISE       1
I__203/O                                      LocalMux                     486              5736   -160  RISE       1
I__206/I                                      InMux                          0              5736   -160  RISE       1
I__206/O                                      InMux                        382              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/in0          LogicCell40_SEQ_MODE_0000      0              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/lcout        LogicCell40_SEQ_MODE_0000    662              6780   -160  RISE       1
I__113/I                                      Odrv4                          0              6780   -160  RISE       1
I__113/O                                      Odrv4                        517              7296   -160  RISE       1
I__114/I                                      LocalMux                       0              7296   -160  RISE       1
I__114/O                                      LocalMux                     486              7782   -160  RISE       1
I__115/I                                      InMux                          0              7782   -160  RISE       1
I__115/O                                      InMux                        382              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/in0          LogicCell40_SEQ_MODE_0000      0              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/lcout        LogicCell40_SEQ_MODE_0000    662              8826   -160  RISE       1
I__82/I                                       LocalMux                       0              8826   -160  RISE       1
I__82/O                                       LocalMux                     486              9312   -160  RISE       1
I__83/I                                       InMux                          0              9312   -160  RISE       1
I__83/O                                       InMux                        382              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in3               LogicCell40_SEQ_MODE_0000      0              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    465             10160   -160  RISE       1
I__58/I                                       LocalMux                       0             10160   -160  RISE       1
I__58/O                                       LocalMux                     486             10646   -160  RISE       1
I__59/I                                       IoInMux                        0             10646   -160  RISE       1
I__59/O                                       IoInMux                      382             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       910             11938   -160  RISE      24
I__247/I                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__247/O                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__248/I                                      GlobalMux                      0             11938   -160  RISE       1
I__248/O                                      GlobalMux                    227             12165   -160  RISE       1
I__252/I                                      SRMux                          0             12165   -160  RISE       1
I__252/O                                      SRMux                        682             12847   -160  RISE       1
count_3_LC_3_15_2/sr                          LogicCell40_SEQ_MODE_1000      0             12847   -160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_3_LC_3_15_2/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_3_16_3/lcout
Path End         : count_2_LC_3_15_1/sr
Capture Clock    : count_2_LC_3_15_1/clk
Setup Constraint : 9050p
Path slack       : -160p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -300
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12687

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           8114
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              12847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_3_16_3/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   -160  RISE       3
I__200/I                                      Odrv4                          0              4733   -160  RISE       1
I__200/O                                      Odrv4                        517              5250   -160  RISE       1
I__203/I                                      LocalMux                       0              5250   -160  RISE       1
I__203/O                                      LocalMux                     486              5736   -160  RISE       1
I__206/I                                      InMux                          0              5736   -160  RISE       1
I__206/O                                      InMux                        382              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/in0          LogicCell40_SEQ_MODE_0000      0              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/lcout        LogicCell40_SEQ_MODE_0000    662              6780   -160  RISE       1
I__113/I                                      Odrv4                          0              6780   -160  RISE       1
I__113/O                                      Odrv4                        517              7296   -160  RISE       1
I__114/I                                      LocalMux                       0              7296   -160  RISE       1
I__114/O                                      LocalMux                     486              7782   -160  RISE       1
I__115/I                                      InMux                          0              7782   -160  RISE       1
I__115/O                                      InMux                        382              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/in0          LogicCell40_SEQ_MODE_0000      0              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/lcout        LogicCell40_SEQ_MODE_0000    662              8826   -160  RISE       1
I__82/I                                       LocalMux                       0              8826   -160  RISE       1
I__82/O                                       LocalMux                     486              9312   -160  RISE       1
I__83/I                                       InMux                          0              9312   -160  RISE       1
I__83/O                                       InMux                        382              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in3               LogicCell40_SEQ_MODE_0000      0              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    465             10160   -160  RISE       1
I__58/I                                       LocalMux                       0             10160   -160  RISE       1
I__58/O                                       LocalMux                     486             10646   -160  RISE       1
I__59/I                                       IoInMux                        0             10646   -160  RISE       1
I__59/O                                       IoInMux                      382             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       910             11938   -160  RISE      24
I__247/I                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__247/O                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__248/I                                      GlobalMux                      0             11938   -160  RISE       1
I__248/O                                      GlobalMux                    227             12165   -160  RISE       1
I__252/I                                      SRMux                          0             12165   -160  RISE       1
I__252/O                                      SRMux                        682             12847   -160  RISE       1
count_2_LC_3_15_1/sr                          LogicCell40_SEQ_MODE_1000      0             12847   -160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_2_LC_3_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_3_16_3/lcout
Path End         : count_22_LC_3_17_5/sr
Capture Clock    : count_22_LC_3_17_5/clk
Setup Constraint : 9050p
Path slack       : -160p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -300
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12687

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           8114
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              12847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_3_16_3/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   -160  RISE       3
I__200/I                                      Odrv4                          0              4733   -160  RISE       1
I__200/O                                      Odrv4                        517              5250   -160  RISE       1
I__203/I                                      LocalMux                       0              5250   -160  RISE       1
I__203/O                                      LocalMux                     486              5736   -160  RISE       1
I__206/I                                      InMux                          0              5736   -160  RISE       1
I__206/O                                      InMux                        382              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/in0          LogicCell40_SEQ_MODE_0000      0              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/lcout        LogicCell40_SEQ_MODE_0000    662              6780   -160  RISE       1
I__113/I                                      Odrv4                          0              6780   -160  RISE       1
I__113/O                                      Odrv4                        517              7296   -160  RISE       1
I__114/I                                      LocalMux                       0              7296   -160  RISE       1
I__114/O                                      LocalMux                     486              7782   -160  RISE       1
I__115/I                                      InMux                          0              7782   -160  RISE       1
I__115/O                                      InMux                        382              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/in0          LogicCell40_SEQ_MODE_0000      0              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/lcout        LogicCell40_SEQ_MODE_0000    662              8826   -160  RISE       1
I__82/I                                       LocalMux                       0              8826   -160  RISE       1
I__82/O                                       LocalMux                     486              9312   -160  RISE       1
I__83/I                                       InMux                          0              9312   -160  RISE       1
I__83/O                                       InMux                        382              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in3               LogicCell40_SEQ_MODE_0000      0              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    465             10160   -160  RISE       1
I__58/I                                       LocalMux                       0             10160   -160  RISE       1
I__58/O                                       LocalMux                     486             10646   -160  RISE       1
I__59/I                                       IoInMux                        0             10646   -160  RISE       1
I__59/O                                       IoInMux                      382             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       910             11938   -160  RISE      24
I__247/I                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__247/O                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__248/I                                      GlobalMux                      0             11938   -160  RISE       1
I__248/O                                      GlobalMux                    227             12165   -160  RISE       1
I__253/I                                      SRMux                          0             12165   -160  RISE       1
I__253/O                                      SRMux                        682             12847   -160  RISE       1
count_22_LC_3_17_5/sr                         LogicCell40_SEQ_MODE_1000      0             12847   -160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_22_LC_3_17_5/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_3_16_3/lcout
Path End         : count_21_LC_3_17_4/sr
Capture Clock    : count_21_LC_3_17_4/clk
Setup Constraint : 9050p
Path slack       : -160p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -300
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12687

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           8114
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              12847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_3_16_3/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   -160  RISE       3
I__200/I                                      Odrv4                          0              4733   -160  RISE       1
I__200/O                                      Odrv4                        517              5250   -160  RISE       1
I__203/I                                      LocalMux                       0              5250   -160  RISE       1
I__203/O                                      LocalMux                     486              5736   -160  RISE       1
I__206/I                                      InMux                          0              5736   -160  RISE       1
I__206/O                                      InMux                        382              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/in0          LogicCell40_SEQ_MODE_0000      0              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/lcout        LogicCell40_SEQ_MODE_0000    662              6780   -160  RISE       1
I__113/I                                      Odrv4                          0              6780   -160  RISE       1
I__113/O                                      Odrv4                        517              7296   -160  RISE       1
I__114/I                                      LocalMux                       0              7296   -160  RISE       1
I__114/O                                      LocalMux                     486              7782   -160  RISE       1
I__115/I                                      InMux                          0              7782   -160  RISE       1
I__115/O                                      InMux                        382              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/in0          LogicCell40_SEQ_MODE_0000      0              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/lcout        LogicCell40_SEQ_MODE_0000    662              8826   -160  RISE       1
I__82/I                                       LocalMux                       0              8826   -160  RISE       1
I__82/O                                       LocalMux                     486              9312   -160  RISE       1
I__83/I                                       InMux                          0              9312   -160  RISE       1
I__83/O                                       InMux                        382              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in3               LogicCell40_SEQ_MODE_0000      0              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    465             10160   -160  RISE       1
I__58/I                                       LocalMux                       0             10160   -160  RISE       1
I__58/O                                       LocalMux                     486             10646   -160  RISE       1
I__59/I                                       IoInMux                        0             10646   -160  RISE       1
I__59/O                                       IoInMux                      382             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       910             11938   -160  RISE      24
I__247/I                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__247/O                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__248/I                                      GlobalMux                      0             11938   -160  RISE       1
I__248/O                                      GlobalMux                    227             12165   -160  RISE       1
I__253/I                                      SRMux                          0             12165   -160  RISE       1
I__253/O                                      SRMux                        682             12847   -160  RISE       1
count_21_LC_3_17_4/sr                         LogicCell40_SEQ_MODE_1000      0             12847   -160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_21_LC_3_17_4/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_3_16_3/lcout
Path End         : count_20_LC_3_17_3/sr
Capture Clock    : count_20_LC_3_17_3/clk
Setup Constraint : 9050p
Path slack       : -160p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -300
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12687

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           8114
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              12847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_3_16_3/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   -160  RISE       3
I__200/I                                      Odrv4                          0              4733   -160  RISE       1
I__200/O                                      Odrv4                        517              5250   -160  RISE       1
I__203/I                                      LocalMux                       0              5250   -160  RISE       1
I__203/O                                      LocalMux                     486              5736   -160  RISE       1
I__206/I                                      InMux                          0              5736   -160  RISE       1
I__206/O                                      InMux                        382              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/in0          LogicCell40_SEQ_MODE_0000      0              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/lcout        LogicCell40_SEQ_MODE_0000    662              6780   -160  RISE       1
I__113/I                                      Odrv4                          0              6780   -160  RISE       1
I__113/O                                      Odrv4                        517              7296   -160  RISE       1
I__114/I                                      LocalMux                       0              7296   -160  RISE       1
I__114/O                                      LocalMux                     486              7782   -160  RISE       1
I__115/I                                      InMux                          0              7782   -160  RISE       1
I__115/O                                      InMux                        382              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/in0          LogicCell40_SEQ_MODE_0000      0              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/lcout        LogicCell40_SEQ_MODE_0000    662              8826   -160  RISE       1
I__82/I                                       LocalMux                       0              8826   -160  RISE       1
I__82/O                                       LocalMux                     486              9312   -160  RISE       1
I__83/I                                       InMux                          0              9312   -160  RISE       1
I__83/O                                       InMux                        382              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in3               LogicCell40_SEQ_MODE_0000      0              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    465             10160   -160  RISE       1
I__58/I                                       LocalMux                       0             10160   -160  RISE       1
I__58/O                                       LocalMux                     486             10646   -160  RISE       1
I__59/I                                       IoInMux                        0             10646   -160  RISE       1
I__59/O                                       IoInMux                      382             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       910             11938   -160  RISE      24
I__247/I                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__247/O                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__248/I                                      GlobalMux                      0             11938   -160  RISE       1
I__248/O                                      GlobalMux                    227             12165   -160  RISE       1
I__253/I                                      SRMux                          0             12165   -160  RISE       1
I__253/O                                      SRMux                        682             12847   -160  RISE       1
count_20_LC_3_17_3/sr                         LogicCell40_SEQ_MODE_1000      0             12847   -160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_20_LC_3_17_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_3_16_3/lcout
Path End         : count_19_LC_3_17_2/sr
Capture Clock    : count_19_LC_3_17_2/clk
Setup Constraint : 9050p
Path slack       : -160p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -300
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12687

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           8114
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              12847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_3_16_3/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   -160  RISE       3
I__200/I                                      Odrv4                          0              4733   -160  RISE       1
I__200/O                                      Odrv4                        517              5250   -160  RISE       1
I__203/I                                      LocalMux                       0              5250   -160  RISE       1
I__203/O                                      LocalMux                     486              5736   -160  RISE       1
I__206/I                                      InMux                          0              5736   -160  RISE       1
I__206/O                                      InMux                        382              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/in0          LogicCell40_SEQ_MODE_0000      0              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/lcout        LogicCell40_SEQ_MODE_0000    662              6780   -160  RISE       1
I__113/I                                      Odrv4                          0              6780   -160  RISE       1
I__113/O                                      Odrv4                        517              7296   -160  RISE       1
I__114/I                                      LocalMux                       0              7296   -160  RISE       1
I__114/O                                      LocalMux                     486              7782   -160  RISE       1
I__115/I                                      InMux                          0              7782   -160  RISE       1
I__115/O                                      InMux                        382              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/in0          LogicCell40_SEQ_MODE_0000      0              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/lcout        LogicCell40_SEQ_MODE_0000    662              8826   -160  RISE       1
I__82/I                                       LocalMux                       0              8826   -160  RISE       1
I__82/O                                       LocalMux                     486              9312   -160  RISE       1
I__83/I                                       InMux                          0              9312   -160  RISE       1
I__83/O                                       InMux                        382              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in3               LogicCell40_SEQ_MODE_0000      0              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    465             10160   -160  RISE       1
I__58/I                                       LocalMux                       0             10160   -160  RISE       1
I__58/O                                       LocalMux                     486             10646   -160  RISE       1
I__59/I                                       IoInMux                        0             10646   -160  RISE       1
I__59/O                                       IoInMux                      382             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       910             11938   -160  RISE      24
I__247/I                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__247/O                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__248/I                                      GlobalMux                      0             11938   -160  RISE       1
I__248/O                                      GlobalMux                    227             12165   -160  RISE       1
I__253/I                                      SRMux                          0             12165   -160  RISE       1
I__253/O                                      SRMux                        682             12847   -160  RISE       1
count_19_LC_3_17_2/sr                         LogicCell40_SEQ_MODE_1000      0             12847   -160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_19_LC_3_17_2/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_3_16_3/lcout
Path End         : count_17_LC_3_17_0/sr
Capture Clock    : count_17_LC_3_17_0/clk
Setup Constraint : 9050p
Path slack       : -160p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -300
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12687

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           8114
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              12847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_3_16_3/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   -160  RISE       3
I__200/I                                      Odrv4                          0              4733   -160  RISE       1
I__200/O                                      Odrv4                        517              5250   -160  RISE       1
I__203/I                                      LocalMux                       0              5250   -160  RISE       1
I__203/O                                      LocalMux                     486              5736   -160  RISE       1
I__206/I                                      InMux                          0              5736   -160  RISE       1
I__206/O                                      InMux                        382              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/in0          LogicCell40_SEQ_MODE_0000      0              6118   -160  RISE       1
count_fast_RNIAIKF1_18_LC_2_16_2/lcout        LogicCell40_SEQ_MODE_0000    662              6780   -160  RISE       1
I__113/I                                      Odrv4                          0              6780   -160  RISE       1
I__113/O                                      Odrv4                        517              7296   -160  RISE       1
I__114/I                                      LocalMux                       0              7296   -160  RISE       1
I__114/O                                      LocalMux                     486              7782   -160  RISE       1
I__115/I                                      InMux                          0              7782   -160  RISE       1
I__115/O                                      InMux                        382              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/in0          LogicCell40_SEQ_MODE_0000      0              8165   -160  RISE       1
count_fast_RNIVBTG4_18_LC_1_17_1/lcout        LogicCell40_SEQ_MODE_0000    662              8826   -160  RISE       1
I__82/I                                       LocalMux                       0              8826   -160  RISE       1
I__82/O                                       LocalMux                     486              9312   -160  RISE       1
I__83/I                                       InMux                          0              9312   -160  RISE       1
I__83/O                                       InMux                        382              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in3               LogicCell40_SEQ_MODE_0000      0              9695   -160  RISE       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    465             10160   -160  RISE       1
I__58/I                                       LocalMux                       0             10160   -160  RISE       1
I__58/O                                       LocalMux                     486             10646   -160  RISE       1
I__59/I                                       IoInMux                        0             10646   -160  RISE       1
I__59/O                                       IoInMux                      382             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11028   -160  RISE       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       910             11938   -160  RISE      24
I__247/I                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__247/O                                      gio2CtrlBuf                    0             11938   -160  RISE       1
I__248/I                                      GlobalMux                      0             11938   -160  RISE       1
I__248/O                                      GlobalMux                    227             12165   -160  RISE       1
I__253/I                                      SRMux                          0             12165   -160  RISE       1
I__253/O                                      SRMux                        682             12847   -160  RISE       1
count_17_LC_3_17_0/sr                         LogicCell40_SEQ_MODE_1000      0             12847   -160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_17_LC_3_17_0/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_15_1/lcout
Path End         : count_fast_18_LC_2_17_3/in0
Capture Clock    : count_fast_18_LC_2_17_3/clk
Setup Constraint : 9050p
Path slack       : 1038p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -693
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12294

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           6523
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              11256
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_1_LC_2_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_15_1/lcout                     LogicCell40_SEQ_MODE_1000    796              4733   1039  RISE       3
I__157/I                                    LocalMux                       0              4733   1039  RISE       1
I__157/O                                    LocalMux                     486              5219   1039  RISE       1
I__160/I                                    InMux                          0              5219   1039  RISE       1
I__160/O                                    InMux                        382              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/in1             LogicCell40_SEQ_MODE_0000      0              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/carryout        LogicCell40_SEQ_MODE_0000    382              5984   1039  RISE       2
count_2_LC_3_15_1/carryin                   LogicCell40_SEQ_MODE_1000      0              5984   1039  RISE       1
count_2_LC_3_15_1/carryout                  LogicCell40_SEQ_MODE_1000    186              6170   1039  RISE       2
count_3_LC_3_15_2/carryin                   LogicCell40_SEQ_MODE_1000      0              6170   1039  RISE       1
count_3_LC_3_15_2/carryout                  LogicCell40_SEQ_MODE_1000    186              6356   1039  RISE       2
count_4_LC_3_15_3/carryin                   LogicCell40_SEQ_MODE_1000      0              6356   1039  RISE       1
count_4_LC_3_15_3/carryout                  LogicCell40_SEQ_MODE_1000    186              6542   1039  RISE       2
count_5_LC_3_15_4/carryin                   LogicCell40_SEQ_MODE_1000      0              6542   1039  RISE       1
count_5_LC_3_15_4/carryout                  LogicCell40_SEQ_MODE_1000    186              6728   1039  RISE       2
count_6_LC_3_15_5/carryin                   LogicCell40_SEQ_MODE_1000      0              6728   1039  RISE       1
count_6_LC_3_15_5/carryout                  LogicCell40_SEQ_MODE_1000    186              6914   1039  RISE       2
count_7_LC_3_15_6/carryin                   LogicCell40_SEQ_MODE_1000      0              6914   1039  RISE       1
count_7_LC_3_15_6/carryout                  LogicCell40_SEQ_MODE_1000    186              7100   1039  RISE       2
count_8_LC_3_15_7/carryin                   LogicCell40_SEQ_MODE_1000      0              7100   1039  RISE       1
count_8_LC_3_15_7/carryout                  LogicCell40_SEQ_MODE_1000    186              7286   1039  RISE       1
IN_MUX_bfv_3_16_0_/carryinitin              ICE_CARRY_IN_MUX               0              7286   1039  RISE       1
IN_MUX_bfv_3_16_0_/carryinitout             ICE_CARRY_IN_MUX             289              7576   1039  RISE       2
count_9_LC_3_16_0/carryin                   LogicCell40_SEQ_MODE_1000      0              7576   1039  RISE       1
count_9_LC_3_16_0/carryout                  LogicCell40_SEQ_MODE_1000    186              7762   1039  RISE       2
count_10_LC_3_16_1/carryin                  LogicCell40_SEQ_MODE_1000      0              7762   1039  RISE       1
count_10_LC_3_16_1/carryout                 LogicCell40_SEQ_MODE_1000    186              7948   1039  RISE       2
count_11_LC_3_16_2/carryin                  LogicCell40_SEQ_MODE_1000      0              7948   1039  RISE       1
count_11_LC_3_16_2/carryout                 LogicCell40_SEQ_MODE_1000    186              8134   1039  RISE       2
count_12_LC_3_16_3/carryin                  LogicCell40_SEQ_MODE_1000      0              8134   1039  RISE       1
count_12_LC_3_16_3/carryout                 LogicCell40_SEQ_MODE_1000    186              8320   1039  RISE       2
count_13_LC_3_16_4/carryin                  LogicCell40_SEQ_MODE_1000      0              8320   1039  RISE       1
count_13_LC_3_16_4/carryout                 LogicCell40_SEQ_MODE_1000    186              8506   1039  RISE       2
count_14_LC_3_16_5/carryin                  LogicCell40_SEQ_MODE_1000      0              8506   1039  RISE       1
count_14_LC_3_16_5/carryout                 LogicCell40_SEQ_MODE_1000    186              8692   1039  RISE       2
count_15_LC_3_16_6/carryin                  LogicCell40_SEQ_MODE_1000      0              8692   1039  RISE       1
count_15_LC_3_16_6/carryout                 LogicCell40_SEQ_MODE_1000    186              8878   1039  RISE       2
count_16_LC_3_16_7/carryin                  LogicCell40_SEQ_MODE_1000      0              8878   1039  RISE       1
count_16_LC_3_16_7/carryout                 LogicCell40_SEQ_MODE_1000    186              9064   1039  RISE       1
IN_MUX_bfv_3_17_0_/carryinitin              ICE_CARRY_IN_MUX               0              9064   1039  RISE       1
IN_MUX_bfv_3_17_0_/carryinitout             ICE_CARRY_IN_MUX             289              9354   1039  RISE       2
count_17_LC_3_17_0/carryin                  LogicCell40_SEQ_MODE_1000      0              9354   1039  RISE       1
count_17_LC_3_17_0/carryout                 LogicCell40_SEQ_MODE_1000    186              9540   1039  RISE       2
I__294/I                                    InMux                          0              9540   1039  RISE       1
I__294/O                                    InMux                        382              9922   1039  RISE       1
un5_count_cry_17_c_RNI0N1F_LC_3_17_1/in3    LogicCell40_SEQ_MODE_0000      0              9922   1039  RISE       1
un5_count_cry_17_c_RNI0N1F_LC_3_17_1/lcout  LogicCell40_SEQ_MODE_0000    465             10387   1039  RISE       2
I__295/I                                    LocalMux                       0             10387   1039  RISE       1
I__295/O                                    LocalMux                     486             10873   1039  RISE       1
I__297/I                                    InMux                          0             10873   1039  RISE       1
I__297/O                                    InMux                        382             11256   1039  RISE       1
count_fast_18_LC_2_17_3/in0                 LogicCell40_SEQ_MODE_1000      0             11256   1039  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__256/I                                          ClkMux                         0              3482  RISE       1
I__256/O                                          ClkMux                       455              3937  RISE       1
count_fast_18_LC_2_17_3/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_15_1/lcout
Path End         : count_18_LC_2_17_0/in3
Capture Clock    : count_18_LC_2_17_0/clk
Setup Constraint : 9050p
Path slack       : 1328p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -403
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12584

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           6523
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              11256
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_1_LC_2_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_15_1/lcout                     LogicCell40_SEQ_MODE_1000    796              4733   1039  RISE       3
I__157/I                                    LocalMux                       0              4733   1039  RISE       1
I__157/O                                    LocalMux                     486              5219   1039  RISE       1
I__160/I                                    InMux                          0              5219   1039  RISE       1
I__160/O                                    InMux                        382              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/in1             LogicCell40_SEQ_MODE_0000      0              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/carryout        LogicCell40_SEQ_MODE_0000    382              5984   1039  RISE       2
count_2_LC_3_15_1/carryin                   LogicCell40_SEQ_MODE_1000      0              5984   1039  RISE       1
count_2_LC_3_15_1/carryout                  LogicCell40_SEQ_MODE_1000    186              6170   1039  RISE       2
count_3_LC_3_15_2/carryin                   LogicCell40_SEQ_MODE_1000      0              6170   1039  RISE       1
count_3_LC_3_15_2/carryout                  LogicCell40_SEQ_MODE_1000    186              6356   1039  RISE       2
count_4_LC_3_15_3/carryin                   LogicCell40_SEQ_MODE_1000      0              6356   1039  RISE       1
count_4_LC_3_15_3/carryout                  LogicCell40_SEQ_MODE_1000    186              6542   1039  RISE       2
count_5_LC_3_15_4/carryin                   LogicCell40_SEQ_MODE_1000      0              6542   1039  RISE       1
count_5_LC_3_15_4/carryout                  LogicCell40_SEQ_MODE_1000    186              6728   1039  RISE       2
count_6_LC_3_15_5/carryin                   LogicCell40_SEQ_MODE_1000      0              6728   1039  RISE       1
count_6_LC_3_15_5/carryout                  LogicCell40_SEQ_MODE_1000    186              6914   1039  RISE       2
count_7_LC_3_15_6/carryin                   LogicCell40_SEQ_MODE_1000      0              6914   1039  RISE       1
count_7_LC_3_15_6/carryout                  LogicCell40_SEQ_MODE_1000    186              7100   1039  RISE       2
count_8_LC_3_15_7/carryin                   LogicCell40_SEQ_MODE_1000      0              7100   1039  RISE       1
count_8_LC_3_15_7/carryout                  LogicCell40_SEQ_MODE_1000    186              7286   1039  RISE       1
IN_MUX_bfv_3_16_0_/carryinitin              ICE_CARRY_IN_MUX               0              7286   1039  RISE       1
IN_MUX_bfv_3_16_0_/carryinitout             ICE_CARRY_IN_MUX             289              7576   1039  RISE       2
count_9_LC_3_16_0/carryin                   LogicCell40_SEQ_MODE_1000      0              7576   1039  RISE       1
count_9_LC_3_16_0/carryout                  LogicCell40_SEQ_MODE_1000    186              7762   1039  RISE       2
count_10_LC_3_16_1/carryin                  LogicCell40_SEQ_MODE_1000      0              7762   1039  RISE       1
count_10_LC_3_16_1/carryout                 LogicCell40_SEQ_MODE_1000    186              7948   1039  RISE       2
count_11_LC_3_16_2/carryin                  LogicCell40_SEQ_MODE_1000      0              7948   1039  RISE       1
count_11_LC_3_16_2/carryout                 LogicCell40_SEQ_MODE_1000    186              8134   1039  RISE       2
count_12_LC_3_16_3/carryin                  LogicCell40_SEQ_MODE_1000      0              8134   1039  RISE       1
count_12_LC_3_16_3/carryout                 LogicCell40_SEQ_MODE_1000    186              8320   1039  RISE       2
count_13_LC_3_16_4/carryin                  LogicCell40_SEQ_MODE_1000      0              8320   1039  RISE       1
count_13_LC_3_16_4/carryout                 LogicCell40_SEQ_MODE_1000    186              8506   1039  RISE       2
count_14_LC_3_16_5/carryin                  LogicCell40_SEQ_MODE_1000      0              8506   1039  RISE       1
count_14_LC_3_16_5/carryout                 LogicCell40_SEQ_MODE_1000    186              8692   1039  RISE       2
count_15_LC_3_16_6/carryin                  LogicCell40_SEQ_MODE_1000      0              8692   1039  RISE       1
count_15_LC_3_16_6/carryout                 LogicCell40_SEQ_MODE_1000    186              8878   1039  RISE       2
count_16_LC_3_16_7/carryin                  LogicCell40_SEQ_MODE_1000      0              8878   1039  RISE       1
count_16_LC_3_16_7/carryout                 LogicCell40_SEQ_MODE_1000    186              9064   1039  RISE       1
IN_MUX_bfv_3_17_0_/carryinitin              ICE_CARRY_IN_MUX               0              9064   1039  RISE       1
IN_MUX_bfv_3_17_0_/carryinitout             ICE_CARRY_IN_MUX             289              9354   1039  RISE       2
count_17_LC_3_17_0/carryin                  LogicCell40_SEQ_MODE_1000      0              9354   1039  RISE       1
count_17_LC_3_17_0/carryout                 LogicCell40_SEQ_MODE_1000    186              9540   1039  RISE       2
I__294/I                                    InMux                          0              9540   1039  RISE       1
I__294/O                                    InMux                        382              9922   1039  RISE       1
un5_count_cry_17_c_RNI0N1F_LC_3_17_1/in3    LogicCell40_SEQ_MODE_0000      0              9922   1039  RISE       1
un5_count_cry_17_c_RNI0N1F_LC_3_17_1/lcout  LogicCell40_SEQ_MODE_0000    465             10387   1039  RISE       2
I__295/I                                    LocalMux                       0             10387   1039  RISE       1
I__295/O                                    LocalMux                     486             10873   1039  RISE       1
I__296/I                                    InMux                          0             10873   1328  RISE       1
I__296/O                                    InMux                        382             11256   1328  RISE       1
count_18_LC_2_17_0/in3                      LogicCell40_SEQ_MODE_1000      0             11256   1328  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__256/I                                          ClkMux                         0              3482  RISE       1
I__256/O                                          ClkMux                       455              3937  RISE       1
count_18_LC_2_17_0/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_15_1/lcout
Path End         : count_22_LC_3_17_5/in3
Capture Clock    : count_22_LC_3_17_5/clk
Setup Constraint : 9050p
Path slack       : 1918p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -403
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12584

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           5933
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              10666
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_1_LC_2_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_15_1/lcout                        LogicCell40_SEQ_MODE_1000    796              4733   1039  RISE       3
I__157/I                                       LocalMux                       0              4733   1039  RISE       1
I__157/O                                       LocalMux                     486              5219   1039  RISE       1
I__160/I                                       InMux                          0              5219   1039  RISE       1
I__160/O                                       InMux                        382              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/in1                LogicCell40_SEQ_MODE_0000      0              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/carryout           LogicCell40_SEQ_MODE_0000    382              5984   1039  RISE       2
count_2_LC_3_15_1/carryin                      LogicCell40_SEQ_MODE_1000      0              5984   1039  RISE       1
count_2_LC_3_15_1/carryout                     LogicCell40_SEQ_MODE_1000    186              6170   1039  RISE       2
count_3_LC_3_15_2/carryin                      LogicCell40_SEQ_MODE_1000      0              6170   1039  RISE       1
count_3_LC_3_15_2/carryout                     LogicCell40_SEQ_MODE_1000    186              6356   1039  RISE       2
count_4_LC_3_15_3/carryin                      LogicCell40_SEQ_MODE_1000      0              6356   1039  RISE       1
count_4_LC_3_15_3/carryout                     LogicCell40_SEQ_MODE_1000    186              6542   1039  RISE       2
count_5_LC_3_15_4/carryin                      LogicCell40_SEQ_MODE_1000      0              6542   1039  RISE       1
count_5_LC_3_15_4/carryout                     LogicCell40_SEQ_MODE_1000    186              6728   1039  RISE       2
count_6_LC_3_15_5/carryin                      LogicCell40_SEQ_MODE_1000      0              6728   1039  RISE       1
count_6_LC_3_15_5/carryout                     LogicCell40_SEQ_MODE_1000    186              6914   1039  RISE       2
count_7_LC_3_15_6/carryin                      LogicCell40_SEQ_MODE_1000      0              6914   1039  RISE       1
count_7_LC_3_15_6/carryout                     LogicCell40_SEQ_MODE_1000    186              7100   1039  RISE       2
count_8_LC_3_15_7/carryin                      LogicCell40_SEQ_MODE_1000      0              7100   1039  RISE       1
count_8_LC_3_15_7/carryout                     LogicCell40_SEQ_MODE_1000    186              7286   1039  RISE       1
IN_MUX_bfv_3_16_0_/carryinitin                 ICE_CARRY_IN_MUX               0              7286   1039  RISE       1
IN_MUX_bfv_3_16_0_/carryinitout                ICE_CARRY_IN_MUX             289              7576   1039  RISE       2
count_9_LC_3_16_0/carryin                      LogicCell40_SEQ_MODE_1000      0              7576   1039  RISE       1
count_9_LC_3_16_0/carryout                     LogicCell40_SEQ_MODE_1000    186              7762   1039  RISE       2
count_10_LC_3_16_1/carryin                     LogicCell40_SEQ_MODE_1000      0              7762   1039  RISE       1
count_10_LC_3_16_1/carryout                    LogicCell40_SEQ_MODE_1000    186              7948   1039  RISE       2
count_11_LC_3_16_2/carryin                     LogicCell40_SEQ_MODE_1000      0              7948   1039  RISE       1
count_11_LC_3_16_2/carryout                    LogicCell40_SEQ_MODE_1000    186              8134   1039  RISE       2
count_12_LC_3_16_3/carryin                     LogicCell40_SEQ_MODE_1000      0              8134   1039  RISE       1
count_12_LC_3_16_3/carryout                    LogicCell40_SEQ_MODE_1000    186              8320   1039  RISE       2
count_13_LC_3_16_4/carryin                     LogicCell40_SEQ_MODE_1000      0              8320   1039  RISE       1
count_13_LC_3_16_4/carryout                    LogicCell40_SEQ_MODE_1000    186              8506   1039  RISE       2
count_14_LC_3_16_5/carryin                     LogicCell40_SEQ_MODE_1000      0              8506   1039  RISE       1
count_14_LC_3_16_5/carryout                    LogicCell40_SEQ_MODE_1000    186              8692   1039  RISE       2
count_15_LC_3_16_6/carryin                     LogicCell40_SEQ_MODE_1000      0              8692   1039  RISE       1
count_15_LC_3_16_6/carryout                    LogicCell40_SEQ_MODE_1000    186              8878   1039  RISE       2
count_16_LC_3_16_7/carryin                     LogicCell40_SEQ_MODE_1000      0              8878   1039  RISE       1
count_16_LC_3_16_7/carryout                    LogicCell40_SEQ_MODE_1000    186              9064   1039  RISE       1
IN_MUX_bfv_3_17_0_/carryinitin                 ICE_CARRY_IN_MUX               0              9064   1039  RISE       1
IN_MUX_bfv_3_17_0_/carryinitout                ICE_CARRY_IN_MUX             289              9354   1039  RISE       2
count_17_LC_3_17_0/carryin                     LogicCell40_SEQ_MODE_1000      0              9354   1039  RISE       1
count_17_LC_3_17_0/carryout                    LogicCell40_SEQ_MODE_1000    186              9540   1039  RISE       2
un5_count_cry_17_c_RNI0N1F_LC_3_17_1/carryin   LogicCell40_SEQ_MODE_0000      0              9540   1918  RISE       1
un5_count_cry_17_c_RNI0N1F_LC_3_17_1/carryout  LogicCell40_SEQ_MODE_0000    186              9726   1918  RISE       2
count_19_LC_3_17_2/carryin                     LogicCell40_SEQ_MODE_1000      0              9726   1918  RISE       1
count_19_LC_3_17_2/carryout                    LogicCell40_SEQ_MODE_1000    186              9912   1918  RISE       2
count_20_LC_3_17_3/carryin                     LogicCell40_SEQ_MODE_1000      0              9912   1918  RISE       1
count_20_LC_3_17_3/carryout                    LogicCell40_SEQ_MODE_1000    186             10098   1918  RISE       2
count_21_LC_3_17_4/carryin                     LogicCell40_SEQ_MODE_1000      0             10098   1918  RISE       1
count_21_LC_3_17_4/carryout                    LogicCell40_SEQ_MODE_1000    186             10284   1918  RISE       1
I__268/I                                       InMux                          0             10284   1918  RISE       1
I__268/O                                       InMux                        382             10666   1918  RISE       1
count_22_LC_3_17_5/in3                         LogicCell40_SEQ_MODE_1000      0             10666   1918  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_22_LC_3_17_5/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_15_1/lcout
Path End         : count_21_LC_3_17_4/in3
Capture Clock    : count_21_LC_3_17_4/clk
Setup Constraint : 9050p
Path slack       : 2104p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -403
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12584

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           5747
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              10480
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_1_LC_2_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_15_1/lcout                        LogicCell40_SEQ_MODE_1000    796              4733   1039  RISE       3
I__157/I                                       LocalMux                       0              4733   1039  RISE       1
I__157/O                                       LocalMux                     486              5219   1039  RISE       1
I__160/I                                       InMux                          0              5219   1039  RISE       1
I__160/O                                       InMux                        382              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/in1                LogicCell40_SEQ_MODE_0000      0              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/carryout           LogicCell40_SEQ_MODE_0000    382              5984   1039  RISE       2
count_2_LC_3_15_1/carryin                      LogicCell40_SEQ_MODE_1000      0              5984   1039  RISE       1
count_2_LC_3_15_1/carryout                     LogicCell40_SEQ_MODE_1000    186              6170   1039  RISE       2
count_3_LC_3_15_2/carryin                      LogicCell40_SEQ_MODE_1000      0              6170   1039  RISE       1
count_3_LC_3_15_2/carryout                     LogicCell40_SEQ_MODE_1000    186              6356   1039  RISE       2
count_4_LC_3_15_3/carryin                      LogicCell40_SEQ_MODE_1000      0              6356   1039  RISE       1
count_4_LC_3_15_3/carryout                     LogicCell40_SEQ_MODE_1000    186              6542   1039  RISE       2
count_5_LC_3_15_4/carryin                      LogicCell40_SEQ_MODE_1000      0              6542   1039  RISE       1
count_5_LC_3_15_4/carryout                     LogicCell40_SEQ_MODE_1000    186              6728   1039  RISE       2
count_6_LC_3_15_5/carryin                      LogicCell40_SEQ_MODE_1000      0              6728   1039  RISE       1
count_6_LC_3_15_5/carryout                     LogicCell40_SEQ_MODE_1000    186              6914   1039  RISE       2
count_7_LC_3_15_6/carryin                      LogicCell40_SEQ_MODE_1000      0              6914   1039  RISE       1
count_7_LC_3_15_6/carryout                     LogicCell40_SEQ_MODE_1000    186              7100   1039  RISE       2
count_8_LC_3_15_7/carryin                      LogicCell40_SEQ_MODE_1000      0              7100   1039  RISE       1
count_8_LC_3_15_7/carryout                     LogicCell40_SEQ_MODE_1000    186              7286   1039  RISE       1
IN_MUX_bfv_3_16_0_/carryinitin                 ICE_CARRY_IN_MUX               0              7286   1039  RISE       1
IN_MUX_bfv_3_16_0_/carryinitout                ICE_CARRY_IN_MUX             289              7576   1039  RISE       2
count_9_LC_3_16_0/carryin                      LogicCell40_SEQ_MODE_1000      0              7576   1039  RISE       1
count_9_LC_3_16_0/carryout                     LogicCell40_SEQ_MODE_1000    186              7762   1039  RISE       2
count_10_LC_3_16_1/carryin                     LogicCell40_SEQ_MODE_1000      0              7762   1039  RISE       1
count_10_LC_3_16_1/carryout                    LogicCell40_SEQ_MODE_1000    186              7948   1039  RISE       2
count_11_LC_3_16_2/carryin                     LogicCell40_SEQ_MODE_1000      0              7948   1039  RISE       1
count_11_LC_3_16_2/carryout                    LogicCell40_SEQ_MODE_1000    186              8134   1039  RISE       2
count_12_LC_3_16_3/carryin                     LogicCell40_SEQ_MODE_1000      0              8134   1039  RISE       1
count_12_LC_3_16_3/carryout                    LogicCell40_SEQ_MODE_1000    186              8320   1039  RISE       2
count_13_LC_3_16_4/carryin                     LogicCell40_SEQ_MODE_1000      0              8320   1039  RISE       1
count_13_LC_3_16_4/carryout                    LogicCell40_SEQ_MODE_1000    186              8506   1039  RISE       2
count_14_LC_3_16_5/carryin                     LogicCell40_SEQ_MODE_1000      0              8506   1039  RISE       1
count_14_LC_3_16_5/carryout                    LogicCell40_SEQ_MODE_1000    186              8692   1039  RISE       2
count_15_LC_3_16_6/carryin                     LogicCell40_SEQ_MODE_1000      0              8692   1039  RISE       1
count_15_LC_3_16_6/carryout                    LogicCell40_SEQ_MODE_1000    186              8878   1039  RISE       2
count_16_LC_3_16_7/carryin                     LogicCell40_SEQ_MODE_1000      0              8878   1039  RISE       1
count_16_LC_3_16_7/carryout                    LogicCell40_SEQ_MODE_1000    186              9064   1039  RISE       1
IN_MUX_bfv_3_17_0_/carryinitin                 ICE_CARRY_IN_MUX               0              9064   1039  RISE       1
IN_MUX_bfv_3_17_0_/carryinitout                ICE_CARRY_IN_MUX             289              9354   1039  RISE       2
count_17_LC_3_17_0/carryin                     LogicCell40_SEQ_MODE_1000      0              9354   1039  RISE       1
count_17_LC_3_17_0/carryout                    LogicCell40_SEQ_MODE_1000    186              9540   1039  RISE       2
un5_count_cry_17_c_RNI0N1F_LC_3_17_1/carryin   LogicCell40_SEQ_MODE_0000      0              9540   1918  RISE       1
un5_count_cry_17_c_RNI0N1F_LC_3_17_1/carryout  LogicCell40_SEQ_MODE_0000    186              9726   1918  RISE       2
count_19_LC_3_17_2/carryin                     LogicCell40_SEQ_MODE_1000      0              9726   1918  RISE       1
count_19_LC_3_17_2/carryout                    LogicCell40_SEQ_MODE_1000    186              9912   1918  RISE       2
count_20_LC_3_17_3/carryin                     LogicCell40_SEQ_MODE_1000      0              9912   1918  RISE       1
count_20_LC_3_17_3/carryout                    LogicCell40_SEQ_MODE_1000    186             10098   1918  RISE       2
I__269/I                                       InMux                          0             10098   2104  RISE       1
I__269/O                                       InMux                        382             10480   2104  RISE       1
count_21_LC_3_17_4/in3                         LogicCell40_SEQ_MODE_1000      0             10480   2104  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_21_LC_3_17_4/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_15_1/lcout
Path End         : count_20_LC_3_17_3/in3
Capture Clock    : count_20_LC_3_17_3/clk
Setup Constraint : 9050p
Path slack       : 2290p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -403
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12584

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           5561
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              10294
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_1_LC_2_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_15_1/lcout                        LogicCell40_SEQ_MODE_1000    796              4733   1039  RISE       3
I__157/I                                       LocalMux                       0              4733   1039  RISE       1
I__157/O                                       LocalMux                     486              5219   1039  RISE       1
I__160/I                                       InMux                          0              5219   1039  RISE       1
I__160/O                                       InMux                        382              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/in1                LogicCell40_SEQ_MODE_0000      0              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/carryout           LogicCell40_SEQ_MODE_0000    382              5984   1039  RISE       2
count_2_LC_3_15_1/carryin                      LogicCell40_SEQ_MODE_1000      0              5984   1039  RISE       1
count_2_LC_3_15_1/carryout                     LogicCell40_SEQ_MODE_1000    186              6170   1039  RISE       2
count_3_LC_3_15_2/carryin                      LogicCell40_SEQ_MODE_1000      0              6170   1039  RISE       1
count_3_LC_3_15_2/carryout                     LogicCell40_SEQ_MODE_1000    186              6356   1039  RISE       2
count_4_LC_3_15_3/carryin                      LogicCell40_SEQ_MODE_1000      0              6356   1039  RISE       1
count_4_LC_3_15_3/carryout                     LogicCell40_SEQ_MODE_1000    186              6542   1039  RISE       2
count_5_LC_3_15_4/carryin                      LogicCell40_SEQ_MODE_1000      0              6542   1039  RISE       1
count_5_LC_3_15_4/carryout                     LogicCell40_SEQ_MODE_1000    186              6728   1039  RISE       2
count_6_LC_3_15_5/carryin                      LogicCell40_SEQ_MODE_1000      0              6728   1039  RISE       1
count_6_LC_3_15_5/carryout                     LogicCell40_SEQ_MODE_1000    186              6914   1039  RISE       2
count_7_LC_3_15_6/carryin                      LogicCell40_SEQ_MODE_1000      0              6914   1039  RISE       1
count_7_LC_3_15_6/carryout                     LogicCell40_SEQ_MODE_1000    186              7100   1039  RISE       2
count_8_LC_3_15_7/carryin                      LogicCell40_SEQ_MODE_1000      0              7100   1039  RISE       1
count_8_LC_3_15_7/carryout                     LogicCell40_SEQ_MODE_1000    186              7286   1039  RISE       1
IN_MUX_bfv_3_16_0_/carryinitin                 ICE_CARRY_IN_MUX               0              7286   1039  RISE       1
IN_MUX_bfv_3_16_0_/carryinitout                ICE_CARRY_IN_MUX             289              7576   1039  RISE       2
count_9_LC_3_16_0/carryin                      LogicCell40_SEQ_MODE_1000      0              7576   1039  RISE       1
count_9_LC_3_16_0/carryout                     LogicCell40_SEQ_MODE_1000    186              7762   1039  RISE       2
count_10_LC_3_16_1/carryin                     LogicCell40_SEQ_MODE_1000      0              7762   1039  RISE       1
count_10_LC_3_16_1/carryout                    LogicCell40_SEQ_MODE_1000    186              7948   1039  RISE       2
count_11_LC_3_16_2/carryin                     LogicCell40_SEQ_MODE_1000      0              7948   1039  RISE       1
count_11_LC_3_16_2/carryout                    LogicCell40_SEQ_MODE_1000    186              8134   1039  RISE       2
count_12_LC_3_16_3/carryin                     LogicCell40_SEQ_MODE_1000      0              8134   1039  RISE       1
count_12_LC_3_16_3/carryout                    LogicCell40_SEQ_MODE_1000    186              8320   1039  RISE       2
count_13_LC_3_16_4/carryin                     LogicCell40_SEQ_MODE_1000      0              8320   1039  RISE       1
count_13_LC_3_16_4/carryout                    LogicCell40_SEQ_MODE_1000    186              8506   1039  RISE       2
count_14_LC_3_16_5/carryin                     LogicCell40_SEQ_MODE_1000      0              8506   1039  RISE       1
count_14_LC_3_16_5/carryout                    LogicCell40_SEQ_MODE_1000    186              8692   1039  RISE       2
count_15_LC_3_16_6/carryin                     LogicCell40_SEQ_MODE_1000      0              8692   1039  RISE       1
count_15_LC_3_16_6/carryout                    LogicCell40_SEQ_MODE_1000    186              8878   1039  RISE       2
count_16_LC_3_16_7/carryin                     LogicCell40_SEQ_MODE_1000      0              8878   1039  RISE       1
count_16_LC_3_16_7/carryout                    LogicCell40_SEQ_MODE_1000    186              9064   1039  RISE       1
IN_MUX_bfv_3_17_0_/carryinitin                 ICE_CARRY_IN_MUX               0              9064   1039  RISE       1
IN_MUX_bfv_3_17_0_/carryinitout                ICE_CARRY_IN_MUX             289              9354   1039  RISE       2
count_17_LC_3_17_0/carryin                     LogicCell40_SEQ_MODE_1000      0              9354   1039  RISE       1
count_17_LC_3_17_0/carryout                    LogicCell40_SEQ_MODE_1000    186              9540   1039  RISE       2
un5_count_cry_17_c_RNI0N1F_LC_3_17_1/carryin   LogicCell40_SEQ_MODE_0000      0              9540   1918  RISE       1
un5_count_cry_17_c_RNI0N1F_LC_3_17_1/carryout  LogicCell40_SEQ_MODE_0000    186              9726   1918  RISE       2
count_19_LC_3_17_2/carryin                     LogicCell40_SEQ_MODE_1000      0              9726   1918  RISE       1
count_19_LC_3_17_2/carryout                    LogicCell40_SEQ_MODE_1000    186              9912   1918  RISE       2
I__279/I                                       InMux                          0              9912   2290  RISE       1
I__279/O                                       InMux                        382             10294   2290  RISE       1
count_20_LC_3_17_3/in3                         LogicCell40_SEQ_MODE_1000      0             10294   2290  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_20_LC_3_17_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_21_LC_3_17_4/lcout
Path End         : outZ0_LC_1_15_4/in1
Capture Clock    : outZ0_LC_1_15_4/clk
Setup Constraint : 9050p
Path slack       : 2373p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -589
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12398

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           5292
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              10025
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_21_LC_3_17_4/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_21_LC_3_17_4/lcout   LogicCell40_SEQ_MODE_1000    796              4733   1184  RISE       3
I__270/I                   Odrv4                          0              4733   1184  RISE       1
I__270/O                   Odrv4                        517              5250   1184  RISE       1
I__272/I                   Span4Mux_s2_h                  0              5250   1184  RISE       1
I__272/O                   Span4Mux_s2_h                300              5550   1184  RISE       1
I__274/I                   LocalMux                       0              5550   1184  RISE       1
I__274/O                   LocalMux                     486              6035   1184  RISE       1
I__276/I                   InMux                          0              6035   2372  RISE       1
I__276/O                   InMux                        382              6418   2372  RISE       1
I__278/I                   CascadeMux                     0              6418   2372  RISE       1
I__278/O                   CascadeMux                     0              6418   2372  RISE       1
out_RNO_4_LC_1_17_2/in2    LogicCell40_SEQ_MODE_0000      0              6418   2372  RISE       1
out_RNO_4_LC_1_17_2/lcout  LogicCell40_SEQ_MODE_0000    558              6976   2372  RISE       1
I__79/I                    Odrv12                         0              6976   2372  RISE       1
I__79/O                    Odrv12                       724              7700   2372  RISE       1
I__80/I                    LocalMux                       0              7700   2372  RISE       1
I__80/O                    LocalMux                     486              8185   2372  RISE       1
I__81/I                    InMux                          0              8185   2372  RISE       1
I__81/O                    InMux                        382              8568   2372  RISE       1
out_RNO_1_LC_1_16_7/in1    LogicCell40_SEQ_MODE_0000      0              8568   2372  RISE       1
out_RNO_1_LC_1_16_7/lcout  LogicCell40_SEQ_MODE_0000    589              9157   2372  RISE       1
I__85/I                    LocalMux                       0              9157   2372  RISE       1
I__85/O                    LocalMux                     486              9643   2372  RISE       1
I__86/I                    InMux                          0              9643   2372  RISE       1
I__86/O                    InMux                        382             10025   2372  RISE       1
outZ0_LC_1_15_4/in1        LogicCell40_SEQ_MODE_1000      0             10025   2372  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__258/I                                          ClkMux                         0              3482  RISE       1
I__258/O                                          ClkMux                       455              3937  RISE       1
outZ0_LC_1_15_4/clk                               LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_15_1/lcout
Path End         : count_19_LC_3_17_2/in3
Capture Clock    : count_19_LC_3_17_2/clk
Setup Constraint : 9050p
Path slack       : 2476p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -403
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12584

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           5375
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              10108
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_1_LC_2_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_15_1/lcout                        LogicCell40_SEQ_MODE_1000    796              4733   1039  RISE       3
I__157/I                                       LocalMux                       0              4733   1039  RISE       1
I__157/O                                       LocalMux                     486              5219   1039  RISE       1
I__160/I                                       InMux                          0              5219   1039  RISE       1
I__160/O                                       InMux                        382              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/in1                LogicCell40_SEQ_MODE_0000      0              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/carryout           LogicCell40_SEQ_MODE_0000    382              5984   1039  RISE       2
count_2_LC_3_15_1/carryin                      LogicCell40_SEQ_MODE_1000      0              5984   1039  RISE       1
count_2_LC_3_15_1/carryout                     LogicCell40_SEQ_MODE_1000    186              6170   1039  RISE       2
count_3_LC_3_15_2/carryin                      LogicCell40_SEQ_MODE_1000      0              6170   1039  RISE       1
count_3_LC_3_15_2/carryout                     LogicCell40_SEQ_MODE_1000    186              6356   1039  RISE       2
count_4_LC_3_15_3/carryin                      LogicCell40_SEQ_MODE_1000      0              6356   1039  RISE       1
count_4_LC_3_15_3/carryout                     LogicCell40_SEQ_MODE_1000    186              6542   1039  RISE       2
count_5_LC_3_15_4/carryin                      LogicCell40_SEQ_MODE_1000      0              6542   1039  RISE       1
count_5_LC_3_15_4/carryout                     LogicCell40_SEQ_MODE_1000    186              6728   1039  RISE       2
count_6_LC_3_15_5/carryin                      LogicCell40_SEQ_MODE_1000      0              6728   1039  RISE       1
count_6_LC_3_15_5/carryout                     LogicCell40_SEQ_MODE_1000    186              6914   1039  RISE       2
count_7_LC_3_15_6/carryin                      LogicCell40_SEQ_MODE_1000      0              6914   1039  RISE       1
count_7_LC_3_15_6/carryout                     LogicCell40_SEQ_MODE_1000    186              7100   1039  RISE       2
count_8_LC_3_15_7/carryin                      LogicCell40_SEQ_MODE_1000      0              7100   1039  RISE       1
count_8_LC_3_15_7/carryout                     LogicCell40_SEQ_MODE_1000    186              7286   1039  RISE       1
IN_MUX_bfv_3_16_0_/carryinitin                 ICE_CARRY_IN_MUX               0              7286   1039  RISE       1
IN_MUX_bfv_3_16_0_/carryinitout                ICE_CARRY_IN_MUX             289              7576   1039  RISE       2
count_9_LC_3_16_0/carryin                      LogicCell40_SEQ_MODE_1000      0              7576   1039  RISE       1
count_9_LC_3_16_0/carryout                     LogicCell40_SEQ_MODE_1000    186              7762   1039  RISE       2
count_10_LC_3_16_1/carryin                     LogicCell40_SEQ_MODE_1000      0              7762   1039  RISE       1
count_10_LC_3_16_1/carryout                    LogicCell40_SEQ_MODE_1000    186              7948   1039  RISE       2
count_11_LC_3_16_2/carryin                     LogicCell40_SEQ_MODE_1000      0              7948   1039  RISE       1
count_11_LC_3_16_2/carryout                    LogicCell40_SEQ_MODE_1000    186              8134   1039  RISE       2
count_12_LC_3_16_3/carryin                     LogicCell40_SEQ_MODE_1000      0              8134   1039  RISE       1
count_12_LC_3_16_3/carryout                    LogicCell40_SEQ_MODE_1000    186              8320   1039  RISE       2
count_13_LC_3_16_4/carryin                     LogicCell40_SEQ_MODE_1000      0              8320   1039  RISE       1
count_13_LC_3_16_4/carryout                    LogicCell40_SEQ_MODE_1000    186              8506   1039  RISE       2
count_14_LC_3_16_5/carryin                     LogicCell40_SEQ_MODE_1000      0              8506   1039  RISE       1
count_14_LC_3_16_5/carryout                    LogicCell40_SEQ_MODE_1000    186              8692   1039  RISE       2
count_15_LC_3_16_6/carryin                     LogicCell40_SEQ_MODE_1000      0              8692   1039  RISE       1
count_15_LC_3_16_6/carryout                    LogicCell40_SEQ_MODE_1000    186              8878   1039  RISE       2
count_16_LC_3_16_7/carryin                     LogicCell40_SEQ_MODE_1000      0              8878   1039  RISE       1
count_16_LC_3_16_7/carryout                    LogicCell40_SEQ_MODE_1000    186              9064   1039  RISE       1
IN_MUX_bfv_3_17_0_/carryinitin                 ICE_CARRY_IN_MUX               0              9064   1039  RISE       1
IN_MUX_bfv_3_17_0_/carryinitout                ICE_CARRY_IN_MUX             289              9354   1039  RISE       2
count_17_LC_3_17_0/carryin                     LogicCell40_SEQ_MODE_1000      0              9354   1039  RISE       1
count_17_LC_3_17_0/carryout                    LogicCell40_SEQ_MODE_1000    186              9540   1039  RISE       2
un5_count_cry_17_c_RNI0N1F_LC_3_17_1/carryin   LogicCell40_SEQ_MODE_0000      0              9540   1918  RISE       1
un5_count_cry_17_c_RNI0N1F_LC_3_17_1/carryout  LogicCell40_SEQ_MODE_0000    186              9726   1918  RISE       2
I__287/I                                       InMux                          0              9726   2476  RISE       1
I__287/O                                       InMux                        382             10108   2476  RISE       1
count_19_LC_3_17_2/in3                         LogicCell40_SEQ_MODE_1000      0             10108   2476  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_19_LC_3_17_2/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_15_1/lcout
Path End         : count_17_LC_3_17_0/in3
Capture Clock    : count_17_LC_3_17_0/clk
Setup Constraint : 9050p
Path slack       : 2848p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -403
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12584

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          5003
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              9736
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_1_LC_2_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_15_1/lcout               LogicCell40_SEQ_MODE_1000    796              4733   1039  RISE       3
I__157/I                              LocalMux                       0              4733   1039  RISE       1
I__157/O                              LocalMux                     486              5219   1039  RISE       1
I__160/I                              InMux                          0              5219   1039  RISE       1
I__160/O                              InMux                        382              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/in1       LogicCell40_SEQ_MODE_0000      0              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/carryout  LogicCell40_SEQ_MODE_0000    382              5984   1039  RISE       2
count_2_LC_3_15_1/carryin             LogicCell40_SEQ_MODE_1000      0              5984   1039  RISE       1
count_2_LC_3_15_1/carryout            LogicCell40_SEQ_MODE_1000    186              6170   1039  RISE       2
count_3_LC_3_15_2/carryin             LogicCell40_SEQ_MODE_1000      0              6170   1039  RISE       1
count_3_LC_3_15_2/carryout            LogicCell40_SEQ_MODE_1000    186              6356   1039  RISE       2
count_4_LC_3_15_3/carryin             LogicCell40_SEQ_MODE_1000      0              6356   1039  RISE       1
count_4_LC_3_15_3/carryout            LogicCell40_SEQ_MODE_1000    186              6542   1039  RISE       2
count_5_LC_3_15_4/carryin             LogicCell40_SEQ_MODE_1000      0              6542   1039  RISE       1
count_5_LC_3_15_4/carryout            LogicCell40_SEQ_MODE_1000    186              6728   1039  RISE       2
count_6_LC_3_15_5/carryin             LogicCell40_SEQ_MODE_1000      0              6728   1039  RISE       1
count_6_LC_3_15_5/carryout            LogicCell40_SEQ_MODE_1000    186              6914   1039  RISE       2
count_7_LC_3_15_6/carryin             LogicCell40_SEQ_MODE_1000      0              6914   1039  RISE       1
count_7_LC_3_15_6/carryout            LogicCell40_SEQ_MODE_1000    186              7100   1039  RISE       2
count_8_LC_3_15_7/carryin             LogicCell40_SEQ_MODE_1000      0              7100   1039  RISE       1
count_8_LC_3_15_7/carryout            LogicCell40_SEQ_MODE_1000    186              7286   1039  RISE       1
IN_MUX_bfv_3_16_0_/carryinitin        ICE_CARRY_IN_MUX               0              7286   1039  RISE       1
IN_MUX_bfv_3_16_0_/carryinitout       ICE_CARRY_IN_MUX             289              7576   1039  RISE       2
count_9_LC_3_16_0/carryin             LogicCell40_SEQ_MODE_1000      0              7576   1039  RISE       1
count_9_LC_3_16_0/carryout            LogicCell40_SEQ_MODE_1000    186              7762   1039  RISE       2
count_10_LC_3_16_1/carryin            LogicCell40_SEQ_MODE_1000      0              7762   1039  RISE       1
count_10_LC_3_16_1/carryout           LogicCell40_SEQ_MODE_1000    186              7948   1039  RISE       2
count_11_LC_3_16_2/carryin            LogicCell40_SEQ_MODE_1000      0              7948   1039  RISE       1
count_11_LC_3_16_2/carryout           LogicCell40_SEQ_MODE_1000    186              8134   1039  RISE       2
count_12_LC_3_16_3/carryin            LogicCell40_SEQ_MODE_1000      0              8134   1039  RISE       1
count_12_LC_3_16_3/carryout           LogicCell40_SEQ_MODE_1000    186              8320   1039  RISE       2
count_13_LC_3_16_4/carryin            LogicCell40_SEQ_MODE_1000      0              8320   1039  RISE       1
count_13_LC_3_16_4/carryout           LogicCell40_SEQ_MODE_1000    186              8506   1039  RISE       2
count_14_LC_3_16_5/carryin            LogicCell40_SEQ_MODE_1000      0              8506   1039  RISE       1
count_14_LC_3_16_5/carryout           LogicCell40_SEQ_MODE_1000    186              8692   1039  RISE       2
count_15_LC_3_16_6/carryin            LogicCell40_SEQ_MODE_1000      0              8692   1039  RISE       1
count_15_LC_3_16_6/carryout           LogicCell40_SEQ_MODE_1000    186              8878   1039  RISE       2
count_16_LC_3_16_7/carryin            LogicCell40_SEQ_MODE_1000      0              8878   1039  RISE       1
count_16_LC_3_16_7/carryout           LogicCell40_SEQ_MODE_1000    186              9064   1039  RISE       1
IN_MUX_bfv_3_17_0_/carryinitin        ICE_CARRY_IN_MUX               0              9064   1039  RISE       1
IN_MUX_bfv_3_17_0_/carryinitout       ICE_CARRY_IN_MUX             289              9354   1039  RISE       2
I__308/I                              InMux                          0              9354   2848  RISE       1
I__308/O                              InMux                        382              9736   2848  RISE       1
count_17_LC_3_17_0/in3                LogicCell40_SEQ_MODE_1000      0              9736   2848  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_17_LC_3_17_0/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_5_LC_3_15_4/lcout
Path End         : outZ0_LC_1_15_4/in3
Capture Clock    : outZ0_LC_1_15_4/clk
Setup Constraint : 9050p
Path slack       : 2941p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -403
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12584

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          4910
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              9643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_5_LC_3_15_4/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_5_LC_3_15_4/lcout          LogicCell40_SEQ_MODE_1000    796              4733   1235  RISE       2
I__128/I                         Odrv4                          0              4733   1235  RISE       1
I__128/O                         Odrv4                        517              5250   1235  RISE       1
I__130/I                         LocalMux                       0              5250   1235  RISE       1
I__130/O                         LocalMux                     486              5736   1235  RISE       1
I__131/I                         InMux                          0              5736   1235  RISE       1
I__131/O                         InMux                        382              6118   1235  RISE       1
count_RNIQ0A7_4_LC_2_16_5/in0    LogicCell40_SEQ_MODE_0000      0              6118   1235  RISE       1
count_RNIQ0A7_4_LC_2_16_5/lcout  LogicCell40_SEQ_MODE_0000    662              6780   1235  RISE       2
I__104/I                         LocalMux                       0              6780   1235  RISE       1
I__104/O                         LocalMux                     486              7265   1235  RISE       1
I__106/I                         InMux                          0              7265   2941  RISE       1
I__106/O                         InMux                        382              7648   2941  RISE       1
out_RNO_2_LC_1_16_5/in0          LogicCell40_SEQ_MODE_0000      0              7648   2941  RISE       1
out_RNO_2_LC_1_16_5/ltout        LogicCell40_SEQ_MODE_0000    569              8216   2941  FALL       1
I__96/I                          CascadeMux                     0              8216   2941  FALL       1
I__96/O                          CascadeMux                     0              8216   2941  FALL       1
out_RNO_0_LC_1_16_6/in2          LogicCell40_SEQ_MODE_0000      0              8216   2941  FALL       1
out_RNO_0_LC_1_16_6/lcout        LogicCell40_SEQ_MODE_0000    558              8775   2941  RISE       1
I__94/I                          LocalMux                       0              8775   2941  RISE       1
I__94/O                          LocalMux                     486              9261   2941  RISE       1
I__95/I                          InMux                          0              9261   2941  RISE       1
I__95/O                          InMux                        382              9643   2941  RISE       1
outZ0_LC_1_15_4/in3              LogicCell40_SEQ_MODE_1000      0              9643   2941  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__258/I                                          ClkMux                         0              3482  RISE       1
I__258/O                                          ClkMux                       455              3937  RISE       1
outZ0_LC_1_15_4/clk                               LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_15_1/lcout
Path End         : count_16_LC_3_16_7/in3
Capture Clock    : count_16_LC_3_16_7/clk
Setup Constraint : 9050p
Path slack       : 3323p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -403
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12584

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          4528
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              9261
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_1_LC_2_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_15_1/lcout               LogicCell40_SEQ_MODE_1000    796              4733   1039  RISE       3
I__157/I                              LocalMux                       0              4733   1039  RISE       1
I__157/O                              LocalMux                     486              5219   1039  RISE       1
I__160/I                              InMux                          0              5219   1039  RISE       1
I__160/O                              InMux                        382              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/in1       LogicCell40_SEQ_MODE_0000      0              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/carryout  LogicCell40_SEQ_MODE_0000    382              5984   1039  RISE       2
count_2_LC_3_15_1/carryin             LogicCell40_SEQ_MODE_1000      0              5984   1039  RISE       1
count_2_LC_3_15_1/carryout            LogicCell40_SEQ_MODE_1000    186              6170   1039  RISE       2
count_3_LC_3_15_2/carryin             LogicCell40_SEQ_MODE_1000      0              6170   1039  RISE       1
count_3_LC_3_15_2/carryout            LogicCell40_SEQ_MODE_1000    186              6356   1039  RISE       2
count_4_LC_3_15_3/carryin             LogicCell40_SEQ_MODE_1000      0              6356   1039  RISE       1
count_4_LC_3_15_3/carryout            LogicCell40_SEQ_MODE_1000    186              6542   1039  RISE       2
count_5_LC_3_15_4/carryin             LogicCell40_SEQ_MODE_1000      0              6542   1039  RISE       1
count_5_LC_3_15_4/carryout            LogicCell40_SEQ_MODE_1000    186              6728   1039  RISE       2
count_6_LC_3_15_5/carryin             LogicCell40_SEQ_MODE_1000      0              6728   1039  RISE       1
count_6_LC_3_15_5/carryout            LogicCell40_SEQ_MODE_1000    186              6914   1039  RISE       2
count_7_LC_3_15_6/carryin             LogicCell40_SEQ_MODE_1000      0              6914   1039  RISE       1
count_7_LC_3_15_6/carryout            LogicCell40_SEQ_MODE_1000    186              7100   1039  RISE       2
count_8_LC_3_15_7/carryin             LogicCell40_SEQ_MODE_1000      0              7100   1039  RISE       1
count_8_LC_3_15_7/carryout            LogicCell40_SEQ_MODE_1000    186              7286   1039  RISE       1
IN_MUX_bfv_3_16_0_/carryinitin        ICE_CARRY_IN_MUX               0              7286   1039  RISE       1
IN_MUX_bfv_3_16_0_/carryinitout       ICE_CARRY_IN_MUX             289              7576   1039  RISE       2
count_9_LC_3_16_0/carryin             LogicCell40_SEQ_MODE_1000      0              7576   1039  RISE       1
count_9_LC_3_16_0/carryout            LogicCell40_SEQ_MODE_1000    186              7762   1039  RISE       2
count_10_LC_3_16_1/carryin            LogicCell40_SEQ_MODE_1000      0              7762   1039  RISE       1
count_10_LC_3_16_1/carryout           LogicCell40_SEQ_MODE_1000    186              7948   1039  RISE       2
count_11_LC_3_16_2/carryin            LogicCell40_SEQ_MODE_1000      0              7948   1039  RISE       1
count_11_LC_3_16_2/carryout           LogicCell40_SEQ_MODE_1000    186              8134   1039  RISE       2
count_12_LC_3_16_3/carryin            LogicCell40_SEQ_MODE_1000      0              8134   1039  RISE       1
count_12_LC_3_16_3/carryout           LogicCell40_SEQ_MODE_1000    186              8320   1039  RISE       2
count_13_LC_3_16_4/carryin            LogicCell40_SEQ_MODE_1000      0              8320   1039  RISE       1
count_13_LC_3_16_4/carryout           LogicCell40_SEQ_MODE_1000    186              8506   1039  RISE       2
count_14_LC_3_16_5/carryin            LogicCell40_SEQ_MODE_1000      0              8506   1039  RISE       1
count_14_LC_3_16_5/carryout           LogicCell40_SEQ_MODE_1000    186              8692   1039  RISE       2
count_15_LC_3_16_6/carryin            LogicCell40_SEQ_MODE_1000      0              8692   1039  RISE       1
count_15_LC_3_16_6/carryout           LogicCell40_SEQ_MODE_1000    186              8878   1039  RISE       2
I__315/I                              InMux                          0              8878   3323  RISE       1
I__315/O                              InMux                        382              9261   3323  RISE       1
count_16_LC_3_16_7/in3                LogicCell40_SEQ_MODE_1000      0              9261   3323  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_15_1/lcout
Path End         : count_15_LC_3_16_6/in3
Capture Clock    : count_15_LC_3_16_6/clk
Setup Constraint : 9050p
Path slack       : 3510p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -403
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12584

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          4341
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              9074
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_1_LC_2_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_15_1/lcout               LogicCell40_SEQ_MODE_1000    796              4733   1039  RISE       3
I__157/I                              LocalMux                       0              4733   1039  RISE       1
I__157/O                              LocalMux                     486              5219   1039  RISE       1
I__160/I                              InMux                          0              5219   1039  RISE       1
I__160/O                              InMux                        382              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/in1       LogicCell40_SEQ_MODE_0000      0              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/carryout  LogicCell40_SEQ_MODE_0000    382              5984   1039  RISE       2
count_2_LC_3_15_1/carryin             LogicCell40_SEQ_MODE_1000      0              5984   1039  RISE       1
count_2_LC_3_15_1/carryout            LogicCell40_SEQ_MODE_1000    186              6170   1039  RISE       2
count_3_LC_3_15_2/carryin             LogicCell40_SEQ_MODE_1000      0              6170   1039  RISE       1
count_3_LC_3_15_2/carryout            LogicCell40_SEQ_MODE_1000    186              6356   1039  RISE       2
count_4_LC_3_15_3/carryin             LogicCell40_SEQ_MODE_1000      0              6356   1039  RISE       1
count_4_LC_3_15_3/carryout            LogicCell40_SEQ_MODE_1000    186              6542   1039  RISE       2
count_5_LC_3_15_4/carryin             LogicCell40_SEQ_MODE_1000      0              6542   1039  RISE       1
count_5_LC_3_15_4/carryout            LogicCell40_SEQ_MODE_1000    186              6728   1039  RISE       2
count_6_LC_3_15_5/carryin             LogicCell40_SEQ_MODE_1000      0              6728   1039  RISE       1
count_6_LC_3_15_5/carryout            LogicCell40_SEQ_MODE_1000    186              6914   1039  RISE       2
count_7_LC_3_15_6/carryin             LogicCell40_SEQ_MODE_1000      0              6914   1039  RISE       1
count_7_LC_3_15_6/carryout            LogicCell40_SEQ_MODE_1000    186              7100   1039  RISE       2
count_8_LC_3_15_7/carryin             LogicCell40_SEQ_MODE_1000      0              7100   1039  RISE       1
count_8_LC_3_15_7/carryout            LogicCell40_SEQ_MODE_1000    186              7286   1039  RISE       1
IN_MUX_bfv_3_16_0_/carryinitin        ICE_CARRY_IN_MUX               0              7286   1039  RISE       1
IN_MUX_bfv_3_16_0_/carryinitout       ICE_CARRY_IN_MUX             289              7576   1039  RISE       2
count_9_LC_3_16_0/carryin             LogicCell40_SEQ_MODE_1000      0              7576   1039  RISE       1
count_9_LC_3_16_0/carryout            LogicCell40_SEQ_MODE_1000    186              7762   1039  RISE       2
count_10_LC_3_16_1/carryin            LogicCell40_SEQ_MODE_1000      0              7762   1039  RISE       1
count_10_LC_3_16_1/carryout           LogicCell40_SEQ_MODE_1000    186              7948   1039  RISE       2
count_11_LC_3_16_2/carryin            LogicCell40_SEQ_MODE_1000      0              7948   1039  RISE       1
count_11_LC_3_16_2/carryout           LogicCell40_SEQ_MODE_1000    186              8134   1039  RISE       2
count_12_LC_3_16_3/carryin            LogicCell40_SEQ_MODE_1000      0              8134   1039  RISE       1
count_12_LC_3_16_3/carryout           LogicCell40_SEQ_MODE_1000    186              8320   1039  RISE       2
count_13_LC_3_16_4/carryin            LogicCell40_SEQ_MODE_1000      0              8320   1039  RISE       1
count_13_LC_3_16_4/carryout           LogicCell40_SEQ_MODE_1000    186              8506   1039  RISE       2
count_14_LC_3_16_5/carryin            LogicCell40_SEQ_MODE_1000      0              8506   1039  RISE       1
count_14_LC_3_16_5/carryout           LogicCell40_SEQ_MODE_1000    186              8692   1039  RISE       2
I__166/I                              InMux                          0              8692   3509  RISE       1
I__166/O                              InMux                        382              9074   3509  RISE       1
count_15_LC_3_16_6/in3                LogicCell40_SEQ_MODE_1000      0              9074   3509  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_15_LC_3_16_6/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_15_1/lcout
Path End         : count_14_LC_3_16_5/in3
Capture Clock    : count_14_LC_3_16_5/clk
Setup Constraint : 9050p
Path slack       : 3696p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -403
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12584

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          4155
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              8888
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_1_LC_2_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_15_1/lcout               LogicCell40_SEQ_MODE_1000    796              4733   1039  RISE       3
I__157/I                              LocalMux                       0              4733   1039  RISE       1
I__157/O                              LocalMux                     486              5219   1039  RISE       1
I__160/I                              InMux                          0              5219   1039  RISE       1
I__160/O                              InMux                        382              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/in1       LogicCell40_SEQ_MODE_0000      0              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/carryout  LogicCell40_SEQ_MODE_0000    382              5984   1039  RISE       2
count_2_LC_3_15_1/carryin             LogicCell40_SEQ_MODE_1000      0              5984   1039  RISE       1
count_2_LC_3_15_1/carryout            LogicCell40_SEQ_MODE_1000    186              6170   1039  RISE       2
count_3_LC_3_15_2/carryin             LogicCell40_SEQ_MODE_1000      0              6170   1039  RISE       1
count_3_LC_3_15_2/carryout            LogicCell40_SEQ_MODE_1000    186              6356   1039  RISE       2
count_4_LC_3_15_3/carryin             LogicCell40_SEQ_MODE_1000      0              6356   1039  RISE       1
count_4_LC_3_15_3/carryout            LogicCell40_SEQ_MODE_1000    186              6542   1039  RISE       2
count_5_LC_3_15_4/carryin             LogicCell40_SEQ_MODE_1000      0              6542   1039  RISE       1
count_5_LC_3_15_4/carryout            LogicCell40_SEQ_MODE_1000    186              6728   1039  RISE       2
count_6_LC_3_15_5/carryin             LogicCell40_SEQ_MODE_1000      0              6728   1039  RISE       1
count_6_LC_3_15_5/carryout            LogicCell40_SEQ_MODE_1000    186              6914   1039  RISE       2
count_7_LC_3_15_6/carryin             LogicCell40_SEQ_MODE_1000      0              6914   1039  RISE       1
count_7_LC_3_15_6/carryout            LogicCell40_SEQ_MODE_1000    186              7100   1039  RISE       2
count_8_LC_3_15_7/carryin             LogicCell40_SEQ_MODE_1000      0              7100   1039  RISE       1
count_8_LC_3_15_7/carryout            LogicCell40_SEQ_MODE_1000    186              7286   1039  RISE       1
IN_MUX_bfv_3_16_0_/carryinitin        ICE_CARRY_IN_MUX               0              7286   1039  RISE       1
IN_MUX_bfv_3_16_0_/carryinitout       ICE_CARRY_IN_MUX             289              7576   1039  RISE       2
count_9_LC_3_16_0/carryin             LogicCell40_SEQ_MODE_1000      0              7576   1039  RISE       1
count_9_LC_3_16_0/carryout            LogicCell40_SEQ_MODE_1000    186              7762   1039  RISE       2
count_10_LC_3_16_1/carryin            LogicCell40_SEQ_MODE_1000      0              7762   1039  RISE       1
count_10_LC_3_16_1/carryout           LogicCell40_SEQ_MODE_1000    186              7948   1039  RISE       2
count_11_LC_3_16_2/carryin            LogicCell40_SEQ_MODE_1000      0              7948   1039  RISE       1
count_11_LC_3_16_2/carryout           LogicCell40_SEQ_MODE_1000    186              8134   1039  RISE       2
count_12_LC_3_16_3/carryin            LogicCell40_SEQ_MODE_1000      0              8134   1039  RISE       1
count_12_LC_3_16_3/carryout           LogicCell40_SEQ_MODE_1000    186              8320   1039  RISE       2
count_13_LC_3_16_4/carryin            LogicCell40_SEQ_MODE_1000      0              8320   1039  RISE       1
count_13_LC_3_16_4/carryout           LogicCell40_SEQ_MODE_1000    186              8506   1039  RISE       2
I__178/I                              InMux                          0              8506   3695  RISE       1
I__178/O                              InMux                        382              8888   3695  RISE       1
count_14_LC_3_16_5/in3                LogicCell40_SEQ_MODE_1000      0              8888   3695  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_14_LC_3_16_5/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_15_1/lcout
Path End         : count_13_LC_3_16_4/in3
Capture Clock    : count_13_LC_3_16_4/clk
Setup Constraint : 9050p
Path slack       : 3882p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -403
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12584

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          3969
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              8702
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_1_LC_2_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_15_1/lcout               LogicCell40_SEQ_MODE_1000    796              4733   1039  RISE       3
I__157/I                              LocalMux                       0              4733   1039  RISE       1
I__157/O                              LocalMux                     486              5219   1039  RISE       1
I__160/I                              InMux                          0              5219   1039  RISE       1
I__160/O                              InMux                        382              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/in1       LogicCell40_SEQ_MODE_0000      0              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/carryout  LogicCell40_SEQ_MODE_0000    382              5984   1039  RISE       2
count_2_LC_3_15_1/carryin             LogicCell40_SEQ_MODE_1000      0              5984   1039  RISE       1
count_2_LC_3_15_1/carryout            LogicCell40_SEQ_MODE_1000    186              6170   1039  RISE       2
count_3_LC_3_15_2/carryin             LogicCell40_SEQ_MODE_1000      0              6170   1039  RISE       1
count_3_LC_3_15_2/carryout            LogicCell40_SEQ_MODE_1000    186              6356   1039  RISE       2
count_4_LC_3_15_3/carryin             LogicCell40_SEQ_MODE_1000      0              6356   1039  RISE       1
count_4_LC_3_15_3/carryout            LogicCell40_SEQ_MODE_1000    186              6542   1039  RISE       2
count_5_LC_3_15_4/carryin             LogicCell40_SEQ_MODE_1000      0              6542   1039  RISE       1
count_5_LC_3_15_4/carryout            LogicCell40_SEQ_MODE_1000    186              6728   1039  RISE       2
count_6_LC_3_15_5/carryin             LogicCell40_SEQ_MODE_1000      0              6728   1039  RISE       1
count_6_LC_3_15_5/carryout            LogicCell40_SEQ_MODE_1000    186              6914   1039  RISE       2
count_7_LC_3_15_6/carryin             LogicCell40_SEQ_MODE_1000      0              6914   1039  RISE       1
count_7_LC_3_15_6/carryout            LogicCell40_SEQ_MODE_1000    186              7100   1039  RISE       2
count_8_LC_3_15_7/carryin             LogicCell40_SEQ_MODE_1000      0              7100   1039  RISE       1
count_8_LC_3_15_7/carryout            LogicCell40_SEQ_MODE_1000    186              7286   1039  RISE       1
IN_MUX_bfv_3_16_0_/carryinitin        ICE_CARRY_IN_MUX               0              7286   1039  RISE       1
IN_MUX_bfv_3_16_0_/carryinitout       ICE_CARRY_IN_MUX             289              7576   1039  RISE       2
count_9_LC_3_16_0/carryin             LogicCell40_SEQ_MODE_1000      0              7576   1039  RISE       1
count_9_LC_3_16_0/carryout            LogicCell40_SEQ_MODE_1000    186              7762   1039  RISE       2
count_10_LC_3_16_1/carryin            LogicCell40_SEQ_MODE_1000      0              7762   1039  RISE       1
count_10_LC_3_16_1/carryout           LogicCell40_SEQ_MODE_1000    186              7948   1039  RISE       2
count_11_LC_3_16_2/carryin            LogicCell40_SEQ_MODE_1000      0              7948   1039  RISE       1
count_11_LC_3_16_2/carryout           LogicCell40_SEQ_MODE_1000    186              8134   1039  RISE       2
count_12_LC_3_16_3/carryin            LogicCell40_SEQ_MODE_1000      0              8134   1039  RISE       1
count_12_LC_3_16_3/carryout           LogicCell40_SEQ_MODE_1000    186              8320   1039  RISE       2
I__189/I                              InMux                          0              8320   3882  RISE       1
I__189/O                              InMux                        382              8702   3882  RISE       1
count_13_LC_3_16_4/in3                LogicCell40_SEQ_MODE_1000      0              8702   3882  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_13_LC_3_16_4/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_15_1/lcout
Path End         : count_12_LC_3_16_3/in3
Capture Clock    : count_12_LC_3_16_3/clk
Setup Constraint : 9050p
Path slack       : 4068p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -403
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12584

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          3783
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              8516
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_1_LC_2_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_15_1/lcout               LogicCell40_SEQ_MODE_1000    796              4733   1039  RISE       3
I__157/I                              LocalMux                       0              4733   1039  RISE       1
I__157/O                              LocalMux                     486              5219   1039  RISE       1
I__160/I                              InMux                          0              5219   1039  RISE       1
I__160/O                              InMux                        382              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/in1       LogicCell40_SEQ_MODE_0000      0              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/carryout  LogicCell40_SEQ_MODE_0000    382              5984   1039  RISE       2
count_2_LC_3_15_1/carryin             LogicCell40_SEQ_MODE_1000      0              5984   1039  RISE       1
count_2_LC_3_15_1/carryout            LogicCell40_SEQ_MODE_1000    186              6170   1039  RISE       2
count_3_LC_3_15_2/carryin             LogicCell40_SEQ_MODE_1000      0              6170   1039  RISE       1
count_3_LC_3_15_2/carryout            LogicCell40_SEQ_MODE_1000    186              6356   1039  RISE       2
count_4_LC_3_15_3/carryin             LogicCell40_SEQ_MODE_1000      0              6356   1039  RISE       1
count_4_LC_3_15_3/carryout            LogicCell40_SEQ_MODE_1000    186              6542   1039  RISE       2
count_5_LC_3_15_4/carryin             LogicCell40_SEQ_MODE_1000      0              6542   1039  RISE       1
count_5_LC_3_15_4/carryout            LogicCell40_SEQ_MODE_1000    186              6728   1039  RISE       2
count_6_LC_3_15_5/carryin             LogicCell40_SEQ_MODE_1000      0              6728   1039  RISE       1
count_6_LC_3_15_5/carryout            LogicCell40_SEQ_MODE_1000    186              6914   1039  RISE       2
count_7_LC_3_15_6/carryin             LogicCell40_SEQ_MODE_1000      0              6914   1039  RISE       1
count_7_LC_3_15_6/carryout            LogicCell40_SEQ_MODE_1000    186              7100   1039  RISE       2
count_8_LC_3_15_7/carryin             LogicCell40_SEQ_MODE_1000      0              7100   1039  RISE       1
count_8_LC_3_15_7/carryout            LogicCell40_SEQ_MODE_1000    186              7286   1039  RISE       1
IN_MUX_bfv_3_16_0_/carryinitin        ICE_CARRY_IN_MUX               0              7286   1039  RISE       1
IN_MUX_bfv_3_16_0_/carryinitout       ICE_CARRY_IN_MUX             289              7576   1039  RISE       2
count_9_LC_3_16_0/carryin             LogicCell40_SEQ_MODE_1000      0              7576   1039  RISE       1
count_9_LC_3_16_0/carryout            LogicCell40_SEQ_MODE_1000    186              7762   1039  RISE       2
count_10_LC_3_16_1/carryin            LogicCell40_SEQ_MODE_1000      0              7762   1039  RISE       1
count_10_LC_3_16_1/carryout           LogicCell40_SEQ_MODE_1000    186              7948   1039  RISE       2
count_11_LC_3_16_2/carryin            LogicCell40_SEQ_MODE_1000      0              7948   1039  RISE       1
count_11_LC_3_16_2/carryout           LogicCell40_SEQ_MODE_1000    186              8134   1039  RISE       2
I__199/I                              InMux                          0              8134   4068  RISE       1
I__199/O                              InMux                        382              8516   4068  RISE       1
count_12_LC_3_16_3/in3                LogicCell40_SEQ_MODE_1000      0              8516   4068  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_15_1/lcout
Path End         : count_11_LC_3_16_2/in3
Capture Clock    : count_11_LC_3_16_2/clk
Setup Constraint : 9050p
Path slack       : 4254p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -403
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12584

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          3597
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              8330
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_1_LC_2_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_15_1/lcout               LogicCell40_SEQ_MODE_1000    796              4733   1039  RISE       3
I__157/I                              LocalMux                       0              4733   1039  RISE       1
I__157/O                              LocalMux                     486              5219   1039  RISE       1
I__160/I                              InMux                          0              5219   1039  RISE       1
I__160/O                              InMux                        382              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/in1       LogicCell40_SEQ_MODE_0000      0              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/carryout  LogicCell40_SEQ_MODE_0000    382              5984   1039  RISE       2
count_2_LC_3_15_1/carryin             LogicCell40_SEQ_MODE_1000      0              5984   1039  RISE       1
count_2_LC_3_15_1/carryout            LogicCell40_SEQ_MODE_1000    186              6170   1039  RISE       2
count_3_LC_3_15_2/carryin             LogicCell40_SEQ_MODE_1000      0              6170   1039  RISE       1
count_3_LC_3_15_2/carryout            LogicCell40_SEQ_MODE_1000    186              6356   1039  RISE       2
count_4_LC_3_15_3/carryin             LogicCell40_SEQ_MODE_1000      0              6356   1039  RISE       1
count_4_LC_3_15_3/carryout            LogicCell40_SEQ_MODE_1000    186              6542   1039  RISE       2
count_5_LC_3_15_4/carryin             LogicCell40_SEQ_MODE_1000      0              6542   1039  RISE       1
count_5_LC_3_15_4/carryout            LogicCell40_SEQ_MODE_1000    186              6728   1039  RISE       2
count_6_LC_3_15_5/carryin             LogicCell40_SEQ_MODE_1000      0              6728   1039  RISE       1
count_6_LC_3_15_5/carryout            LogicCell40_SEQ_MODE_1000    186              6914   1039  RISE       2
count_7_LC_3_15_6/carryin             LogicCell40_SEQ_MODE_1000      0              6914   1039  RISE       1
count_7_LC_3_15_6/carryout            LogicCell40_SEQ_MODE_1000    186              7100   1039  RISE       2
count_8_LC_3_15_7/carryin             LogicCell40_SEQ_MODE_1000      0              7100   1039  RISE       1
count_8_LC_3_15_7/carryout            LogicCell40_SEQ_MODE_1000    186              7286   1039  RISE       1
IN_MUX_bfv_3_16_0_/carryinitin        ICE_CARRY_IN_MUX               0              7286   1039  RISE       1
IN_MUX_bfv_3_16_0_/carryinitout       ICE_CARRY_IN_MUX             289              7576   1039  RISE       2
count_9_LC_3_16_0/carryin             LogicCell40_SEQ_MODE_1000      0              7576   1039  RISE       1
count_9_LC_3_16_0/carryout            LogicCell40_SEQ_MODE_1000    186              7762   1039  RISE       2
count_10_LC_3_16_1/carryin            LogicCell40_SEQ_MODE_1000      0              7762   1039  RISE       1
count_10_LC_3_16_1/carryout           LogicCell40_SEQ_MODE_1000    186              7948   1039  RISE       2
I__209/I                              InMux                          0              7948   4254  RISE       1
I__209/O                              InMux                        382              8330   4254  RISE       1
count_11_LC_3_16_2/in3                LogicCell40_SEQ_MODE_1000      0              8330   4254  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_11_LC_3_16_2/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_15_1/lcout
Path End         : count_10_LC_3_16_1/in3
Capture Clock    : count_10_LC_3_16_1/clk
Setup Constraint : 9050p
Path slack       : 4440p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -403
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12584

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          3411
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              8144
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_1_LC_2_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_15_1/lcout               LogicCell40_SEQ_MODE_1000    796              4733   1039  RISE       3
I__157/I                              LocalMux                       0              4733   1039  RISE       1
I__157/O                              LocalMux                     486              5219   1039  RISE       1
I__160/I                              InMux                          0              5219   1039  RISE       1
I__160/O                              InMux                        382              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/in1       LogicCell40_SEQ_MODE_0000      0              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/carryout  LogicCell40_SEQ_MODE_0000    382              5984   1039  RISE       2
count_2_LC_3_15_1/carryin             LogicCell40_SEQ_MODE_1000      0              5984   1039  RISE       1
count_2_LC_3_15_1/carryout            LogicCell40_SEQ_MODE_1000    186              6170   1039  RISE       2
count_3_LC_3_15_2/carryin             LogicCell40_SEQ_MODE_1000      0              6170   1039  RISE       1
count_3_LC_3_15_2/carryout            LogicCell40_SEQ_MODE_1000    186              6356   1039  RISE       2
count_4_LC_3_15_3/carryin             LogicCell40_SEQ_MODE_1000      0              6356   1039  RISE       1
count_4_LC_3_15_3/carryout            LogicCell40_SEQ_MODE_1000    186              6542   1039  RISE       2
count_5_LC_3_15_4/carryin             LogicCell40_SEQ_MODE_1000      0              6542   1039  RISE       1
count_5_LC_3_15_4/carryout            LogicCell40_SEQ_MODE_1000    186              6728   1039  RISE       2
count_6_LC_3_15_5/carryin             LogicCell40_SEQ_MODE_1000      0              6728   1039  RISE       1
count_6_LC_3_15_5/carryout            LogicCell40_SEQ_MODE_1000    186              6914   1039  RISE       2
count_7_LC_3_15_6/carryin             LogicCell40_SEQ_MODE_1000      0              6914   1039  RISE       1
count_7_LC_3_15_6/carryout            LogicCell40_SEQ_MODE_1000    186              7100   1039  RISE       2
count_8_LC_3_15_7/carryin             LogicCell40_SEQ_MODE_1000      0              7100   1039  RISE       1
count_8_LC_3_15_7/carryout            LogicCell40_SEQ_MODE_1000    186              7286   1039  RISE       1
IN_MUX_bfv_3_16_0_/carryinitin        ICE_CARRY_IN_MUX               0              7286   1039  RISE       1
IN_MUX_bfv_3_16_0_/carryinitout       ICE_CARRY_IN_MUX             289              7576   1039  RISE       2
count_9_LC_3_16_0/carryin             LogicCell40_SEQ_MODE_1000      0              7576   1039  RISE       1
count_9_LC_3_16_0/carryout            LogicCell40_SEQ_MODE_1000    186              7762   1039  RISE       2
I__218/I                              InMux                          0              7762   4440  RISE       1
I__218/O                              InMux                        382              8144   4440  RISE       1
count_10_LC_3_16_1/in3                LogicCell40_SEQ_MODE_1000      0              8144   4440  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_10_LC_3_16_1/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_15_1/lcout
Path End         : count_9_LC_3_16_0/in3
Capture Clock    : count_9_LC_3_16_0/clk
Setup Constraint : 9050p
Path slack       : 4626p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -403
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12584

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          3225
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              7958
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_1_LC_2_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_15_1/lcout               LogicCell40_SEQ_MODE_1000    796              4733   1039  RISE       3
I__157/I                              LocalMux                       0              4733   1039  RISE       1
I__157/O                              LocalMux                     486              5219   1039  RISE       1
I__160/I                              InMux                          0              5219   1039  RISE       1
I__160/O                              InMux                        382              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/in1       LogicCell40_SEQ_MODE_0000      0              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/carryout  LogicCell40_SEQ_MODE_0000    382              5984   1039  RISE       2
count_2_LC_3_15_1/carryin             LogicCell40_SEQ_MODE_1000      0              5984   1039  RISE       1
count_2_LC_3_15_1/carryout            LogicCell40_SEQ_MODE_1000    186              6170   1039  RISE       2
count_3_LC_3_15_2/carryin             LogicCell40_SEQ_MODE_1000      0              6170   1039  RISE       1
count_3_LC_3_15_2/carryout            LogicCell40_SEQ_MODE_1000    186              6356   1039  RISE       2
count_4_LC_3_15_3/carryin             LogicCell40_SEQ_MODE_1000      0              6356   1039  RISE       1
count_4_LC_3_15_3/carryout            LogicCell40_SEQ_MODE_1000    186              6542   1039  RISE       2
count_5_LC_3_15_4/carryin             LogicCell40_SEQ_MODE_1000      0              6542   1039  RISE       1
count_5_LC_3_15_4/carryout            LogicCell40_SEQ_MODE_1000    186              6728   1039  RISE       2
count_6_LC_3_15_5/carryin             LogicCell40_SEQ_MODE_1000      0              6728   1039  RISE       1
count_6_LC_3_15_5/carryout            LogicCell40_SEQ_MODE_1000    186              6914   1039  RISE       2
count_7_LC_3_15_6/carryin             LogicCell40_SEQ_MODE_1000      0              6914   1039  RISE       1
count_7_LC_3_15_6/carryout            LogicCell40_SEQ_MODE_1000    186              7100   1039  RISE       2
count_8_LC_3_15_7/carryin             LogicCell40_SEQ_MODE_1000      0              7100   1039  RISE       1
count_8_LC_3_15_7/carryout            LogicCell40_SEQ_MODE_1000    186              7286   1039  RISE       1
IN_MUX_bfv_3_16_0_/carryinitin        ICE_CARRY_IN_MUX               0              7286   1039  RISE       1
IN_MUX_bfv_3_16_0_/carryinitout       ICE_CARRY_IN_MUX             289              7576   1039  RISE       2
I__227/I                              InMux                          0              7576   4626  RISE       1
I__227/O                              InMux                        382              7958   4626  RISE       1
count_9_LC_3_16_0/in3                 LogicCell40_SEQ_MODE_1000      0              7958   4626  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_9_LC_3_16_0/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_15_1/lcout
Path End         : count_8_LC_3_15_7/in3
Capture Clock    : count_8_LC_3_15_7/clk
Setup Constraint : 9050p
Path slack       : 5101p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -403
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12584

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          2750
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              7483
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_1_LC_2_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_15_1/lcout               LogicCell40_SEQ_MODE_1000    796              4733   1039  RISE       3
I__157/I                              LocalMux                       0              4733   1039  RISE       1
I__157/O                              LocalMux                     486              5219   1039  RISE       1
I__160/I                              InMux                          0              5219   1039  RISE       1
I__160/O                              InMux                        382              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/in1       LogicCell40_SEQ_MODE_0000      0              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/carryout  LogicCell40_SEQ_MODE_0000    382              5984   1039  RISE       2
count_2_LC_3_15_1/carryin             LogicCell40_SEQ_MODE_1000      0              5984   1039  RISE       1
count_2_LC_3_15_1/carryout            LogicCell40_SEQ_MODE_1000    186              6170   1039  RISE       2
count_3_LC_3_15_2/carryin             LogicCell40_SEQ_MODE_1000      0              6170   1039  RISE       1
count_3_LC_3_15_2/carryout            LogicCell40_SEQ_MODE_1000    186              6356   1039  RISE       2
count_4_LC_3_15_3/carryin             LogicCell40_SEQ_MODE_1000      0              6356   1039  RISE       1
count_4_LC_3_15_3/carryout            LogicCell40_SEQ_MODE_1000    186              6542   1039  RISE       2
count_5_LC_3_15_4/carryin             LogicCell40_SEQ_MODE_1000      0              6542   1039  RISE       1
count_5_LC_3_15_4/carryout            LogicCell40_SEQ_MODE_1000    186              6728   1039  RISE       2
count_6_LC_3_15_5/carryin             LogicCell40_SEQ_MODE_1000      0              6728   1039  RISE       1
count_6_LC_3_15_5/carryout            LogicCell40_SEQ_MODE_1000    186              6914   1039  RISE       2
count_7_LC_3_15_6/carryin             LogicCell40_SEQ_MODE_1000      0              6914   1039  RISE       1
count_7_LC_3_15_6/carryout            LogicCell40_SEQ_MODE_1000    186              7100   1039  RISE       2
I__237/I                              InMux                          0              7100   5101  RISE       1
I__237/O                              InMux                        382              7483   5101  RISE       1
count_8_LC_3_15_7/in3                 LogicCell40_SEQ_MODE_1000      0              7483   5101  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_8_LC_3_15_7/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_15_1/lcout
Path End         : count_7_LC_3_15_6/in3
Capture Clock    : count_7_LC_3_15_6/clk
Setup Constraint : 9050p
Path slack       : 5288p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -403
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12584

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          2563
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              7296
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_1_LC_2_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_15_1/lcout               LogicCell40_SEQ_MODE_1000    796              4733   1039  RISE       3
I__157/I                              LocalMux                       0              4733   1039  RISE       1
I__157/O                              LocalMux                     486              5219   1039  RISE       1
I__160/I                              InMux                          0              5219   1039  RISE       1
I__160/O                              InMux                        382              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/in1       LogicCell40_SEQ_MODE_0000      0              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/carryout  LogicCell40_SEQ_MODE_0000    382              5984   1039  RISE       2
count_2_LC_3_15_1/carryin             LogicCell40_SEQ_MODE_1000      0              5984   1039  RISE       1
count_2_LC_3_15_1/carryout            LogicCell40_SEQ_MODE_1000    186              6170   1039  RISE       2
count_3_LC_3_15_2/carryin             LogicCell40_SEQ_MODE_1000      0              6170   1039  RISE       1
count_3_LC_3_15_2/carryout            LogicCell40_SEQ_MODE_1000    186              6356   1039  RISE       2
count_4_LC_3_15_3/carryin             LogicCell40_SEQ_MODE_1000      0              6356   1039  RISE       1
count_4_LC_3_15_3/carryout            LogicCell40_SEQ_MODE_1000    186              6542   1039  RISE       2
count_5_LC_3_15_4/carryin             LogicCell40_SEQ_MODE_1000      0              6542   1039  RISE       1
count_5_LC_3_15_4/carryout            LogicCell40_SEQ_MODE_1000    186              6728   1039  RISE       2
count_6_LC_3_15_5/carryin             LogicCell40_SEQ_MODE_1000      0              6728   1039  RISE       1
count_6_LC_3_15_5/carryout            LogicCell40_SEQ_MODE_1000    186              6914   1039  RISE       2
I__242/I                              InMux                          0              6914   5287  RISE       1
I__242/O                              InMux                        382              7296   5287  RISE       1
count_7_LC_3_15_6/in3                 LogicCell40_SEQ_MODE_1000      0              7296   5287  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_7_LC_3_15_6/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_15_1/lcout
Path End         : count_6_LC_3_15_5/in3
Capture Clock    : count_6_LC_3_15_5/clk
Setup Constraint : 9050p
Path slack       : 5474p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -403
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12584

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          2377
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              7110
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_1_LC_2_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_15_1/lcout               LogicCell40_SEQ_MODE_1000    796              4733   1039  RISE       3
I__157/I                              LocalMux                       0              4733   1039  RISE       1
I__157/O                              LocalMux                     486              5219   1039  RISE       1
I__160/I                              InMux                          0              5219   1039  RISE       1
I__160/O                              InMux                        382              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/in1       LogicCell40_SEQ_MODE_0000      0              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/carryout  LogicCell40_SEQ_MODE_0000    382              5984   1039  RISE       2
count_2_LC_3_15_1/carryin             LogicCell40_SEQ_MODE_1000      0              5984   1039  RISE       1
count_2_LC_3_15_1/carryout            LogicCell40_SEQ_MODE_1000    186              6170   1039  RISE       2
count_3_LC_3_15_2/carryin             LogicCell40_SEQ_MODE_1000      0              6170   1039  RISE       1
count_3_LC_3_15_2/carryout            LogicCell40_SEQ_MODE_1000    186              6356   1039  RISE       2
count_4_LC_3_15_3/carryin             LogicCell40_SEQ_MODE_1000      0              6356   1039  RISE       1
count_4_LC_3_15_3/carryout            LogicCell40_SEQ_MODE_1000    186              6542   1039  RISE       2
count_5_LC_3_15_4/carryin             LogicCell40_SEQ_MODE_1000      0              6542   1039  RISE       1
count_5_LC_3_15_4/carryout            LogicCell40_SEQ_MODE_1000    186              6728   1039  RISE       2
I__119/I                              InMux                          0              6728   5473  RISE       1
I__119/O                              InMux                        382              7110   5473  RISE       1
count_6_LC_3_15_5/in3                 LogicCell40_SEQ_MODE_1000      0              7110   5473  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_6_LC_3_15_5/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_15_1/lcout
Path End         : count_5_LC_3_15_4/in3
Capture Clock    : count_5_LC_3_15_4/clk
Setup Constraint : 9050p
Path slack       : 5660p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -403
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12584

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          2191
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              6924
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_1_LC_2_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_15_1/lcout               LogicCell40_SEQ_MODE_1000    796              4733   1039  RISE       3
I__157/I                              LocalMux                       0              4733   1039  RISE       1
I__157/O                              LocalMux                     486              5219   1039  RISE       1
I__160/I                              InMux                          0              5219   1039  RISE       1
I__160/O                              InMux                        382              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/in1       LogicCell40_SEQ_MODE_0000      0              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/carryout  LogicCell40_SEQ_MODE_0000    382              5984   1039  RISE       2
count_2_LC_3_15_1/carryin             LogicCell40_SEQ_MODE_1000      0              5984   1039  RISE       1
count_2_LC_3_15_1/carryout            LogicCell40_SEQ_MODE_1000    186              6170   1039  RISE       2
count_3_LC_3_15_2/carryin             LogicCell40_SEQ_MODE_1000      0              6170   1039  RISE       1
count_3_LC_3_15_2/carryout            LogicCell40_SEQ_MODE_1000    186              6356   1039  RISE       2
count_4_LC_3_15_3/carryin             LogicCell40_SEQ_MODE_1000      0              6356   1039  RISE       1
count_4_LC_3_15_3/carryout            LogicCell40_SEQ_MODE_1000    186              6542   1039  RISE       2
I__126/I                              InMux                          0              6542   5659  RISE       1
I__126/O                              InMux                        382              6924   5659  RISE       1
count_5_LC_3_15_4/in3                 LogicCell40_SEQ_MODE_1000      0              6924   5659  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_5_LC_3_15_4/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_15_1/lcout
Path End         : count_4_LC_3_15_3/in3
Capture Clock    : count_4_LC_3_15_3/clk
Setup Constraint : 9050p
Path slack       : 5846p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -403
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12584

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          2005
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              6738
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_1_LC_2_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_15_1/lcout               LogicCell40_SEQ_MODE_1000    796              4733   1039  RISE       3
I__157/I                              LocalMux                       0              4733   1039  RISE       1
I__157/O                              LocalMux                     486              5219   1039  RISE       1
I__160/I                              InMux                          0              5219   1039  RISE       1
I__160/O                              InMux                        382              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/in1       LogicCell40_SEQ_MODE_0000      0              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/carryout  LogicCell40_SEQ_MODE_0000    382              5984   1039  RISE       2
count_2_LC_3_15_1/carryin             LogicCell40_SEQ_MODE_1000      0              5984   1039  RISE       1
count_2_LC_3_15_1/carryout            LogicCell40_SEQ_MODE_1000    186              6170   1039  RISE       2
count_3_LC_3_15_2/carryin             LogicCell40_SEQ_MODE_1000      0              6170   1039  RISE       1
count_3_LC_3_15_2/carryout            LogicCell40_SEQ_MODE_1000    186              6356   1039  RISE       2
I__132/I                              InMux                          0              6356   5846  RISE       1
I__132/O                              InMux                        382              6738   5846  RISE       1
count_4_LC_3_15_3/in3                 LogicCell40_SEQ_MODE_1000      0              6738   5846  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_4_LC_3_15_3/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_15_1/lcout
Path End         : count_3_LC_3_15_2/in3
Capture Clock    : count_3_LC_3_15_2/clk
Setup Constraint : 9050p
Path slack       : 6032p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -403
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12584

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          1819
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              6552
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_1_LC_2_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_15_1/lcout               LogicCell40_SEQ_MODE_1000    796              4733   1039  RISE       3
I__157/I                              LocalMux                       0              4733   1039  RISE       1
I__157/O                              LocalMux                     486              5219   1039  RISE       1
I__160/I                              InMux                          0              5219   1039  RISE       1
I__160/O                              InMux                        382              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/in1       LogicCell40_SEQ_MODE_0000      0              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/carryout  LogicCell40_SEQ_MODE_0000    382              5984   1039  RISE       2
count_2_LC_3_15_1/carryin             LogicCell40_SEQ_MODE_1000      0              5984   1039  RISE       1
count_2_LC_3_15_1/carryout            LogicCell40_SEQ_MODE_1000    186              6170   1039  RISE       2
I__137/I                              InMux                          0              6170   6032  RISE       1
I__137/O                              InMux                        382              6552   6032  RISE       1
count_3_LC_3_15_2/in3                 LogicCell40_SEQ_MODE_1000      0              6552   6032  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_3_LC_3_15_2/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_15_1/lcout
Path End         : count_2_LC_3_15_1/in3
Capture Clock    : count_2_LC_3_15_1/clk
Setup Constraint : 9050p
Path slack       : 6218p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -403
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12584

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          1633
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              6366
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_1_LC_2_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_15_1/lcout               LogicCell40_SEQ_MODE_1000    796              4733   1039  RISE       3
I__157/I                              LocalMux                       0              4733   1039  RISE       1
I__157/O                              LocalMux                     486              5219   1039  RISE       1
I__160/I                              InMux                          0              5219   1039  RISE       1
I__160/O                              InMux                        382              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/in1       LogicCell40_SEQ_MODE_0000      0              5601   1039  RISE       1
un5_count_cry_1_c_LC_3_15_0/carryout  LogicCell40_SEQ_MODE_0000    382              5984   1039  RISE       2
I__143/I                              InMux                          0              5984   6218  RISE       1
I__143/O                              InMux                        382              6366   6218  RISE       1
count_2_LC_3_15_1/in3                 LogicCell40_SEQ_MODE_1000      0              6366   6218  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_2_LC_3_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_3_16_6/lcout
Path End         : count_15_LC_3_16_6/in1
Capture Clock    : count_15_LC_3_16_6/clk
Setup Constraint : 9050p
Path slack       : 6280p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -589
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12398

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          1385
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              6118
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_15_LC_3_16_6/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_3_16_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733    553  RISE       5
I__168/I                  Odrv4                          0              4733   1793  RISE       1
I__168/O                  Odrv4                        517              5250   1793  RISE       1
I__172/I                  LocalMux                       0              5250   3416  RISE       1
I__172/O                  LocalMux                     486              5736   3416  RISE       1
I__174/I                  InMux                          0              5736   3416  RISE       1
I__174/O                  InMux                        382              6118   3416  RISE       1
count_15_LC_3_16_6/in1    LogicCell40_SEQ_MODE_1000      0              6118   6280  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_15_LC_3_16_6/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_15_4/lcout
Path End         : count_1_LC_2_15_1/in0
Capture Clock    : count_1_LC_2_15_1/clk
Setup Constraint : 9050p
Path slack       : 6693p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -693
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12294

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           868
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_0_LC_2_15_4/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_15_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1080  RISE       4
I__150/I                 LocalMux                       0              4733   6693  RISE       1
I__150/O                 LocalMux                     486              5219   6693  RISE       1
I__154/I                 InMux                          0              5219   6693  RISE       1
I__154/O                 InMux                        382              5601   6693  RISE       1
count_1_LC_2_15_1/in0    LogicCell40_SEQ_MODE_1000      0              5601   6693  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_1_LC_2_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : outZ0_LC_1_15_4/lcout
Path End         : outZ0_LC_1_15_4/in0
Capture Clock    : outZ0_LC_1_15_4/clk
Setup Constraint : 9050p
Path slack       : 6693p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -693
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12294

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           868
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__258/I                                          ClkMux                         0              3482  RISE       1
I__258/O                                          ClkMux                       455              3937  RISE       1
outZ0_LC_1_15_4/clk                               LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
outZ0_LC_1_15_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   6693  RISE       2
I__68/I                LocalMux                       0              4733   6693  RISE       1
I__68/O                LocalMux                     486              5219   6693  RISE       1
I__70/I                InMux                          0              5219   6693  RISE       1
I__70/O                InMux                        382              5601   6693  RISE       1
outZ0_LC_1_15_4/in0    LogicCell40_SEQ_MODE_1000      0              5601   6693  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__258/I                                          ClkMux                         0              3482  RISE       1
I__258/O                                          ClkMux                       455              3937  RISE       1
outZ0_LC_1_15_4/clk                               LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_22_LC_3_17_5/lcout
Path End         : count_22_LC_3_17_5/in1
Capture Clock    : count_22_LC_3_17_5/clk
Setup Constraint : 9050p
Path slack       : 6797p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -589
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12398

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           868
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_22_LC_3_17_5/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_22_LC_3_17_5/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1432  RISE       3
I__263/I                  LocalMux                       0              4733   6797  RISE       1
I__263/O                  LocalMux                     486              5219   6797  RISE       1
I__265/I                  InMux                          0              5219   6797  RISE       1
I__265/O                  InMux                        382              5601   6797  RISE       1
count_22_LC_3_17_5/in1    LogicCell40_SEQ_MODE_1000      0              5601   6797  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_22_LC_3_17_5/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_3_17_3/lcout
Path End         : count_20_LC_3_17_3/in1
Capture Clock    : count_20_LC_3_17_3/clk
Setup Constraint : 9050p
Path slack       : 6797p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -589
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12398

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           868
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_20_LC_3_17_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_3_17_3/lcout  LogicCell40_SEQ_MODE_1000    796              4733    532  RISE       3
I__281/I                  LocalMux                       0              4733   6032  RISE       1
I__281/O                  LocalMux                     486              5219   6032  RISE       1
I__283/I                  InMux                          0              5219   6032  RISE       1
I__283/O                  InMux                        382              5601   6032  RISE       1
count_20_LC_3_17_3/in1    LogicCell40_SEQ_MODE_1000      0              5601   6797  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_20_LC_3_17_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_3_17_2/lcout
Path End         : count_19_LC_3_17_2/in1
Capture Clock    : count_19_LC_3_17_2/clk
Setup Constraint : 9050p
Path slack       : 6797p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -589
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12398

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           868
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_19_LC_3_17_2/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_3_17_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733    501  RISE       3
I__289/I                  LocalMux                       0              4733   5846  RISE       1
I__289/O                  LocalMux                     486              5219   5846  RISE       1
I__291/I                  InMux                          0              5219   5846  RISE       1
I__291/O                  InMux                        382              5601   5846  RISE       1
count_19_LC_3_17_2/in1    LogicCell40_SEQ_MODE_1000      0              5601   6797  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_19_LC_3_17_2/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_3_17_0/lcout
Path End         : count_17_LC_3_17_0/in1
Capture Clock    : count_17_LC_3_17_0/clk
Setup Constraint : 9050p
Path slack       : 6797p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -589
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12398

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           868
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_17_LC_3_17_0/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_3_17_0/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1421  RISE       3
I__310/I                  LocalMux                       0              4733   4595  RISE       1
I__310/O                  LocalMux                     486              5219   4595  RISE       1
I__312/I                  InMux                          0              5219   4595  RISE       1
I__312/O                  InMux                        382              5601   4595  RISE       1
count_17_LC_3_17_0/in1    LogicCell40_SEQ_MODE_1000      0              5601   6797  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_17_LC_3_17_0/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_3_16_7/lcout
Path End         : count_16_LC_3_16_7/in1
Capture Clock    : count_16_LC_3_16_7/clk
Setup Constraint : 9050p
Path slack       : 6797p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -589
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12398

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           868
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_3_16_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733    460  RISE       5
I__318/I                  LocalMux                       0              4733   4119  RISE       1
I__318/O                  LocalMux                     486              5219   4119  RISE       1
I__322/I                  InMux                          0              5219   4119  RISE       1
I__322/O                  InMux                        382              5601   4119  RISE       1
count_16_LC_3_16_7/in1    LogicCell40_SEQ_MODE_1000      0              5601   6797  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_14_LC_3_16_5/lcout
Path End         : count_14_LC_3_16_5/in1
Capture Clock    : count_14_LC_3_16_5/clk
Setup Constraint : 9050p
Path slack       : 6797p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -589
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12398

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           868
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_14_LC_3_16_5/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_14_LC_3_16_5/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1142  RISE       5
I__181/I                  LocalMux                       0              4733   3747  RISE       1
I__181/O                  LocalMux                     486              5219   3747  RISE       1
I__185/I                  InMux                          0              5219   3747  RISE       1
I__185/O                  InMux                        382              5601   3747  RISE       1
count_14_LC_3_16_5/in1    LogicCell40_SEQ_MODE_1000      0              5601   6797  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_14_LC_3_16_5/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_13_LC_3_16_4/lcout
Path End         : count_13_LC_3_16_4/in1
Capture Clock    : count_13_LC_3_16_4/clk
Setup Constraint : 9050p
Path slack       : 6797p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -589
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12398

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           868
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_13_LC_3_16_4/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_13_LC_3_16_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1018  RISE       5
I__192/I                  LocalMux                       0              4733   3561  RISE       1
I__192/O                  LocalMux                     486              5219   3561  RISE       1
I__196/I                  InMux                          0              5219   3561  RISE       1
I__196/O                  InMux                        382              5601   3561  RISE       1
count_13_LC_3_16_4/in1    LogicCell40_SEQ_MODE_1000      0              5601   6797  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_13_LC_3_16_4/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_11_LC_3_16_2/lcout
Path End         : count_11_LC_3_16_2/in1
Capture Clock    : count_11_LC_3_16_2/clk
Setup Constraint : 9050p
Path slack       : 6797p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -589
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12398

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           868
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_11_LC_3_16_2/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_11_LC_3_16_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1980  RISE       4
I__211/I                  LocalMux                       0              4733   3189  RISE       1
I__211/O                  LocalMux                     486              5219   3189  RISE       1
I__215/I                  InMux                          0              5219   3189  RISE       1
I__215/O                  InMux                        382              5601   3189  RISE       1
count_11_LC_3_16_2/in1    LogicCell40_SEQ_MODE_1000      0              5601   6797  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_11_LC_3_16_2/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_10_LC_3_16_1/lcout
Path End         : count_10_LC_3_16_1/in1
Capture Clock    : count_10_LC_3_16_1/clk
Setup Constraint : 9050p
Path slack       : 6797p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -589
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12398

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           868
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_10_LC_3_16_1/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_10_LC_3_16_1/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1814  RISE       4
I__221/I                  LocalMux                       0              4733   3003  RISE       1
I__221/O                  LocalMux                     486              5219   3003  RISE       1
I__225/I                  InMux                          0              5219   3003  RISE       1
I__225/O                  InMux                        382              5601   3003  RISE       1
count_10_LC_3_16_1/in1    LogicCell40_SEQ_MODE_1000      0              5601   6797  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_10_LC_3_16_1/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_3_16_0/lcout
Path End         : count_9_LC_3_16_0/in1
Capture Clock    : count_9_LC_3_16_0/clk
Setup Constraint : 9050p
Path slack       : 6797p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -589
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12398

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           868
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_9_LC_3_16_0/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_3_16_0/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1876  RISE       3
I__230/I                 LocalMux                       0              4733   2817  RISE       1
I__230/O                 LocalMux                     486              5219   2817  RISE       1
I__233/I                 InMux                          0              5219   2817  RISE       1
I__233/O                 InMux                        382              5601   2817  RISE       1
count_9_LC_3_16_0/in1    LogicCell40_SEQ_MODE_1000      0              5601   6797  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_9_LC_3_16_0/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_8_LC_3_15_7/lcout
Path End         : count_8_LC_3_15_7/in1
Capture Clock    : count_8_LC_3_15_7/clk
Setup Constraint : 9050p
Path slack       : 6797p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -589
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12398

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           868
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_8_LC_3_15_7/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_8_LC_3_15_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1421  RISE       2
I__239/I                 LocalMux                       0              4733   2341  RISE       1
I__239/O                 LocalMux                     486              5219   2341  RISE       1
I__241/I                 InMux                          0              5219   2341  RISE       1
I__241/O                 InMux                        382              5601   2341  RISE       1
count_8_LC_3_15_7/in1    LogicCell40_SEQ_MODE_1000      0              5601   6797  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_8_LC_3_15_7/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_3_15_6/lcout
Path End         : count_7_LC_3_15_6/in1
Capture Clock    : count_7_LC_3_15_6/clk
Setup Constraint : 9050p
Path slack       : 6797p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -589
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12398

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           868
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_7_LC_3_15_6/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_3_15_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1949  RISE       2
I__244/I                 LocalMux                       0              4733   2155  RISE       1
I__244/O                 LocalMux                     486              5219   2155  RISE       1
I__246/I                 InMux                          0              5219   2155  RISE       1
I__246/O                 InMux                        382              5601   2155  RISE       1
count_7_LC_3_15_6/in1    LogicCell40_SEQ_MODE_1000      0              5601   6797  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_7_LC_3_15_6/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_6_LC_3_15_5/lcout
Path End         : count_6_LC_3_15_5/in1
Capture Clock    : count_6_LC_3_15_5/clk
Setup Constraint : 9050p
Path slack       : 6797p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -589
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12398

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           868
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_6_LC_3_15_5/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_6_LC_3_15_5/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1339  RISE       2
I__120/I                 LocalMux                       0              4733   1969  RISE       1
I__120/O                 LocalMux                     486              5219   1969  RISE       1
I__122/I                 InMux                          0              5219   1969  RISE       1
I__122/O                 InMux                        382              5601   1969  RISE       1
count_6_LC_3_15_5/in1    LogicCell40_SEQ_MODE_1000      0              5601   6797  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_6_LC_3_15_5/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_3_15_3/lcout
Path End         : count_4_LC_3_15_3/in1
Capture Clock    : count_4_LC_3_15_3/clk
Setup Constraint : 9050p
Path slack       : 6797p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -589
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12398

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           868
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_4_LC_3_15_3/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_3_15_3/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1597  RISE       2
I__133/I                 LocalMux                       0              4733   1597  RISE       1
I__133/O                 LocalMux                     486              5219   1597  RISE       1
I__135/I                 InMux                          0              5219   1597  RISE       1
I__135/O                 InMux                        382              5601   1597  RISE       1
count_4_LC_3_15_3/in1    LogicCell40_SEQ_MODE_1000      0              5601   6797  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_4_LC_3_15_3/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_3_LC_3_15_2/lcout
Path End         : count_3_LC_3_15_2/in1
Capture Clock    : count_3_LC_3_15_2/clk
Setup Constraint : 9050p
Path slack       : 6797p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -589
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12398

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           868
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_3_LC_3_15_2/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_3_LC_3_15_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1328  RISE       2
I__138/I                 LocalMux                       0              4733   1411  RISE       1
I__138/O                 LocalMux                     486              5219   1411  RISE       1
I__140/I                 InMux                          0              5219   1411  RISE       1
I__140/O                 InMux                        382              5601   1411  RISE       1
count_3_LC_3_15_2/in1    LogicCell40_SEQ_MODE_1000      0              5601   6797  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_3_LC_3_15_2/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_2_LC_3_15_1/lcout
Path End         : count_2_LC_3_15_1/in1
Capture Clock    : count_2_LC_3_15_1/clk
Setup Constraint : 9050p
Path slack       : 6797p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -589
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12398

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           868
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_2_LC_3_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_2_LC_3_15_1/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1225  RISE       2
I__144/I                 LocalMux                       0              4733   1225  RISE       1
I__144/O                 LocalMux                     486              5219   1225  RISE       1
I__146/I                 InMux                          0              5219   1225  RISE       1
I__146/O                 InMux                        382              5601   1225  RISE       1
count_2_LC_3_15_1/in1    LogicCell40_SEQ_MODE_1000      0              5601   6797  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_2_LC_3_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_5_LC_3_15_4/lcout
Path End         : count_5_LC_3_15_4/in1
Capture Clock    : count_5_LC_3_15_4/clk
Setup Constraint : 9050p
Path slack       : 6797p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -589
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12398

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           868
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_5_LC_3_15_4/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_5_LC_3_15_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1235  RISE       2
I__127/I                 LocalMux                       0              4733   1783  RISE       1
I__127/O                 LocalMux                     486              5219   1783  RISE       1
I__129/I                 InMux                          0              5219   1783  RISE       1
I__129/O                 InMux                        382              5601   1783  RISE       1
count_5_LC_3_15_4/in1    LogicCell40_SEQ_MODE_1000      0              5601   6797  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_5_LC_3_15_4/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_3_16_3/lcout
Path End         : count_12_LC_3_16_3/in1
Capture Clock    : count_12_LC_3_16_3/clk
Setup Constraint : 9050p
Path slack       : 6797p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -589
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12398

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           868
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_3_16_3/lcout  LogicCell40_SEQ_MODE_1000    796              4733   -160  RISE       3
I__201/I                  LocalMux                       0              4733   3375  RISE       1
I__201/O                  LocalMux                     486              5219   3375  RISE       1
I__204/I                  InMux                          0              5219   3375  RISE       1
I__204/O                  InMux                        382              5601   3375  RISE       1
count_12_LC_3_16_3/in1    LogicCell40_SEQ_MODE_1000      0              5601   6797  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_21_LC_3_17_4/lcout
Path End         : count_21_LC_3_17_4/in1
Capture Clock    : count_21_LC_3_17_4/clk
Setup Constraint : 9050p
Path slack       : 6797p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -589
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12398

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           868
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_21_LC_3_17_4/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_21_LC_3_17_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1184  RISE       3
I__271/I                  LocalMux                       0              4733   6218  RISE       1
I__271/O                  LocalMux                     486              5219   6218  RISE       1
I__273/I                  InMux                          0              5219   6218  RISE       1
I__273/O                  InMux                        382              5601   6218  RISE       1
count_21_LC_3_17_4/in1    LogicCell40_SEQ_MODE_1000      0              5601   6797  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_21_LC_3_17_4/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_15_1/lcout
Path End         : count_1_LC_2_15_1/in3
Capture Clock    : count_1_LC_2_15_1/clk
Setup Constraint : 9050p
Path slack       : 6983p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -403
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12584

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           868
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_1_LC_2_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1039  RISE       3
I__159/I                 LocalMux                       0              4733   6983  RISE       1
I__159/O                 LocalMux                     486              5219   6983  RISE       1
I__162/I                 InMux                          0              5219   6983  RISE       1
I__162/O                 InMux                        382              5601   6983  RISE       1
count_1_LC_2_15_1/in3    LogicCell40_SEQ_MODE_1000      0              5601   6983  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_1_LC_2_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_15_4/lcout
Path End         : count_0_LC_2_15_4/in3
Capture Clock    : count_0_LC_2_15_4/clk
Setup Constraint : 9050p
Path slack       : 6983p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#2)    9050
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -403
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              12584

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           868
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_0_LC_2_15_4/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_15_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1080  RISE       4
I__150/I                 LocalMux                       0              4733   6693  RISE       1
I__150/O                 LocalMux                     486              5219   6693  RISE       1
I__153/I                 InMux                          0              5219   6983  RISE       1
I__153/O                 InMux                        382              5601   6983  RISE       1
count_0_LC_2_15_4/in3    LogicCell40_SEQ_MODE_1000      0              5601   6983  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_0_LC_2_15_4/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst
Path End         : outZ0_LC_1_15_4/in2
Capture Clock    : outZ0_LC_1_15_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)    +INF
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                 -475
---------------------------------------------------------   ----- 
End-of-path required time (ps)                               +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2218
---------------------------------------   ---- 
End-of-path arrival time (ps)             2218
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst                           OneSecondPeriodPulse           0                 0   +INF  RISE       1
rst_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
rst_ibuf_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
rst_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
rst_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__62/I                       LocalMux                       0              1442   +INF  FALL       1
I__62/O                       LocalMux                     455              1897   +INF  FALL       1
I__64/I                       InMux                          0              1897   +INF  FALL       1
I__64/O                       InMux                        320              2218   +INF  FALL       1
I__66/I                       CascadeMux                     0              2218   +INF  FALL       1
I__66/O                       CascadeMux                     0              2218   +INF  FALL       1
outZ0_LC_1_15_4/in2           LogicCell40_SEQ_MODE_1000      0              2218   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__258/I                                          ClkMux                         0              3482  RISE       1
I__258/O                                          ClkMux                       455              3937  RISE       1
outZ0_LC_1_15_4/clk                               LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : outZ0_LC_1_15_4/lcout
Path End         : out
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           8308
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              13041
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__258/I                                          ClkMux                         0              3482  RISE       1
I__258/O                                          ClkMux                       455              3937  RISE       1
outZ0_LC_1_15_4/clk                               LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
outZ0_LC_1_15_4/lcout          LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       2
I__69/I                        Odrv12                         0              4733   +INF  RISE       1
I__69/O                        Odrv12                       724              5457   +INF  RISE       1
I__71/I                        Span12Mux_v                    0              5457   +INF  RISE       1
I__71/O                        Span12Mux_v                  724              6180   +INF  RISE       1
I__72/I                        Span12Mux_s0_h                 0              6180   +INF  RISE       1
I__72/O                        Span12Mux_s0_h               207              6387   +INF  RISE       1
I__73/I                        LocalMux                       0              6387   +INF  RISE       1
I__73/O                        LocalMux                     486              6873   +INF  RISE       1
I__74/I                        IoInMux                        0              6873   +INF  RISE       1
I__74/O                        IoInMux                      382              7255   +INF  RISE       1
out_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7255   +INF  RISE       1
out_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10553   +INF  FALL       1
out_obuf_iopad/DIN             IO_PAD                         0             10553   +INF  FALL       1
out_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2488             13041   +INF  FALL       1
out                            OneSecondPeriodPulse           0             13041   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_22_LC_3_17_5/lcout
Path End         : count_22_LC_3_17_5/in1
Capture Clock    : count_22_LC_3_17_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           775
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_22_LC_3_17_5/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_22_LC_3_17_5/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__263/I                  LocalMux                       0              4733   1571  FALL       1
I__263/O                  LocalMux                     455              5188   1571  FALL       1
I__265/I                  InMux                          0              5188   1571  FALL       1
I__265/O                  InMux                        320              5508   1571  FALL       1
count_22_LC_3_17_5/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_22_LC_3_17_5/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_21_LC_3_17_4/lcout
Path End         : count_21_LC_3_17_4/in1
Capture Clock    : count_21_LC_3_17_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           775
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_21_LC_3_17_4/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_21_LC_3_17_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__271/I                  LocalMux                       0              4733   1571  FALL       1
I__271/O                  LocalMux                     455              5188   1571  FALL       1
I__273/I                  InMux                          0              5188   1571  FALL       1
I__273/O                  InMux                        320              5508   1571  FALL       1
count_21_LC_3_17_4/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_21_LC_3_17_4/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_3_17_3/lcout
Path End         : count_20_LC_3_17_3/in1
Capture Clock    : count_20_LC_3_17_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           775
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_20_LC_3_17_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_3_17_3/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__281/I                  LocalMux                       0              4733   1571  FALL       1
I__281/O                  LocalMux                     455              5188   1571  FALL       1
I__283/I                  InMux                          0              5188   1571  FALL       1
I__283/O                  InMux                        320              5508   1571  FALL       1
count_20_LC_3_17_3/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_20_LC_3_17_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_3_17_2/lcout
Path End         : count_19_LC_3_17_2/in1
Capture Clock    : count_19_LC_3_17_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           775
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_19_LC_3_17_2/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_3_17_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__289/I                  LocalMux                       0              4733   1571  FALL       1
I__289/O                  LocalMux                     455              5188   1571  FALL       1
I__291/I                  InMux                          0              5188   1571  FALL       1
I__291/O                  InMux                        320              5508   1571  FALL       1
count_19_LC_3_17_2/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_19_LC_3_17_2/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_3_17_0/lcout
Path End         : count_17_LC_3_17_0/in1
Capture Clock    : count_17_LC_3_17_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           775
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_17_LC_3_17_0/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_3_17_0/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__310/I                  LocalMux                       0              4733   1571  FALL       1
I__310/O                  LocalMux                     455              5188   1571  FALL       1
I__312/I                  InMux                          0              5188   1571  FALL       1
I__312/O                  InMux                        320              5508   1571  FALL       1
count_17_LC_3_17_0/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_17_LC_3_17_0/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_3_16_7/lcout
Path End         : count_16_LC_3_16_7/in1
Capture Clock    : count_16_LC_3_16_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           775
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_3_16_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__318/I                  LocalMux                       0              4733   1571  FALL       1
I__318/O                  LocalMux                     455              5188   1571  FALL       1
I__322/I                  InMux                          0              5188   1571  FALL       1
I__322/O                  InMux                        320              5508   1571  FALL       1
count_16_LC_3_16_7/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_14_LC_3_16_5/lcout
Path End         : count_14_LC_3_16_5/in1
Capture Clock    : count_14_LC_3_16_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           775
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_14_LC_3_16_5/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_14_LC_3_16_5/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__181/I                  LocalMux                       0              4733   1571  FALL       1
I__181/O                  LocalMux                     455              5188   1571  FALL       1
I__185/I                  InMux                          0              5188   1571  FALL       1
I__185/O                  InMux                        320              5508   1571  FALL       1
count_14_LC_3_16_5/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_14_LC_3_16_5/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_13_LC_3_16_4/lcout
Path End         : count_13_LC_3_16_4/in1
Capture Clock    : count_13_LC_3_16_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           775
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_13_LC_3_16_4/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_13_LC_3_16_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__192/I                  LocalMux                       0              4733   1571  FALL       1
I__192/O                  LocalMux                     455              5188   1571  FALL       1
I__196/I                  InMux                          0              5188   1571  FALL       1
I__196/O                  InMux                        320              5508   1571  FALL       1
count_13_LC_3_16_4/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_13_LC_3_16_4/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_3_16_3/lcout
Path End         : count_12_LC_3_16_3/in1
Capture Clock    : count_12_LC_3_16_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           775
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_3_16_3/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__201/I                  LocalMux                       0              4733   1571  FALL       1
I__201/O                  LocalMux                     455              5188   1571  FALL       1
I__204/I                  InMux                          0              5188   1571  FALL       1
I__204/O                  InMux                        320              5508   1571  FALL       1
count_12_LC_3_16_3/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_11_LC_3_16_2/lcout
Path End         : count_11_LC_3_16_2/in1
Capture Clock    : count_11_LC_3_16_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           775
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_11_LC_3_16_2/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_11_LC_3_16_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       4
I__211/I                  LocalMux                       0              4733   1571  FALL       1
I__211/O                  LocalMux                     455              5188   1571  FALL       1
I__215/I                  InMux                          0              5188   1571  FALL       1
I__215/O                  InMux                        320              5508   1571  FALL       1
count_11_LC_3_16_2/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_11_LC_3_16_2/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_10_LC_3_16_1/lcout
Path End         : count_10_LC_3_16_1/in1
Capture Clock    : count_10_LC_3_16_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           775
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_10_LC_3_16_1/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_10_LC_3_16_1/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       4
I__221/I                  LocalMux                       0              4733   1571  FALL       1
I__221/O                  LocalMux                     455              5188   1571  FALL       1
I__225/I                  InMux                          0              5188   1571  FALL       1
I__225/O                  InMux                        320              5508   1571  FALL       1
count_10_LC_3_16_1/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_10_LC_3_16_1/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_3_16_0/lcout
Path End         : count_9_LC_3_16_0/in1
Capture Clock    : count_9_LC_3_16_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           775
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_9_LC_3_16_0/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_3_16_0/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__230/I                 LocalMux                       0              4733   1571  FALL       1
I__230/O                 LocalMux                     455              5188   1571  FALL       1
I__233/I                 InMux                          0              5188   1571  FALL       1
I__233/O                 InMux                        320              5508   1571  FALL       1
count_9_LC_3_16_0/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_9_LC_3_16_0/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_8_LC_3_15_7/lcout
Path End         : count_8_LC_3_15_7/in1
Capture Clock    : count_8_LC_3_15_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           775
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_8_LC_3_15_7/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_8_LC_3_15_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       2
I__239/I                 LocalMux                       0              4733   1571  FALL       1
I__239/O                 LocalMux                     455              5188   1571  FALL       1
I__241/I                 InMux                          0              5188   1571  FALL       1
I__241/O                 InMux                        320              5508   1571  FALL       1
count_8_LC_3_15_7/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_8_LC_3_15_7/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_3_15_6/lcout
Path End         : count_7_LC_3_15_6/in1
Capture Clock    : count_7_LC_3_15_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           775
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_7_LC_3_15_6/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_3_15_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       2
I__244/I                 LocalMux                       0              4733   1571  FALL       1
I__244/O                 LocalMux                     455              5188   1571  FALL       1
I__246/I                 InMux                          0              5188   1571  FALL       1
I__246/O                 InMux                        320              5508   1571  FALL       1
count_7_LC_3_15_6/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_7_LC_3_15_6/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_6_LC_3_15_5/lcout
Path End         : count_6_LC_3_15_5/in1
Capture Clock    : count_6_LC_3_15_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           775
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_6_LC_3_15_5/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_6_LC_3_15_5/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       2
I__120/I                 LocalMux                       0              4733   1571  FALL       1
I__120/O                 LocalMux                     455              5188   1571  FALL       1
I__122/I                 InMux                          0              5188   1571  FALL       1
I__122/O                 InMux                        320              5508   1571  FALL       1
count_6_LC_3_15_5/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_6_LC_3_15_5/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_5_LC_3_15_4/lcout
Path End         : count_5_LC_3_15_4/in1
Capture Clock    : count_5_LC_3_15_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           775
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_5_LC_3_15_4/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_5_LC_3_15_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       2
I__127/I                 LocalMux                       0              4733   1571  FALL       1
I__127/O                 LocalMux                     455              5188   1571  FALL       1
I__129/I                 InMux                          0              5188   1571  FALL       1
I__129/O                 InMux                        320              5508   1571  FALL       1
count_5_LC_3_15_4/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_5_LC_3_15_4/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_3_15_3/lcout
Path End         : count_4_LC_3_15_3/in1
Capture Clock    : count_4_LC_3_15_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           775
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_4_LC_3_15_3/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_3_15_3/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       2
I__133/I                 LocalMux                       0              4733   1571  FALL       1
I__133/O                 LocalMux                     455              5188   1571  FALL       1
I__135/I                 InMux                          0              5188   1571  FALL       1
I__135/O                 InMux                        320              5508   1571  FALL       1
count_4_LC_3_15_3/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_4_LC_3_15_3/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_3_LC_3_15_2/lcout
Path End         : count_3_LC_3_15_2/in1
Capture Clock    : count_3_LC_3_15_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           775
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_3_LC_3_15_2/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_3_LC_3_15_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       2
I__138/I                 LocalMux                       0              4733   1571  FALL       1
I__138/O                 LocalMux                     455              5188   1571  FALL       1
I__140/I                 InMux                          0              5188   1571  FALL       1
I__140/O                 InMux                        320              5508   1571  FALL       1
count_3_LC_3_15_2/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_3_LC_3_15_2/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_2_LC_3_15_1/lcout
Path End         : count_2_LC_3_15_1/in1
Capture Clock    : count_2_LC_3_15_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           775
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_2_LC_3_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_2_LC_3_15_1/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       2
I__144/I                 LocalMux                       0              4733   1571  FALL       1
I__144/O                 LocalMux                     455              5188   1571  FALL       1
I__146/I                 InMux                          0              5188   1571  FALL       1
I__146/O                 InMux                        320              5508   1571  FALL       1
count_2_LC_3_15_1/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_2_LC_3_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_15_4/lcout
Path End         : count_0_LC_2_15_4/in3
Capture Clock    : count_0_LC_2_15_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           775
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_0_LC_2_15_4/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_15_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       4
I__150/I                 LocalMux                       0              4733   1571  FALL       1
I__150/O                 LocalMux                     455              5188   1571  FALL       1
I__153/I                 InMux                          0              5188   1571  FALL       1
I__153/O                 InMux                        320              5508   1571  FALL       1
count_0_LC_2_15_4/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_0_LC_2_15_4/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_15_1/lcout
Path End         : count_1_LC_2_15_1/in3
Capture Clock    : count_1_LC_2_15_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           775
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_1_LC_2_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__159/I                 LocalMux                       0              4733   1571  FALL       1
I__159/O                 LocalMux                     455              5188   1571  FALL       1
I__162/I                 InMux                          0              5188   1571  FALL       1
I__162/O                 InMux                        320              5508   1571  FALL       1
count_1_LC_2_15_1/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_1_LC_2_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : outZ0_LC_1_15_4/lcout
Path End         : outZ0_LC_1_15_4/in0
Capture Clock    : outZ0_LC_1_15_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           775
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__258/I                                          ClkMux                         0              3482  RISE       1
I__258/O                                          ClkMux                       455              3937  RISE       1
outZ0_LC_1_15_4/clk                               LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
outZ0_LC_1_15_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       2
I__68/I                LocalMux                       0              4733   1571  FALL       1
I__68/O                LocalMux                     455              5188   1571  FALL       1
I__70/I                InMux                          0              5188   1571  FALL       1
I__70/O                InMux                        320              5508   1571  FALL       1
outZ0_LC_1_15_4/in0    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__258/I                                          ClkMux                         0              3482  RISE       1
I__258/O                                          ClkMux                       455              3937  RISE       1
outZ0_LC_1_15_4/clk                               LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_15_4/lcout
Path End         : count_1_LC_2_15_1/in0
Capture Clock    : count_1_LC_2_15_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                           775
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_0_LC_2_15_4/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_15_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       4
I__150/I                 LocalMux                       0              4733   1571  FALL       1
I__150/O                 LocalMux                     455              5188   1571  FALL       1
I__154/I                 InMux                          0              5188   1571  FALL       1
I__154/O                 InMux                        320              5508   1571  FALL       1
count_1_LC_2_15_1/in0    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_1_LC_2_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_15_4/lcout
Path End         : count_2_LC_3_15_1/in3
Capture Clock    : count_2_LC_3_15_1/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          1292
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              6025
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_0_LC_2_15_4/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_15_4/lcout               LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       4
I__148/I                              LocalMux                       0              4733   2088  FALL       1
I__148/O                              LocalMux                     455              5188   2088  FALL       1
I__151/I                              InMux                          0              5188   2088  FALL       1
I__151/O                              InMux                        320              5508   2088  FALL       1
I__155/I                              CascadeMux                     0              5508   2088  FALL       1
I__155/O                              CascadeMux                     0              5508   2088  FALL       1
un5_count_cry_1_c_LC_3_15_0/in2       LogicCell40_SEQ_MODE_0000      0              5508   2088  FALL       1
un5_count_cry_1_c_LC_3_15_0/carryout  LogicCell40_SEQ_MODE_0000    196              5705   2088  FALL       2
I__143/I                              InMux                          0              5705   2088  FALL       1
I__143/O                              InMux                        320              6025   2088  FALL       1
count_2_LC_3_15_1/in3                 LogicCell40_SEQ_MODE_1000      0              6025   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_2_LC_3_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_3_16_6/lcout
Path End         : count_15_LC_3_16_6/in1
Capture Clock    : count_15_LC_3_16_6/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          1323
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              6056
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_15_LC_3_16_6/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_3_16_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733   2119  FALL       5
I__168/I                  Odrv4                          0              4733   2119  FALL       1
I__168/O                  Odrv4                        548              5281   2119  FALL       1
I__172/I                  LocalMux                       0              5281   2119  FALL       1
I__172/O                  LocalMux                     455              5736   2119  FALL       1
I__174/I                  InMux                          0              5736   2119  FALL       1
I__174/O                  InMux                        320              6056   2119  FALL       1
count_15_LC_3_16_6/in1    LogicCell40_SEQ_MODE_1000      0              6056   2119  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_15_LC_3_16_6/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_15_4/lcout
Path End         : count_3_LC_3_15_2/in3
Capture Clock    : count_3_LC_3_15_2/clk
Hold Constraint  : 0p
Path slack       : 2243p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          1447
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              6180
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_0_LC_2_15_4/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_15_4/lcout               LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       4
I__148/I                              LocalMux                       0              4733   2088  FALL       1
I__148/O                              LocalMux                     455              5188   2088  FALL       1
I__151/I                              InMux                          0              5188   2088  FALL       1
I__151/O                              InMux                        320              5508   2088  FALL       1
I__155/I                              CascadeMux                     0              5508   2088  FALL       1
I__155/O                              CascadeMux                     0              5508   2088  FALL       1
un5_count_cry_1_c_LC_3_15_0/in2       LogicCell40_SEQ_MODE_0000      0              5508   2088  FALL       1
un5_count_cry_1_c_LC_3_15_0/carryout  LogicCell40_SEQ_MODE_0000    196              5705   2088  FALL       2
count_2_LC_3_15_1/carryin             LogicCell40_SEQ_MODE_1000      0              5705   2243  FALL       1
count_2_LC_3_15_1/carryout            LogicCell40_SEQ_MODE_1000    155              5860   2243  FALL       2
I__137/I                              InMux                          0              5860   2243  FALL       1
I__137/O                              InMux                        320              6180   2243  FALL       1
count_3_LC_3_15_2/in3                 LogicCell40_SEQ_MODE_1000      0              6180   2243  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_3_LC_3_15_2/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_2_17_0/lcout
Path End         : count_19_LC_3_17_2/in3
Capture Clock    : count_19_LC_3_17_2/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          1457
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__256/I                                          ClkMux                         0              3482  RISE       1
I__256/O                                          ClkMux                       455              3937  RISE       1
count_18_LC_2_17_0/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_2_17_0/lcout                       LogicCell40_SEQ_MODE_1000    796              4733   2253  FALL       6
I__301/I                                       LocalMux                       0              4733   2253  FALL       1
I__301/O                                       LocalMux                     455              5188   2253  FALL       1
I__307/I                                       InMux                          0              5188   2253  FALL       1
I__307/O                                       InMux                        320              5508   2253  FALL       1
un5_count_cry_17_c_RNI0N1F_LC_3_17_1/in1       LogicCell40_SEQ_MODE_0000      0              5508   2253  FALL       1
un5_count_cry_17_c_RNI0N1F_LC_3_17_1/carryout  LogicCell40_SEQ_MODE_0000    362              5870   2253  FALL       2
I__287/I                                       InMux                          0              5870   2253  FALL       1
I__287/O                                       InMux                        320              6190   2253  FALL       1
count_19_LC_3_17_2/in3                         LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_19_LC_3_17_2/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_21_LC_3_17_4/lcout
Path End         : count_22_LC_3_17_5/in3
Capture Clock    : count_22_LC_3_17_5/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          1457
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_21_LC_3_17_4/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_21_LC_3_17_4/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__271/I                     LocalMux                       0              4733   1571  FALL       1
I__271/O                     LocalMux                     455              5188   1571  FALL       1
I__273/I                     InMux                          0              5188   1571  FALL       1
I__273/O                     InMux                        320              5508   1571  FALL       1
count_21_LC_3_17_4/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
count_21_LC_3_17_4/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       1
I__268/I                     InMux                          0              5870   2253  FALL       1
I__268/O                     InMux                        320              6190   2253  FALL       1
count_22_LC_3_17_5/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_22_LC_3_17_5/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_3_17_3/lcout
Path End         : count_21_LC_3_17_4/in3
Capture Clock    : count_21_LC_3_17_4/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          1457
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_20_LC_3_17_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_3_17_3/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__281/I                     LocalMux                       0              4733   1571  FALL       1
I__281/O                     LocalMux                     455              5188   1571  FALL       1
I__283/I                     InMux                          0              5188   1571  FALL       1
I__283/O                     InMux                        320              5508   1571  FALL       1
count_20_LC_3_17_3/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
count_20_LC_3_17_3/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__269/I                     InMux                          0              5870   2253  FALL       1
I__269/O                     InMux                        320              6190   2253  FALL       1
count_21_LC_3_17_4/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_21_LC_3_17_4/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_3_17_2/lcout
Path End         : count_20_LC_3_17_3/in3
Capture Clock    : count_20_LC_3_17_3/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          1457
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_19_LC_3_17_2/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_3_17_2/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__289/I                     LocalMux                       0              4733   1571  FALL       1
I__289/O                     LocalMux                     455              5188   1571  FALL       1
I__291/I                     InMux                          0              5188   1571  FALL       1
I__291/O                     InMux                        320              5508   1571  FALL       1
count_19_LC_3_17_2/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
count_19_LC_3_17_2/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__279/I                     InMux                          0              5870   2253  FALL       1
I__279/O                     InMux                        320              6190   2253  FALL       1
count_20_LC_3_17_3/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_20_LC_3_17_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_14_LC_3_16_5/lcout
Path End         : count_15_LC_3_16_6/in3
Capture Clock    : count_15_LC_3_16_6/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          1457
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_14_LC_3_16_5/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_14_LC_3_16_5/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__181/I                     LocalMux                       0              4733   1571  FALL       1
I__181/O                     LocalMux                     455              5188   1571  FALL       1
I__185/I                     InMux                          0              5188   1571  FALL       1
I__185/O                     InMux                        320              5508   1571  FALL       1
count_14_LC_3_16_5/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
count_14_LC_3_16_5/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__166/I                     InMux                          0              5870   2253  FALL       1
I__166/O                     InMux                        320              6190   2253  FALL       1
count_15_LC_3_16_6/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_15_LC_3_16_6/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_13_LC_3_16_4/lcout
Path End         : count_14_LC_3_16_5/in3
Capture Clock    : count_14_LC_3_16_5/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          1457
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_13_LC_3_16_4/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_13_LC_3_16_4/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__192/I                     LocalMux                       0              4733   1571  FALL       1
I__192/O                     LocalMux                     455              5188   1571  FALL       1
I__196/I                     InMux                          0              5188   1571  FALL       1
I__196/O                     InMux                        320              5508   1571  FALL       1
count_13_LC_3_16_4/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
count_13_LC_3_16_4/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__178/I                     InMux                          0              5870   2253  FALL       1
I__178/O                     InMux                        320              6190   2253  FALL       1
count_14_LC_3_16_5/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_14_LC_3_16_5/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_3_16_3/lcout
Path End         : count_13_LC_3_16_4/in3
Capture Clock    : count_13_LC_3_16_4/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          1457
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_3_16_3/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__201/I                     LocalMux                       0              4733   1571  FALL       1
I__201/O                     LocalMux                     455              5188   1571  FALL       1
I__204/I                     InMux                          0              5188   1571  FALL       1
I__204/O                     InMux                        320              5508   1571  FALL       1
count_12_LC_3_16_3/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
count_12_LC_3_16_3/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__189/I                     InMux                          0              5870   2253  FALL       1
I__189/O                     InMux                        320              6190   2253  FALL       1
count_13_LC_3_16_4/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_13_LC_3_16_4/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_11_LC_3_16_2/lcout
Path End         : count_12_LC_3_16_3/in3
Capture Clock    : count_12_LC_3_16_3/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          1457
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_11_LC_3_16_2/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_11_LC_3_16_2/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       4
I__211/I                     LocalMux                       0              4733   1571  FALL       1
I__211/O                     LocalMux                     455              5188   1571  FALL       1
I__215/I                     InMux                          0              5188   1571  FALL       1
I__215/O                     InMux                        320              5508   1571  FALL       1
count_11_LC_3_16_2/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
count_11_LC_3_16_2/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__199/I                     InMux                          0              5870   2253  FALL       1
I__199/O                     InMux                        320              6190   2253  FALL       1
count_12_LC_3_16_3/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_10_LC_3_16_1/lcout
Path End         : count_11_LC_3_16_2/in3
Capture Clock    : count_11_LC_3_16_2/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          1457
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_10_LC_3_16_1/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_10_LC_3_16_1/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       4
I__221/I                     LocalMux                       0              4733   1571  FALL       1
I__221/O                     LocalMux                     455              5188   1571  FALL       1
I__225/I                     InMux                          0              5188   1571  FALL       1
I__225/O                     InMux                        320              5508   1571  FALL       1
count_10_LC_3_16_1/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
count_10_LC_3_16_1/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__209/I                     InMux                          0              5870   2253  FALL       1
I__209/O                     InMux                        320              6190   2253  FALL       1
count_11_LC_3_16_2/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_11_LC_3_16_2/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_3_16_0/lcout
Path End         : count_10_LC_3_16_1/in3
Capture Clock    : count_10_LC_3_16_1/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          1457
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_9_LC_3_16_0/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_3_16_0/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__230/I                    LocalMux                       0              4733   1571  FALL       1
I__230/O                    LocalMux                     455              5188   1571  FALL       1
I__233/I                    InMux                          0              5188   1571  FALL       1
I__233/O                    InMux                        320              5508   1571  FALL       1
count_9_LC_3_16_0/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
count_9_LC_3_16_0/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__218/I                    InMux                          0              5870   2253  FALL       1
I__218/O                    InMux                        320              6190   2253  FALL       1
count_10_LC_3_16_1/in3      LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_10_LC_3_16_1/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_3_15_6/lcout
Path End         : count_8_LC_3_15_7/in3
Capture Clock    : count_8_LC_3_15_7/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          1457
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_7_LC_3_15_6/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_3_15_6/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       2
I__244/I                    LocalMux                       0              4733   1571  FALL       1
I__244/O                    LocalMux                     455              5188   1571  FALL       1
I__246/I                    InMux                          0              5188   1571  FALL       1
I__246/O                    InMux                        320              5508   1571  FALL       1
count_7_LC_3_15_6/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
count_7_LC_3_15_6/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__237/I                    InMux                          0              5870   2253  FALL       1
I__237/O                    InMux                        320              6190   2253  FALL       1
count_8_LC_3_15_7/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_8_LC_3_15_7/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_6_LC_3_15_5/lcout
Path End         : count_7_LC_3_15_6/in3
Capture Clock    : count_7_LC_3_15_6/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          1457
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_6_LC_3_15_5/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_6_LC_3_15_5/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       2
I__120/I                    LocalMux                       0              4733   1571  FALL       1
I__120/O                    LocalMux                     455              5188   1571  FALL       1
I__122/I                    InMux                          0              5188   1571  FALL       1
I__122/O                    InMux                        320              5508   1571  FALL       1
count_6_LC_3_15_5/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
count_6_LC_3_15_5/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__242/I                    InMux                          0              5870   2253  FALL       1
I__242/O                    InMux                        320              6190   2253  FALL       1
count_7_LC_3_15_6/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_7_LC_3_15_6/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_5_LC_3_15_4/lcout
Path End         : count_6_LC_3_15_5/in3
Capture Clock    : count_6_LC_3_15_5/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          1457
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_5_LC_3_15_4/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_5_LC_3_15_4/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       2
I__127/I                    LocalMux                       0              4733   1571  FALL       1
I__127/O                    LocalMux                     455              5188   1571  FALL       1
I__129/I                    InMux                          0              5188   1571  FALL       1
I__129/O                    InMux                        320              5508   1571  FALL       1
count_5_LC_3_15_4/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
count_5_LC_3_15_4/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__119/I                    InMux                          0              5870   2253  FALL       1
I__119/O                    InMux                        320              6190   2253  FALL       1
count_6_LC_3_15_5/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_6_LC_3_15_5/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_3_15_3/lcout
Path End         : count_5_LC_3_15_4/in3
Capture Clock    : count_5_LC_3_15_4/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          1457
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_4_LC_3_15_3/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_3_15_3/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       2
I__133/I                    LocalMux                       0              4733   1571  FALL       1
I__133/O                    LocalMux                     455              5188   1571  FALL       1
I__135/I                    InMux                          0              5188   1571  FALL       1
I__135/O                    InMux                        320              5508   1571  FALL       1
count_4_LC_3_15_3/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
count_4_LC_3_15_3/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__126/I                    InMux                          0              5870   2253  FALL       1
I__126/O                    InMux                        320              6190   2253  FALL       1
count_5_LC_3_15_4/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_5_LC_3_15_4/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_3_LC_3_15_2/lcout
Path End         : count_4_LC_3_15_3/in3
Capture Clock    : count_4_LC_3_15_3/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          1457
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_3_LC_3_15_2/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_3_LC_3_15_2/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       2
I__138/I                    LocalMux                       0              4733   1571  FALL       1
I__138/O                    LocalMux                     455              5188   1571  FALL       1
I__140/I                    InMux                          0              5188   1571  FALL       1
I__140/O                    InMux                        320              5508   1571  FALL       1
count_3_LC_3_15_2/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
count_3_LC_3_15_2/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
I__132/I                    InMux                          0              5870   2253  FALL       1
I__132/O                    InMux                        320              6190   2253  FALL       1
count_4_LC_3_15_3/in3       LogicCell40_SEQ_MODE_1000      0              6190   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_4_LC_3_15_3/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_14_LC_3_16_5/lcout
Path End         : count_16_LC_3_16_7/in3
Capture Clock    : count_16_LC_3_16_7/clk
Hold Constraint  : 0p
Path slack       : 2409p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          1613
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              6346
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_14_LC_3_16_5/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_14_LC_3_16_5/lcout     LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__181/I                     LocalMux                       0              4733   1571  FALL       1
I__181/O                     LocalMux                     455              5188   1571  FALL       1
I__185/I                     InMux                          0              5188   1571  FALL       1
I__185/O                     InMux                        320              5508   1571  FALL       1
count_14_LC_3_16_5/in1       LogicCell40_SEQ_MODE_1000      0              5508   2253  FALL       1
count_14_LC_3_16_5/carryout  LogicCell40_SEQ_MODE_1000    362              5870   2253  FALL       2
count_15_LC_3_16_6/carryin   LogicCell40_SEQ_MODE_1000      0              5870   2409  FALL       1
count_15_LC_3_16_6/carryout  LogicCell40_SEQ_MODE_1000    155              6025   2409  FALL       2
I__315/I                     InMux                          0              6025   2409  FALL       1
I__315/O                     InMux                        320              6346   2409  FALL       1
count_16_LC_3_16_7/in3       LogicCell40_SEQ_MODE_1000      0              6346   2409  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_3_16_7/lcout
Path End         : count_17_LC_3_17_0/in3
Capture Clock    : count_17_LC_3_17_0/clk
Hold Constraint  : 0p
Path slack       : 2512p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          1716
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              6449
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_3_16_7/lcout         LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__318/I                         LocalMux                       0              4733   1571  FALL       1
I__318/O                         LocalMux                     455              5188   1571  FALL       1
I__322/I                         InMux                          0              5188   1571  FALL       1
I__322/O                         InMux                        320              5508   1571  FALL       1
count_16_LC_3_16_7/in1           LogicCell40_SEQ_MODE_1000      0              5508   2512  FALL       1
count_16_LC_3_16_7/carryout      LogicCell40_SEQ_MODE_1000    362              5870   2512  FALL       1
IN_MUX_bfv_3_17_0_/carryinitin   ICE_CARRY_IN_MUX               0              5870   2512  FALL       1
IN_MUX_bfv_3_17_0_/carryinitout  ICE_CARRY_IN_MUX             258              6128   2512  FALL       2
I__308/I                         InMux                          0              6128   2512  FALL       1
I__308/O                         InMux                        320              6449   2512  FALL       1
count_17_LC_3_17_0/in3           LogicCell40_SEQ_MODE_1000      0              6449   2512  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_17_LC_3_17_0/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_8_LC_3_15_7/lcout
Path End         : count_9_LC_3_16_0/in3
Capture Clock    : count_9_LC_3_16_0/clk
Hold Constraint  : 0p
Path slack       : 2512p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          1716
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              6449
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_8_LC_3_15_7/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_8_LC_3_15_7/lcout          LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       2
I__239/I                         LocalMux                       0              4733   1571  FALL       1
I__239/O                         LocalMux                     455              5188   1571  FALL       1
I__241/I                         InMux                          0              5188   1571  FALL       1
I__241/O                         InMux                        320              5508   1571  FALL       1
count_8_LC_3_15_7/in1            LogicCell40_SEQ_MODE_1000      0              5508   2512  FALL       1
count_8_LC_3_15_7/carryout       LogicCell40_SEQ_MODE_1000    362              5870   2512  FALL       1
IN_MUX_bfv_3_16_0_/carryinitin   ICE_CARRY_IN_MUX               0              5870   2512  FALL       1
IN_MUX_bfv_3_16_0_/carryinitout  ICE_CARRY_IN_MUX             258              6128   2512  FALL       2
I__227/I                         InMux                          0              6128   2512  FALL       1
I__227/O                         InMux                        320              6449   2512  FALL       1
count_9_LC_3_16_0/in3            LogicCell40_SEQ_MODE_1000      0              6449   2512  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_9_LC_3_16_0/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_2_17_0/lcout
Path End         : count_18_LC_2_17_0/in3
Capture Clock    : count_18_LC_2_17_0/clk
Hold Constraint  : 0p
Path slack       : 2905p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          2109
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              6842
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__256/I                                          ClkMux                         0              3482  RISE       1
I__256/O                                          ClkMux                       455              3937  RISE       1
count_18_LC_2_17_0/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_2_17_0/lcout                    LogicCell40_SEQ_MODE_1000    796              4733   2253  FALL       6
I__301/I                                    LocalMux                       0              4733   2253  FALL       1
I__301/O                                    LocalMux                     455              5188   2253  FALL       1
I__307/I                                    InMux                          0              5188   2253  FALL       1
I__307/O                                    InMux                        320              5508   2253  FALL       1
un5_count_cry_17_c_RNI0N1F_LC_3_17_1/in1    LogicCell40_SEQ_MODE_0000      0              5508   2253  FALL       1
un5_count_cry_17_c_RNI0N1F_LC_3_17_1/lcout  LogicCell40_SEQ_MODE_0000    558              6066   2905  FALL       2
I__295/I                                    LocalMux                       0              6066   2905  FALL       1
I__295/O                                    LocalMux                     455              6521   2905  FALL       1
I__296/I                                    InMux                          0              6521   2905  FALL       1
I__296/O                                    InMux                        320              6842   2905  FALL       1
count_18_LC_2_17_0/in3                      LogicCell40_SEQ_MODE_1000      0              6842   2905  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__256/I                                          ClkMux                         0              3482  RISE       1
I__256/O                                          ClkMux                       455              3937  RISE       1
count_18_LC_2_17_0/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_2_17_0/lcout
Path End         : count_fast_18_LC_2_17_3/in0
Capture Clock    : count_fast_18_LC_2_17_3/clk
Hold Constraint  : 0p
Path slack       : 2905p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          2109
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              6842
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__256/I                                          ClkMux                         0              3482  RISE       1
I__256/O                                          ClkMux                       455              3937  RISE       1
count_18_LC_2_17_0/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_2_17_0/lcout                    LogicCell40_SEQ_MODE_1000    796              4733   2253  FALL       6
I__301/I                                    LocalMux                       0              4733   2253  FALL       1
I__301/O                                    LocalMux                     455              5188   2253  FALL       1
I__307/I                                    InMux                          0              5188   2253  FALL       1
I__307/O                                    InMux                        320              5508   2253  FALL       1
un5_count_cry_17_c_RNI0N1F_LC_3_17_1/in1    LogicCell40_SEQ_MODE_0000      0              5508   2253  FALL       1
un5_count_cry_17_c_RNI0N1F_LC_3_17_1/lcout  LogicCell40_SEQ_MODE_0000    558              6066   2905  FALL       2
I__295/I                                    LocalMux                       0              6066   2905  FALL       1
I__295/O                                    LocalMux                     455              6521   2905  FALL       1
I__297/I                                    InMux                          0              6521   2905  FALL       1
I__297/O                                    InMux                        320              6842   2905  FALL       1
count_fast_18_LC_2_17_3/in0                 LogicCell40_SEQ_MODE_1000      0              6842   2905  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__256/I                                          ClkMux                         0              3482  RISE       1
I__256/O                                          ClkMux                       455              3937  RISE       1
count_fast_18_LC_2_17_3/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_2_17_0/lcout
Path End         : outZ0_LC_1_15_4/in3
Capture Clock    : outZ0_LC_1_15_4/clk
Hold Constraint  : 0p
Path slack       : 2905p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          2109
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              6842
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__256/I                                          ClkMux                         0              3482  RISE       1
I__256/O                                          ClkMux                       455              3937  RISE       1
count_18_LC_2_17_0/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_2_17_0/lcout   LogicCell40_SEQ_MODE_1000    796              4733   2253  FALL       6
I__300/I                   LocalMux                       0              4733   2905  FALL       1
I__300/O                   LocalMux                     455              5188   2905  FALL       1
I__306/I                   InMux                          0              5188   2905  FALL       1
I__306/O                   InMux                        320              5508   2905  FALL       1
out_RNO_0_LC_1_16_6/in1    LogicCell40_SEQ_MODE_0000      0              5508   2905  FALL       1
out_RNO_0_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_0000    558              6066   2905  FALL       1
I__94/I                    LocalMux                       0              6066   2905  FALL       1
I__94/O                    LocalMux                     455              6521   2905  FALL       1
I__95/I                    InMux                          0              6521   2905  FALL       1
I__95/O                    InMux                        320              6842   2905  FALL       1
outZ0_LC_1_15_4/in3        LogicCell40_SEQ_MODE_1000      0              6842   2905  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__258/I                                          ClkMux                         0              3482  RISE       1
I__258/O                                          ClkMux                       455              3937  RISE       1
outZ0_LC_1_15_4/clk                               LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_2_17_0/lcout
Path End         : outZ0_LC_1_15_4/in1
Capture Clock    : outZ0_LC_1_15_4/clk
Hold Constraint  : 0p
Path slack       : 4114p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                   0
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3937

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          3318
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              8051
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__256/I                                          ClkMux                         0              3482  RISE       1
I__256/O                                          ClkMux                       455              3937  RISE       1
count_18_LC_2_17_0/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_2_17_0/lcout   LogicCell40_SEQ_MODE_1000    796              4733   2253  FALL       6
I__298/I                   LocalMux                       0              4733   4114  FALL       1
I__298/O                   LocalMux                     455              5188   4114  FALL       1
I__303/I                   InMux                          0              5188   4114  FALL       1
I__303/O                   InMux                        320              5508   4114  FALL       1
out_RNO_3_LC_1_17_3/in0    LogicCell40_SEQ_MODE_0000      0              5508   4114  FALL       1
out_RNO_3_LC_1_17_3/lcout  LogicCell40_SEQ_MODE_0000    569              6077   4114  FALL       1
I__77/I                    LocalMux                       0              6077   4114  FALL       1
I__77/O                    LocalMux                     455              6532   4114  FALL       1
I__78/I                    InMux                          0              6532   4114  FALL       1
I__78/O                    InMux                        320              6852   4114  FALL       1
out_RNO_1_LC_1_16_7/in3    LogicCell40_SEQ_MODE_0000      0              6852   4114  FALL       1
out_RNO_1_LC_1_16_7/lcout  LogicCell40_SEQ_MODE_0000    424              7276   4114  FALL       1
I__85/I                    LocalMux                       0              7276   4114  FALL       1
I__85/O                    LocalMux                     455              7731   4114  FALL       1
I__86/I                    InMux                          0              7731   4114  FALL       1
I__86/O                    InMux                        320              8051   4114  FALL       1
outZ0_LC_1_15_4/in1        LogicCell40_SEQ_MODE_1000      0              8051   4114  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__258/I                                          ClkMux                         0              3482  RISE       1
I__258/O                                          ClkMux                       455              3937  RISE       1
outZ0_LC_1_15_4/clk                               LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_3_16_7/lcout
Path End         : count_16_LC_3_16_7/sr
Capture Clock    : count_16_LC_3_16_7/clk
Hold Constraint  : 0p
Path slack       : 5997p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                -291
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3646

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          4910
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              9643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_3_16_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__316/I                                      LocalMux                       0              4733   5997  FALL       1
I__316/O                                      LocalMux                     455              5188   5997  FALL       1
I__320/I                                      InMux                          0              5188   5997  FALL       1
I__320/O                                      InMux                        320              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/in1               LogicCell40_SEQ_MODE_0000      0              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/lcout             LogicCell40_SEQ_MODE_0000    558              6066   5997  FALL       1
I__116/I                                      LocalMux                       0              6066   5997  FALL       1
I__116/O                                      LocalMux                     455              6521   5997  FALL       1
I__117/I                                      InMux                          0              6521   5997  FALL       1
I__117/O                                      InMux                        320              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in1               LogicCell40_SEQ_MODE_0000      0              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    558              7400   5997  FALL       1
I__58/I                                       LocalMux                       0              7400   5997  FALL       1
I__58/O                                       LocalMux                     455              7855   5997  FALL       1
I__59/I                                       IoInMux                        0              7855   5997  FALL       1
I__59/O                                       IoInMux                      320              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              9002   5997  FALL      24
I__247/I                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__247/O                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__248/I                                      GlobalMux                      0              9002   5997  FALL       1
I__248/O                                      GlobalMux                    114              9116   5997  FALL       1
I__249/I                                      SRMux                          0              9116   5997  FALL       1
I__249/O                                      SRMux                        527              9643   5997  FALL       1
count_16_LC_3_16_7/sr                         LogicCell40_SEQ_MODE_1000      0              9643   5997  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_3_16_7/lcout
Path End         : count_15_LC_3_16_6/sr
Capture Clock    : count_15_LC_3_16_6/clk
Hold Constraint  : 0p
Path slack       : 5997p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                -291
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3646

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          4910
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              9643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_3_16_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__316/I                                      LocalMux                       0              4733   5997  FALL       1
I__316/O                                      LocalMux                     455              5188   5997  FALL       1
I__320/I                                      InMux                          0              5188   5997  FALL       1
I__320/O                                      InMux                        320              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/in1               LogicCell40_SEQ_MODE_0000      0              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/lcout             LogicCell40_SEQ_MODE_0000    558              6066   5997  FALL       1
I__116/I                                      LocalMux                       0              6066   5997  FALL       1
I__116/O                                      LocalMux                     455              6521   5997  FALL       1
I__117/I                                      InMux                          0              6521   5997  FALL       1
I__117/O                                      InMux                        320              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in1               LogicCell40_SEQ_MODE_0000      0              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    558              7400   5997  FALL       1
I__58/I                                       LocalMux                       0              7400   5997  FALL       1
I__58/O                                       LocalMux                     455              7855   5997  FALL       1
I__59/I                                       IoInMux                        0              7855   5997  FALL       1
I__59/O                                       IoInMux                      320              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              9002   5997  FALL      24
I__247/I                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__247/O                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__248/I                                      GlobalMux                      0              9002   5997  FALL       1
I__248/O                                      GlobalMux                    114              9116   5997  FALL       1
I__249/I                                      SRMux                          0              9116   5997  FALL       1
I__249/O                                      SRMux                        527              9643   5997  FALL       1
count_15_LC_3_16_6/sr                         LogicCell40_SEQ_MODE_1000      0              9643   5997  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_15_LC_3_16_6/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_3_16_7/lcout
Path End         : count_14_LC_3_16_5/sr
Capture Clock    : count_14_LC_3_16_5/clk
Hold Constraint  : 0p
Path slack       : 5997p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                -291
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3646

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          4910
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              9643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_3_16_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__316/I                                      LocalMux                       0              4733   5997  FALL       1
I__316/O                                      LocalMux                     455              5188   5997  FALL       1
I__320/I                                      InMux                          0              5188   5997  FALL       1
I__320/O                                      InMux                        320              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/in1               LogicCell40_SEQ_MODE_0000      0              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/lcout             LogicCell40_SEQ_MODE_0000    558              6066   5997  FALL       1
I__116/I                                      LocalMux                       0              6066   5997  FALL       1
I__116/O                                      LocalMux                     455              6521   5997  FALL       1
I__117/I                                      InMux                          0              6521   5997  FALL       1
I__117/O                                      InMux                        320              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in1               LogicCell40_SEQ_MODE_0000      0              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    558              7400   5997  FALL       1
I__58/I                                       LocalMux                       0              7400   5997  FALL       1
I__58/O                                       LocalMux                     455              7855   5997  FALL       1
I__59/I                                       IoInMux                        0              7855   5997  FALL       1
I__59/O                                       IoInMux                      320              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              9002   5997  FALL      24
I__247/I                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__247/O                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__248/I                                      GlobalMux                      0              9002   5997  FALL       1
I__248/O                                      GlobalMux                    114              9116   5997  FALL       1
I__249/I                                      SRMux                          0              9116   5997  FALL       1
I__249/O                                      SRMux                        527              9643   5997  FALL       1
count_14_LC_3_16_5/sr                         LogicCell40_SEQ_MODE_1000      0              9643   5997  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_14_LC_3_16_5/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_3_16_7/lcout
Path End         : count_13_LC_3_16_4/sr
Capture Clock    : count_13_LC_3_16_4/clk
Hold Constraint  : 0p
Path slack       : 5997p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                -291
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3646

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          4910
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              9643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_3_16_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__316/I                                      LocalMux                       0              4733   5997  FALL       1
I__316/O                                      LocalMux                     455              5188   5997  FALL       1
I__320/I                                      InMux                          0              5188   5997  FALL       1
I__320/O                                      InMux                        320              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/in1               LogicCell40_SEQ_MODE_0000      0              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/lcout             LogicCell40_SEQ_MODE_0000    558              6066   5997  FALL       1
I__116/I                                      LocalMux                       0              6066   5997  FALL       1
I__116/O                                      LocalMux                     455              6521   5997  FALL       1
I__117/I                                      InMux                          0              6521   5997  FALL       1
I__117/O                                      InMux                        320              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in1               LogicCell40_SEQ_MODE_0000      0              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    558              7400   5997  FALL       1
I__58/I                                       LocalMux                       0              7400   5997  FALL       1
I__58/O                                       LocalMux                     455              7855   5997  FALL       1
I__59/I                                       IoInMux                        0              7855   5997  FALL       1
I__59/O                                       IoInMux                      320              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              9002   5997  FALL      24
I__247/I                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__247/O                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__248/I                                      GlobalMux                      0              9002   5997  FALL       1
I__248/O                                      GlobalMux                    114              9116   5997  FALL       1
I__249/I                                      SRMux                          0              9116   5997  FALL       1
I__249/O                                      SRMux                        527              9643   5997  FALL       1
count_13_LC_3_16_4/sr                         LogicCell40_SEQ_MODE_1000      0              9643   5997  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_13_LC_3_16_4/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_3_16_7/lcout
Path End         : count_12_LC_3_16_3/sr
Capture Clock    : count_12_LC_3_16_3/clk
Hold Constraint  : 0p
Path slack       : 5997p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                -291
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3646

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          4910
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              9643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_3_16_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__316/I                                      LocalMux                       0              4733   5997  FALL       1
I__316/O                                      LocalMux                     455              5188   5997  FALL       1
I__320/I                                      InMux                          0              5188   5997  FALL       1
I__320/O                                      InMux                        320              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/in1               LogicCell40_SEQ_MODE_0000      0              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/lcout             LogicCell40_SEQ_MODE_0000    558              6066   5997  FALL       1
I__116/I                                      LocalMux                       0              6066   5997  FALL       1
I__116/O                                      LocalMux                     455              6521   5997  FALL       1
I__117/I                                      InMux                          0              6521   5997  FALL       1
I__117/O                                      InMux                        320              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in1               LogicCell40_SEQ_MODE_0000      0              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    558              7400   5997  FALL       1
I__58/I                                       LocalMux                       0              7400   5997  FALL       1
I__58/O                                       LocalMux                     455              7855   5997  FALL       1
I__59/I                                       IoInMux                        0              7855   5997  FALL       1
I__59/O                                       IoInMux                      320              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              9002   5997  FALL      24
I__247/I                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__247/O                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__248/I                                      GlobalMux                      0              9002   5997  FALL       1
I__248/O                                      GlobalMux                    114              9116   5997  FALL       1
I__249/I                                      SRMux                          0              9116   5997  FALL       1
I__249/O                                      SRMux                        527              9643   5997  FALL       1
count_12_LC_3_16_3/sr                         LogicCell40_SEQ_MODE_1000      0              9643   5997  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_12_LC_3_16_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_3_16_7/lcout
Path End         : count_11_LC_3_16_2/sr
Capture Clock    : count_11_LC_3_16_2/clk
Hold Constraint  : 0p
Path slack       : 5997p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                -291
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3646

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          4910
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              9643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_3_16_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__316/I                                      LocalMux                       0              4733   5997  FALL       1
I__316/O                                      LocalMux                     455              5188   5997  FALL       1
I__320/I                                      InMux                          0              5188   5997  FALL       1
I__320/O                                      InMux                        320              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/in1               LogicCell40_SEQ_MODE_0000      0              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/lcout             LogicCell40_SEQ_MODE_0000    558              6066   5997  FALL       1
I__116/I                                      LocalMux                       0              6066   5997  FALL       1
I__116/O                                      LocalMux                     455              6521   5997  FALL       1
I__117/I                                      InMux                          0              6521   5997  FALL       1
I__117/O                                      InMux                        320              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in1               LogicCell40_SEQ_MODE_0000      0              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    558              7400   5997  FALL       1
I__58/I                                       LocalMux                       0              7400   5997  FALL       1
I__58/O                                       LocalMux                     455              7855   5997  FALL       1
I__59/I                                       IoInMux                        0              7855   5997  FALL       1
I__59/O                                       IoInMux                      320              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              9002   5997  FALL      24
I__247/I                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__247/O                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__248/I                                      GlobalMux                      0              9002   5997  FALL       1
I__248/O                                      GlobalMux                    114              9116   5997  FALL       1
I__249/I                                      SRMux                          0              9116   5997  FALL       1
I__249/O                                      SRMux                        527              9643   5997  FALL       1
count_11_LC_3_16_2/sr                         LogicCell40_SEQ_MODE_1000      0              9643   5997  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_11_LC_3_16_2/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_3_16_7/lcout
Path End         : count_10_LC_3_16_1/sr
Capture Clock    : count_10_LC_3_16_1/clk
Hold Constraint  : 0p
Path slack       : 5997p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                -291
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3646

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          4910
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              9643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_3_16_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__316/I                                      LocalMux                       0              4733   5997  FALL       1
I__316/O                                      LocalMux                     455              5188   5997  FALL       1
I__320/I                                      InMux                          0              5188   5997  FALL       1
I__320/O                                      InMux                        320              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/in1               LogicCell40_SEQ_MODE_0000      0              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/lcout             LogicCell40_SEQ_MODE_0000    558              6066   5997  FALL       1
I__116/I                                      LocalMux                       0              6066   5997  FALL       1
I__116/O                                      LocalMux                     455              6521   5997  FALL       1
I__117/I                                      InMux                          0              6521   5997  FALL       1
I__117/O                                      InMux                        320              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in1               LogicCell40_SEQ_MODE_0000      0              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    558              7400   5997  FALL       1
I__58/I                                       LocalMux                       0              7400   5997  FALL       1
I__58/O                                       LocalMux                     455              7855   5997  FALL       1
I__59/I                                       IoInMux                        0              7855   5997  FALL       1
I__59/O                                       IoInMux                      320              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              9002   5997  FALL      24
I__247/I                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__247/O                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__248/I                                      GlobalMux                      0              9002   5997  FALL       1
I__248/O                                      GlobalMux                    114              9116   5997  FALL       1
I__249/I                                      SRMux                          0              9116   5997  FALL       1
I__249/O                                      SRMux                        527              9643   5997  FALL       1
count_10_LC_3_16_1/sr                         LogicCell40_SEQ_MODE_1000      0              9643   5997  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_10_LC_3_16_1/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_3_16_7/lcout
Path End         : count_9_LC_3_16_0/sr
Capture Clock    : count_9_LC_3_16_0/clk
Hold Constraint  : 0p
Path slack       : 5997p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                -291
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3646

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          4910
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              9643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_3_16_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__316/I                                      LocalMux                       0              4733   5997  FALL       1
I__316/O                                      LocalMux                     455              5188   5997  FALL       1
I__320/I                                      InMux                          0              5188   5997  FALL       1
I__320/O                                      InMux                        320              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/in1               LogicCell40_SEQ_MODE_0000      0              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/lcout             LogicCell40_SEQ_MODE_0000    558              6066   5997  FALL       1
I__116/I                                      LocalMux                       0              6066   5997  FALL       1
I__116/O                                      LocalMux                     455              6521   5997  FALL       1
I__117/I                                      InMux                          0              6521   5997  FALL       1
I__117/O                                      InMux                        320              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in1               LogicCell40_SEQ_MODE_0000      0              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    558              7400   5997  FALL       1
I__58/I                                       LocalMux                       0              7400   5997  FALL       1
I__58/O                                       LocalMux                     455              7855   5997  FALL       1
I__59/I                                       IoInMux                        0              7855   5997  FALL       1
I__59/O                                       IoInMux                      320              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              9002   5997  FALL      24
I__247/I                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__247/O                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__248/I                                      GlobalMux                      0              9002   5997  FALL       1
I__248/O                                      GlobalMux                    114              9116   5997  FALL       1
I__249/I                                      SRMux                          0              9116   5997  FALL       1
I__249/O                                      SRMux                        527              9643   5997  FALL       1
count_9_LC_3_16_0/sr                          LogicCell40_SEQ_MODE_1000      0              9643   5997  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_9_LC_3_16_0/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_3_16_7/lcout
Path End         : count_0_LC_2_15_4/sr
Capture Clock    : count_0_LC_2_15_4/clk
Hold Constraint  : 0p
Path slack       : 5997p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                -291
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3646

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          4910
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              9643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_3_16_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__316/I                                      LocalMux                       0              4733   5997  FALL       1
I__316/O                                      LocalMux                     455              5188   5997  FALL       1
I__320/I                                      InMux                          0              5188   5997  FALL       1
I__320/O                                      InMux                        320              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/in1               LogicCell40_SEQ_MODE_0000      0              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/lcout             LogicCell40_SEQ_MODE_0000    558              6066   5997  FALL       1
I__116/I                                      LocalMux                       0              6066   5997  FALL       1
I__116/O                                      LocalMux                     455              6521   5997  FALL       1
I__117/I                                      InMux                          0              6521   5997  FALL       1
I__117/O                                      InMux                        320              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in1               LogicCell40_SEQ_MODE_0000      0              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    558              7400   5997  FALL       1
I__58/I                                       LocalMux                       0              7400   5997  FALL       1
I__58/O                                       LocalMux                     455              7855   5997  FALL       1
I__59/I                                       IoInMux                        0              7855   5997  FALL       1
I__59/O                                       IoInMux                      320              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              9002   5997  FALL      24
I__247/I                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__247/O                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__248/I                                      GlobalMux                      0              9002   5997  FALL       1
I__248/O                                      GlobalMux                    114              9116   5997  FALL       1
I__250/I                                      SRMux                          0              9116   5997  FALL       1
I__250/O                                      SRMux                        527              9643   5997  FALL       1
count_0_LC_2_15_4/sr                          LogicCell40_SEQ_MODE_1000      0              9643   5997  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_0_LC_2_15_4/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_3_16_7/lcout
Path End         : count_1_LC_2_15_1/sr
Capture Clock    : count_1_LC_2_15_1/clk
Hold Constraint  : 0p
Path slack       : 5997p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                -291
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3646

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          4910
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              9643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_3_16_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__316/I                                      LocalMux                       0              4733   5997  FALL       1
I__316/O                                      LocalMux                     455              5188   5997  FALL       1
I__320/I                                      InMux                          0              5188   5997  FALL       1
I__320/O                                      InMux                        320              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/in1               LogicCell40_SEQ_MODE_0000      0              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/lcout             LogicCell40_SEQ_MODE_0000    558              6066   5997  FALL       1
I__116/I                                      LocalMux                       0              6066   5997  FALL       1
I__116/O                                      LocalMux                     455              6521   5997  FALL       1
I__117/I                                      InMux                          0              6521   5997  FALL       1
I__117/O                                      InMux                        320              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in1               LogicCell40_SEQ_MODE_0000      0              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    558              7400   5997  FALL       1
I__58/I                                       LocalMux                       0              7400   5997  FALL       1
I__58/O                                       LocalMux                     455              7855   5997  FALL       1
I__59/I                                       IoInMux                        0              7855   5997  FALL       1
I__59/O                                       IoInMux                      320              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              9002   5997  FALL      24
I__247/I                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__247/O                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__248/I                                      GlobalMux                      0              9002   5997  FALL       1
I__248/O                                      GlobalMux                    114              9116   5997  FALL       1
I__250/I                                      SRMux                          0              9116   5997  FALL       1
I__250/O                                      SRMux                        527              9643   5997  FALL       1
count_1_LC_2_15_1/sr                          LogicCell40_SEQ_MODE_1000      0              9643   5997  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__259/I                                          ClkMux                         0              3482  RISE       1
I__259/O                                          ClkMux                       455              3937  RISE       1
count_1_LC_2_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_3_16_7/lcout
Path End         : count_fast_18_LC_2_17_3/sr
Capture Clock    : count_fast_18_LC_2_17_3/clk
Hold Constraint  : 0p
Path slack       : 5997p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                -291
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3646

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          4910
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              9643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_3_16_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__316/I                                      LocalMux                       0              4733   5997  FALL       1
I__316/O                                      LocalMux                     455              5188   5997  FALL       1
I__320/I                                      InMux                          0              5188   5997  FALL       1
I__320/O                                      InMux                        320              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/in1               LogicCell40_SEQ_MODE_0000      0              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/lcout             LogicCell40_SEQ_MODE_0000    558              6066   5997  FALL       1
I__116/I                                      LocalMux                       0              6066   5997  FALL       1
I__116/O                                      LocalMux                     455              6521   5997  FALL       1
I__117/I                                      InMux                          0              6521   5997  FALL       1
I__117/O                                      InMux                        320              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in1               LogicCell40_SEQ_MODE_0000      0              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    558              7400   5997  FALL       1
I__58/I                                       LocalMux                       0              7400   5997  FALL       1
I__58/O                                       LocalMux                     455              7855   5997  FALL       1
I__59/I                                       IoInMux                        0              7855   5997  FALL       1
I__59/O                                       IoInMux                      320              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              9002   5997  FALL      24
I__247/I                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__247/O                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__248/I                                      GlobalMux                      0              9002   5997  FALL       1
I__248/O                                      GlobalMux                    114              9116   5997  FALL       1
I__251/I                                      SRMux                          0              9116   5997  FALL       1
I__251/O                                      SRMux                        527              9643   5997  FALL       1
count_fast_18_LC_2_17_3/sr                    LogicCell40_SEQ_MODE_1000      0              9643   5997  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__256/I                                          ClkMux                         0              3482  RISE       1
I__256/O                                          ClkMux                       455              3937  RISE       1
count_fast_18_LC_2_17_3/clk                       LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_3_16_7/lcout
Path End         : count_18_LC_2_17_0/sr
Capture Clock    : count_18_LC_2_17_0/clk
Hold Constraint  : 0p
Path slack       : 5997p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                -291
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3646

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          4910
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              9643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_3_16_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__316/I                                      LocalMux                       0              4733   5997  FALL       1
I__316/O                                      LocalMux                     455              5188   5997  FALL       1
I__320/I                                      InMux                          0              5188   5997  FALL       1
I__320/O                                      InMux                        320              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/in1               LogicCell40_SEQ_MODE_0000      0              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/lcout             LogicCell40_SEQ_MODE_0000    558              6066   5997  FALL       1
I__116/I                                      LocalMux                       0              6066   5997  FALL       1
I__116/O                                      LocalMux                     455              6521   5997  FALL       1
I__117/I                                      InMux                          0              6521   5997  FALL       1
I__117/O                                      InMux                        320              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in1               LogicCell40_SEQ_MODE_0000      0              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    558              7400   5997  FALL       1
I__58/I                                       LocalMux                       0              7400   5997  FALL       1
I__58/O                                       LocalMux                     455              7855   5997  FALL       1
I__59/I                                       IoInMux                        0              7855   5997  FALL       1
I__59/O                                       IoInMux                      320              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              9002   5997  FALL      24
I__247/I                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__247/O                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__248/I                                      GlobalMux                      0              9002   5997  FALL       1
I__248/O                                      GlobalMux                    114              9116   5997  FALL       1
I__251/I                                      SRMux                          0              9116   5997  FALL       1
I__251/O                                      SRMux                        527              9643   5997  FALL       1
count_18_LC_2_17_0/sr                         LogicCell40_SEQ_MODE_1000      0              9643   5997  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__256/I                                          ClkMux                         0              3482  RISE       1
I__256/O                                          ClkMux                       455              3937  RISE       1
count_18_LC_2_17_0/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_3_16_7/lcout
Path End         : count_8_LC_3_15_7/sr
Capture Clock    : count_8_LC_3_15_7/clk
Hold Constraint  : 0p
Path slack       : 5997p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                -291
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3646

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          4910
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              9643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_3_16_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__316/I                                      LocalMux                       0              4733   5997  FALL       1
I__316/O                                      LocalMux                     455              5188   5997  FALL       1
I__320/I                                      InMux                          0              5188   5997  FALL       1
I__320/O                                      InMux                        320              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/in1               LogicCell40_SEQ_MODE_0000      0              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/lcout             LogicCell40_SEQ_MODE_0000    558              6066   5997  FALL       1
I__116/I                                      LocalMux                       0              6066   5997  FALL       1
I__116/O                                      LocalMux                     455              6521   5997  FALL       1
I__117/I                                      InMux                          0              6521   5997  FALL       1
I__117/O                                      InMux                        320              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in1               LogicCell40_SEQ_MODE_0000      0              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    558              7400   5997  FALL       1
I__58/I                                       LocalMux                       0              7400   5997  FALL       1
I__58/O                                       LocalMux                     455              7855   5997  FALL       1
I__59/I                                       IoInMux                        0              7855   5997  FALL       1
I__59/O                                       IoInMux                      320              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              9002   5997  FALL      24
I__247/I                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__247/O                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__248/I                                      GlobalMux                      0              9002   5997  FALL       1
I__248/O                                      GlobalMux                    114              9116   5997  FALL       1
I__252/I                                      SRMux                          0              9116   5997  FALL       1
I__252/O                                      SRMux                        527              9643   5997  FALL       1
count_8_LC_3_15_7/sr                          LogicCell40_SEQ_MODE_1000      0              9643   5997  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_8_LC_3_15_7/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_3_16_7/lcout
Path End         : count_7_LC_3_15_6/sr
Capture Clock    : count_7_LC_3_15_6/clk
Hold Constraint  : 0p
Path slack       : 5997p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                -291
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3646

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          4910
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              9643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_3_16_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__316/I                                      LocalMux                       0              4733   5997  FALL       1
I__316/O                                      LocalMux                     455              5188   5997  FALL       1
I__320/I                                      InMux                          0              5188   5997  FALL       1
I__320/O                                      InMux                        320              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/in1               LogicCell40_SEQ_MODE_0000      0              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/lcout             LogicCell40_SEQ_MODE_0000    558              6066   5997  FALL       1
I__116/I                                      LocalMux                       0              6066   5997  FALL       1
I__116/O                                      LocalMux                     455              6521   5997  FALL       1
I__117/I                                      InMux                          0              6521   5997  FALL       1
I__117/O                                      InMux                        320              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in1               LogicCell40_SEQ_MODE_0000      0              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    558              7400   5997  FALL       1
I__58/I                                       LocalMux                       0              7400   5997  FALL       1
I__58/O                                       LocalMux                     455              7855   5997  FALL       1
I__59/I                                       IoInMux                        0              7855   5997  FALL       1
I__59/O                                       IoInMux                      320              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              9002   5997  FALL      24
I__247/I                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__247/O                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__248/I                                      GlobalMux                      0              9002   5997  FALL       1
I__248/O                                      GlobalMux                    114              9116   5997  FALL       1
I__252/I                                      SRMux                          0              9116   5997  FALL       1
I__252/O                                      SRMux                        527              9643   5997  FALL       1
count_7_LC_3_15_6/sr                          LogicCell40_SEQ_MODE_1000      0              9643   5997  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_7_LC_3_15_6/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_3_16_7/lcout
Path End         : count_6_LC_3_15_5/sr
Capture Clock    : count_6_LC_3_15_5/clk
Hold Constraint  : 0p
Path slack       : 5997p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                -291
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3646

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          4910
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              9643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_3_16_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__316/I                                      LocalMux                       0              4733   5997  FALL       1
I__316/O                                      LocalMux                     455              5188   5997  FALL       1
I__320/I                                      InMux                          0              5188   5997  FALL       1
I__320/O                                      InMux                        320              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/in1               LogicCell40_SEQ_MODE_0000      0              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/lcout             LogicCell40_SEQ_MODE_0000    558              6066   5997  FALL       1
I__116/I                                      LocalMux                       0              6066   5997  FALL       1
I__116/O                                      LocalMux                     455              6521   5997  FALL       1
I__117/I                                      InMux                          0              6521   5997  FALL       1
I__117/O                                      InMux                        320              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in1               LogicCell40_SEQ_MODE_0000      0              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    558              7400   5997  FALL       1
I__58/I                                       LocalMux                       0              7400   5997  FALL       1
I__58/O                                       LocalMux                     455              7855   5997  FALL       1
I__59/I                                       IoInMux                        0              7855   5997  FALL       1
I__59/O                                       IoInMux                      320              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              9002   5997  FALL      24
I__247/I                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__247/O                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__248/I                                      GlobalMux                      0              9002   5997  FALL       1
I__248/O                                      GlobalMux                    114              9116   5997  FALL       1
I__252/I                                      SRMux                          0              9116   5997  FALL       1
I__252/O                                      SRMux                        527              9643   5997  FALL       1
count_6_LC_3_15_5/sr                          LogicCell40_SEQ_MODE_1000      0              9643   5997  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_6_LC_3_15_5/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_3_16_7/lcout
Path End         : count_5_LC_3_15_4/sr
Capture Clock    : count_5_LC_3_15_4/clk
Hold Constraint  : 0p
Path slack       : 5997p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                -291
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3646

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          4910
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              9643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_3_16_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__316/I                                      LocalMux                       0              4733   5997  FALL       1
I__316/O                                      LocalMux                     455              5188   5997  FALL       1
I__320/I                                      InMux                          0              5188   5997  FALL       1
I__320/O                                      InMux                        320              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/in1               LogicCell40_SEQ_MODE_0000      0              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/lcout             LogicCell40_SEQ_MODE_0000    558              6066   5997  FALL       1
I__116/I                                      LocalMux                       0              6066   5997  FALL       1
I__116/O                                      LocalMux                     455              6521   5997  FALL       1
I__117/I                                      InMux                          0              6521   5997  FALL       1
I__117/O                                      InMux                        320              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in1               LogicCell40_SEQ_MODE_0000      0              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    558              7400   5997  FALL       1
I__58/I                                       LocalMux                       0              7400   5997  FALL       1
I__58/O                                       LocalMux                     455              7855   5997  FALL       1
I__59/I                                       IoInMux                        0              7855   5997  FALL       1
I__59/O                                       IoInMux                      320              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              9002   5997  FALL      24
I__247/I                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__247/O                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__248/I                                      GlobalMux                      0              9002   5997  FALL       1
I__248/O                                      GlobalMux                    114              9116   5997  FALL       1
I__252/I                                      SRMux                          0              9116   5997  FALL       1
I__252/O                                      SRMux                        527              9643   5997  FALL       1
count_5_LC_3_15_4/sr                          LogicCell40_SEQ_MODE_1000      0              9643   5997  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_5_LC_3_15_4/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_3_16_7/lcout
Path End         : count_4_LC_3_15_3/sr
Capture Clock    : count_4_LC_3_15_3/clk
Hold Constraint  : 0p
Path slack       : 5997p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                -291
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3646

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          4910
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              9643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_3_16_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__316/I                                      LocalMux                       0              4733   5997  FALL       1
I__316/O                                      LocalMux                     455              5188   5997  FALL       1
I__320/I                                      InMux                          0              5188   5997  FALL       1
I__320/O                                      InMux                        320              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/in1               LogicCell40_SEQ_MODE_0000      0              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/lcout             LogicCell40_SEQ_MODE_0000    558              6066   5997  FALL       1
I__116/I                                      LocalMux                       0              6066   5997  FALL       1
I__116/O                                      LocalMux                     455              6521   5997  FALL       1
I__117/I                                      InMux                          0              6521   5997  FALL       1
I__117/O                                      InMux                        320              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in1               LogicCell40_SEQ_MODE_0000      0              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    558              7400   5997  FALL       1
I__58/I                                       LocalMux                       0              7400   5997  FALL       1
I__58/O                                       LocalMux                     455              7855   5997  FALL       1
I__59/I                                       IoInMux                        0              7855   5997  FALL       1
I__59/O                                       IoInMux                      320              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              9002   5997  FALL      24
I__247/I                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__247/O                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__248/I                                      GlobalMux                      0              9002   5997  FALL       1
I__248/O                                      GlobalMux                    114              9116   5997  FALL       1
I__252/I                                      SRMux                          0              9116   5997  FALL       1
I__252/O                                      SRMux                        527              9643   5997  FALL       1
count_4_LC_3_15_3/sr                          LogicCell40_SEQ_MODE_1000      0              9643   5997  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_4_LC_3_15_3/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_3_16_7/lcout
Path End         : count_3_LC_3_15_2/sr
Capture Clock    : count_3_LC_3_15_2/clk
Hold Constraint  : 0p
Path slack       : 5997p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                -291
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3646

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          4910
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              9643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_3_16_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__316/I                                      LocalMux                       0              4733   5997  FALL       1
I__316/O                                      LocalMux                     455              5188   5997  FALL       1
I__320/I                                      InMux                          0              5188   5997  FALL       1
I__320/O                                      InMux                        320              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/in1               LogicCell40_SEQ_MODE_0000      0              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/lcout             LogicCell40_SEQ_MODE_0000    558              6066   5997  FALL       1
I__116/I                                      LocalMux                       0              6066   5997  FALL       1
I__116/O                                      LocalMux                     455              6521   5997  FALL       1
I__117/I                                      InMux                          0              6521   5997  FALL       1
I__117/O                                      InMux                        320              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in1               LogicCell40_SEQ_MODE_0000      0              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    558              7400   5997  FALL       1
I__58/I                                       LocalMux                       0              7400   5997  FALL       1
I__58/O                                       LocalMux                     455              7855   5997  FALL       1
I__59/I                                       IoInMux                        0              7855   5997  FALL       1
I__59/O                                       IoInMux                      320              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              9002   5997  FALL      24
I__247/I                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__247/O                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__248/I                                      GlobalMux                      0              9002   5997  FALL       1
I__248/O                                      GlobalMux                    114              9116   5997  FALL       1
I__252/I                                      SRMux                          0              9116   5997  FALL       1
I__252/O                                      SRMux                        527              9643   5997  FALL       1
count_3_LC_3_15_2/sr                          LogicCell40_SEQ_MODE_1000      0              9643   5997  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_3_LC_3_15_2/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_3_16_7/lcout
Path End         : count_2_LC_3_15_1/sr
Capture Clock    : count_2_LC_3_15_1/clk
Hold Constraint  : 0p
Path slack       : 5997p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                -291
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3646

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          4910
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              9643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_3_16_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__316/I                                      LocalMux                       0              4733   5997  FALL       1
I__316/O                                      LocalMux                     455              5188   5997  FALL       1
I__320/I                                      InMux                          0              5188   5997  FALL       1
I__320/O                                      InMux                        320              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/in1               LogicCell40_SEQ_MODE_0000      0              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/lcout             LogicCell40_SEQ_MODE_0000    558              6066   5997  FALL       1
I__116/I                                      LocalMux                       0              6066   5997  FALL       1
I__116/O                                      LocalMux                     455              6521   5997  FALL       1
I__117/I                                      InMux                          0              6521   5997  FALL       1
I__117/O                                      InMux                        320              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in1               LogicCell40_SEQ_MODE_0000      0              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    558              7400   5997  FALL       1
I__58/I                                       LocalMux                       0              7400   5997  FALL       1
I__58/O                                       LocalMux                     455              7855   5997  FALL       1
I__59/I                                       IoInMux                        0              7855   5997  FALL       1
I__59/O                                       IoInMux                      320              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              9002   5997  FALL      24
I__247/I                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__247/O                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__248/I                                      GlobalMux                      0              9002   5997  FALL       1
I__248/O                                      GlobalMux                    114              9116   5997  FALL       1
I__252/I                                      SRMux                          0              9116   5997  FALL       1
I__252/O                                      SRMux                        527              9643   5997  FALL       1
count_2_LC_3_15_1/sr                          LogicCell40_SEQ_MODE_1000      0              9643   5997  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__261/I                                          ClkMux                         0              3482  RISE       1
I__261/O                                          ClkMux                       455              3937  RISE       1
count_2_LC_3_15_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_3_16_7/lcout
Path End         : count_22_LC_3_17_5/sr
Capture Clock    : count_22_LC_3_17_5/clk
Hold Constraint  : 0p
Path slack       : 5997p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                -291
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3646

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          4910
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              9643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_3_16_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__316/I                                      LocalMux                       0              4733   5997  FALL       1
I__316/O                                      LocalMux                     455              5188   5997  FALL       1
I__320/I                                      InMux                          0              5188   5997  FALL       1
I__320/O                                      InMux                        320              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/in1               LogicCell40_SEQ_MODE_0000      0              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/lcout             LogicCell40_SEQ_MODE_0000    558              6066   5997  FALL       1
I__116/I                                      LocalMux                       0              6066   5997  FALL       1
I__116/O                                      LocalMux                     455              6521   5997  FALL       1
I__117/I                                      InMux                          0              6521   5997  FALL       1
I__117/O                                      InMux                        320              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in1               LogicCell40_SEQ_MODE_0000      0              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    558              7400   5997  FALL       1
I__58/I                                       LocalMux                       0              7400   5997  FALL       1
I__58/O                                       LocalMux                     455              7855   5997  FALL       1
I__59/I                                       IoInMux                        0              7855   5997  FALL       1
I__59/O                                       IoInMux                      320              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              9002   5997  FALL      24
I__247/I                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__247/O                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__248/I                                      GlobalMux                      0              9002   5997  FALL       1
I__248/O                                      GlobalMux                    114              9116   5997  FALL       1
I__253/I                                      SRMux                          0              9116   5997  FALL       1
I__253/O                                      SRMux                        527              9643   5997  FALL       1
count_22_LC_3_17_5/sr                         LogicCell40_SEQ_MODE_1000      0              9643   5997  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_22_LC_3_17_5/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_3_16_7/lcout
Path End         : count_21_LC_3_17_4/sr
Capture Clock    : count_21_LC_3_17_4/clk
Hold Constraint  : 0p
Path slack       : 5997p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                -291
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3646

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          4910
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              9643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_3_16_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__316/I                                      LocalMux                       0              4733   5997  FALL       1
I__316/O                                      LocalMux                     455              5188   5997  FALL       1
I__320/I                                      InMux                          0              5188   5997  FALL       1
I__320/O                                      InMux                        320              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/in1               LogicCell40_SEQ_MODE_0000      0              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/lcout             LogicCell40_SEQ_MODE_0000    558              6066   5997  FALL       1
I__116/I                                      LocalMux                       0              6066   5997  FALL       1
I__116/O                                      LocalMux                     455              6521   5997  FALL       1
I__117/I                                      InMux                          0              6521   5997  FALL       1
I__117/O                                      InMux                        320              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in1               LogicCell40_SEQ_MODE_0000      0              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    558              7400   5997  FALL       1
I__58/I                                       LocalMux                       0              7400   5997  FALL       1
I__58/O                                       LocalMux                     455              7855   5997  FALL       1
I__59/I                                       IoInMux                        0              7855   5997  FALL       1
I__59/O                                       IoInMux                      320              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              9002   5997  FALL      24
I__247/I                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__247/O                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__248/I                                      GlobalMux                      0              9002   5997  FALL       1
I__248/O                                      GlobalMux                    114              9116   5997  FALL       1
I__253/I                                      SRMux                          0              9116   5997  FALL       1
I__253/O                                      SRMux                        527              9643   5997  FALL       1
count_21_LC_3_17_4/sr                         LogicCell40_SEQ_MODE_1000      0              9643   5997  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_21_LC_3_17_4/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_3_16_7/lcout
Path End         : count_20_LC_3_17_3/sr
Capture Clock    : count_20_LC_3_17_3/clk
Hold Constraint  : 0p
Path slack       : 5997p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                -291
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3646

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          4910
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              9643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_3_16_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__316/I                                      LocalMux                       0              4733   5997  FALL       1
I__316/O                                      LocalMux                     455              5188   5997  FALL       1
I__320/I                                      InMux                          0              5188   5997  FALL       1
I__320/O                                      InMux                        320              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/in1               LogicCell40_SEQ_MODE_0000      0              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/lcout             LogicCell40_SEQ_MODE_0000    558              6066   5997  FALL       1
I__116/I                                      LocalMux                       0              6066   5997  FALL       1
I__116/O                                      LocalMux                     455              6521   5997  FALL       1
I__117/I                                      InMux                          0              6521   5997  FALL       1
I__117/O                                      InMux                        320              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in1               LogicCell40_SEQ_MODE_0000      0              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    558              7400   5997  FALL       1
I__58/I                                       LocalMux                       0              7400   5997  FALL       1
I__58/O                                       LocalMux                     455              7855   5997  FALL       1
I__59/I                                       IoInMux                        0              7855   5997  FALL       1
I__59/O                                       IoInMux                      320              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              9002   5997  FALL      24
I__247/I                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__247/O                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__248/I                                      GlobalMux                      0              9002   5997  FALL       1
I__248/O                                      GlobalMux                    114              9116   5997  FALL       1
I__253/I                                      SRMux                          0              9116   5997  FALL       1
I__253/O                                      SRMux                        527              9643   5997  FALL       1
count_20_LC_3_17_3/sr                         LogicCell40_SEQ_MODE_1000      0              9643   5997  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_20_LC_3_17_3/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_3_16_7/lcout
Path End         : count_19_LC_3_17_2/sr
Capture Clock    : count_19_LC_3_17_2/clk
Hold Constraint  : 0p
Path slack       : 5997p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                -291
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3646

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          4910
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              9643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_3_16_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__316/I                                      LocalMux                       0              4733   5997  FALL       1
I__316/O                                      LocalMux                     455              5188   5997  FALL       1
I__320/I                                      InMux                          0              5188   5997  FALL       1
I__320/O                                      InMux                        320              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/in1               LogicCell40_SEQ_MODE_0000      0              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/lcout             LogicCell40_SEQ_MODE_0000    558              6066   5997  FALL       1
I__116/I                                      LocalMux                       0              6066   5997  FALL       1
I__116/O                                      LocalMux                     455              6521   5997  FALL       1
I__117/I                                      InMux                          0              6521   5997  FALL       1
I__117/O                                      InMux                        320              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in1               LogicCell40_SEQ_MODE_0000      0              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    558              7400   5997  FALL       1
I__58/I                                       LocalMux                       0              7400   5997  FALL       1
I__58/O                                       LocalMux                     455              7855   5997  FALL       1
I__59/I                                       IoInMux                        0              7855   5997  FALL       1
I__59/O                                       IoInMux                      320              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              9002   5997  FALL      24
I__247/I                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__247/O                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__248/I                                      GlobalMux                      0              9002   5997  FALL       1
I__248/O                                      GlobalMux                    114              9116   5997  FALL       1
I__253/I                                      SRMux                          0              9116   5997  FALL       1
I__253/O                                      SRMux                        527              9643   5997  FALL       1
count_19_LC_3_17_2/sr                         LogicCell40_SEQ_MODE_1000      0              9643   5997  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_19_LC_3_17_2/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_3_16_7/lcout
Path End         : count_17_LC_3_17_0/sr
Capture Clock    : count_17_LC_3_17_0/clk
Hold Constraint  : 0p
Path slack       : 5997p

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Capture Clock Source Latency                                 0
+ Capture Clock Path Delay                                  3937
- Setup Time                                                -291
---------------------------------------------------------   ---- 
End-of-path required time (ps)                              3646

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)      0
+ Launch Clock Source Latency                                 0
+ Launch Clock Path Delay                                  3937
+ Clock To Q                                                796
+ Data Path Delay                                          4910
--------------------------------------------------------   ---- 
End-of-path arrival time (ps)                              9643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__260/I                                          ClkMux                         0              3482  RISE       1
I__260/O                                          ClkMux                       455              3937  RISE       1
count_16_LC_3_16_7/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_3_16_7/lcout                      LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__316/I                                      LocalMux                       0              4733   5997  FALL       1
I__316/O                                      LocalMux                     455              5188   5997  FALL       1
I__320/I                                      InMux                          0              5188   5997  FALL       1
I__320/O                                      InMux                        320              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/in1               LogicCell40_SEQ_MODE_0000      0              5508   5997  FALL       1
count_RNI3ERM2_15_LC_2_16_1/lcout             LogicCell40_SEQ_MODE_0000    558              6066   5997  FALL       1
I__116/I                                      LocalMux                       0              6066   5997  FALL       1
I__116/O                                      LocalMux                     455              6521   5997  FALL       1
I__117/I                                      InMux                          0              6521   5997  FALL       1
I__117/O                                      InMux                        320              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/in1               LogicCell40_SEQ_MODE_0000      0              6842   5997  FALL       1
rst_ibuf_RNIJB0IA_LC_1_16_3/lcout             LogicCell40_SEQ_MODE_0000    558              7400   5997  FALL       1
I__58/I                                       LocalMux                       0              7400   5997  FALL       1
I__58/O                                       LocalMux                     455              7855   5997  FALL       1
I__59/I                                       IoInMux                        0              7855   5997  FALL       1
I__59/O                                       IoInMux                      320              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8175   5997  FALL       1
rst_ibuf_RNIJB0IA_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              9002   5997  FALL      24
I__247/I                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__247/O                                      gio2CtrlBuf                    0              9002   5997  FALL       1
I__248/I                                      GlobalMux                      0              9002   5997  FALL       1
I__248/O                                      GlobalMux                    114              9116   5997  FALL       1
I__253/I                                      SRMux                          0              9116   5997  FALL       1
I__253/O                                      SRMux                        527              9643   5997  FALL       1
count_17_LC_3_17_0/sr                         LogicCell40_SEQ_MODE_1000      0              9643   5997  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__257/I                                          ClkMux                         0              3482  RISE       1
I__257/O                                          ClkMux                       455              3937  RISE       1
count_17_LC_3_17_0/clk                            LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst
Path End         : outZ0_LC_1_15_4/in2
Capture Clock    : outZ0_LC_1_15_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)    -INF
+ Capture Clock Source Latency                                  0
+ Capture Clock Path Delay                                   3937
- Setup Time                                                    0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                               -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1968
---------------------------------------   ---- 
End-of-path arrival time (ps)             1968
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst                           OneSecondPeriodPulse           0                 0   +INF  RISE       1
rst_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
rst_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
rst_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
rst_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__62/I                       LocalMux                       0              1192   +INF  FALL       1
I__62/O                       LocalMux                     455              1647   +INF  FALL       1
I__64/I                       InMux                          0              1647   +INF  FALL       1
I__64/O                       InMux                        320              1968   +INF  FALL       1
I__66/I                       CascadeMux                     0              1968   +INF  FALL       1
I__66/O                       CascadeMux                     0              1968   +INF  FALL       1
outZ0_LC_1_15_4/in2           LogicCell40_SEQ_MODE_1000      0              1968   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__258/I                                          ClkMux                         0              3482  RISE       1
I__258/O                                          ClkMux                       455              3937  RISE       1
outZ0_LC_1_15_4/clk                               LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : outZ0_LC_1_15_4/lcout
Path End         : out
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (OneSecondPeriodPulse|clk:R#1)       0
+ Launch Clock Source Latency                                  0
+ Launch Clock Path Delay                                   3937
+ Clock To Q                                                 796
+ Data Path Delay                                           8308
--------------------------------------------------------   ----- 
End-of-path arrival time (ps)                              13041
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               OneSecondPeriodPulse           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__254/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__254/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__255/I                                          GlobalMux                      0              3255  RISE       1
I__255/O                                          GlobalMux                    227              3482  RISE       1
I__258/I                                          ClkMux                         0              3482  RISE       1
I__258/O                                          ClkMux                       455              3937  RISE       1
outZ0_LC_1_15_4/clk                               LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
outZ0_LC_1_15_4/lcout          LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       2
I__69/I                        Odrv12                         0              4733   +INF  RISE       1
I__69/O                        Odrv12                       724              5457   +INF  RISE       1
I__71/I                        Span12Mux_v                    0              5457   +INF  RISE       1
I__71/O                        Span12Mux_v                  724              6180   +INF  RISE       1
I__72/I                        Span12Mux_s0_h                 0              6180   +INF  RISE       1
I__72/O                        Span12Mux_s0_h               207              6387   +INF  RISE       1
I__73/I                        LocalMux                       0              6387   +INF  RISE       1
I__73/O                        LocalMux                     486              6873   +INF  RISE       1
I__74/I                        IoInMux                        0              6873   +INF  RISE       1
I__74/O                        IoInMux                      382              7255   +INF  RISE       1
out_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7255   +INF  RISE       1
out_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10553   +INF  FALL       1
out_obuf_iopad/DIN             IO_PAD                         0             10553   +INF  FALL       1
out_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2488             13041   +INF  FALL       1
out                            OneSecondPeriodPulse           0             13041   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

