<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] CSim file generation failed: compilation error(s)." projectName="v10" solutionName="solution1" date="2022-12-09T11:06:39.745+0530"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x' due to conflict." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:14.001+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d3_S' is changed to 'fifo_w64_d3_S_x' due to conflict." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.996+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.947+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_RREADY' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.690+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARUSER' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.686+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARREGION' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.681+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARQOS' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.677+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARPROT' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.673+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARCACHE' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.669+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARLOCK' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.665+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARBURST' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.661+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARSIZE' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.657+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARLEN' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.653+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARID' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.649+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARADDR' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.645+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARVALID' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.641+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_RREADY' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.458+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARUSER' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.453+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARREGION' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.449+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARQOS' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.445+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARPROT' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.441+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARCACHE' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.437+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARLOCK' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.433+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARBURST' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.429+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARSIZE' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.425+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARLEN' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.421+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARID' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.417+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARADDR' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.414+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARVALID' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.411+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'wr_ptr2' is power-on initialization." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.240+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'wr_ptr1' is power-on initialization." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.224+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_BREADY' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.131+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWUSER' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.126+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWREGION' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.122+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWQOS' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.118+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWPROT' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.114+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWCACHE' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.111+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWLOCK' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.107+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWBURST' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.103+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWSIZE' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.099+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWLEN' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.095+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWID' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.091+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWADDR' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.087+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWVALID' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:13.084+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_BREADY' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:12.984+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWUSER' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:12.979+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWREGION' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:12.975+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWQOS' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:12.971+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWPROT' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:12.967+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWCACHE' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:12.963+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWLOCK' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:12.960+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWBURST' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:12.956+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWSIZE' to 0." projectName="v10" solutionName="solution1" date="2022-12-09T11:05:12.953+0530" type="Warning"/>
      </synLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
