{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762296268577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762296268577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 04 19:44:28 2025 " "Processing started: Tue Nov 04 19:44:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762296268577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762296268577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cronometro_final -c cronometro_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off cronometro_final -c cronometro_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762296268577 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762296269110 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762296269110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chain_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chain_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-divisor " "Found design unit 1: divider-divisor" {  } { { "chain_divider.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/testes_cronometro/Quartus/chain_divider.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762296279244 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "chain_divider.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/testes_cronometro/Quartus/chain_divider.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762296279244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762296279244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_vhdl-ff_d " "Found design unit 1: dff_vhdl-ff_d" {  } { { "dff_vhdl.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/testes_cronometro/Quartus/dff_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762296279244 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_vhdl " "Found entity 1: dff_vhdl" {  } { { "dff_vhdl.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/testes_cronometro/Quartus/dff_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762296279244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762296279244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg-arch " "Found design unit 1: dec_7seg-arch" {  } { { "dec_7seg.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/testes_cronometro/Quartus/dec_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762296279277 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Found entity 1: dec_7seg" {  } { { "dec_7seg.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/testes_cronometro/Quartus/dec_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762296279277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762296279277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce_v1-logic " "Found design unit 1: debounce_v1-logic" {  } { { "debounce_v1.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/testes_cronometro/Quartus/debounce_v1.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762296279277 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce_v1 " "Found entity 1: debounce_v1" {  } { { "debounce_v1.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/testes_cronometro/Quartus/debounce_v1.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762296279277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762296279277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cronometro_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cronometro_final-arch " "Found design unit 1: cronometro_final-arch" {  } { { "cronometro_final.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/testes_cronometro/Quartus/cronometro_final.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762296279292 ""} { "Info" "ISGN_ENTITY_NAME" "1 cronometro_final " "Found entity 1: cronometro_final" {  } { { "cronometro_final.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/testes_cronometro/Quartus/cronometro_final.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762296279292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762296279292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_up_down_mod60_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt_up_down_mod60_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt_up_mod16_vhdl-cnt_up_mod16_arch " "Found design unit 1: cnt_up_mod16_vhdl-cnt_up_mod16_arch" {  } { { "cnt_up_down_mod60_vhdl.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/testes_cronometro/Quartus/cnt_up_down_mod60_vhdl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762296279307 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt_up_mod16_vhdl " "Found entity 1: cnt_up_mod16_vhdl" {  } { { "cnt_up_down_mod60_vhdl.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/testes_cronometro/Quartus/cnt_up_down_mod60_vhdl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762296279307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762296279307 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cronometro_final " "Elaborating entity \"cronometro_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762296279403 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_zero cronometro_final.vhd(64) " "VHDL Signal Declaration warning at cronometro_final.vhd(64): used explicit default value for signal \"s_zero\" because signal was never assigned a value" {  } { { "cronometro_final.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/testes_cronometro/Quartus/cronometro_final.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1762296279419 "|cronometro_final"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_sst_limpo cronometro_final.vhd(66) " "Verilog HDL or VHDL warning at cronometro_final.vhd(66): object \"s_sst_limpo\" assigned a value but never read" {  } { { "cronometro_final.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/testes_cronometro/Quartus/cronometro_final.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762296279419 "|cronometro_final"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ud_limpo cronometro_final.vhd(67) " "Verilog HDL or VHDL warning at cronometro_final.vhd(67): object \"s_ud_limpo\" assigned a value but never read" {  } { { "cronometro_final.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/testes_cronometro/Quartus/cronometro_final.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762296279419 "|cronometro_final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:U_Divisor_Encadeado " "Elaborating entity \"divider\" for hierarchy \"divider:U_Divisor_Encadeado\"" {  } { { "cronometro_final.vhd" "U_Divisor_Encadeado" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/testes_cronometro/Quartus/cronometro_final.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762296279419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_v1 debounce_v1:U4_Debounce_Z " "Elaborating entity \"debounce_v1\" for hierarchy \"debounce_v1:U4_Debounce_Z\"" {  } { { "cronometro_final.vhd" "U4_Debounce_Z" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/testes_cronometro/Quartus/cronometro_final.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762296279436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_up_mod16_vhdl cnt_up_mod16_vhdl:U_Contador_P0 " "Elaborating entity \"cnt_up_mod16_vhdl\" for hierarchy \"cnt_up_mod16_vhdl:U_Contador_P0\"" {  } { { "cronometro_final.vhd" "U_Contador_P0" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/testes_cronometro/Quartus/cronometro_final.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762296279449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_vhdl cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d0 " "Elaborating entity \"dff_vhdl\" for hierarchy \"cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d0\"" {  } { { "cnt_up_down_mod60_vhdl.vhd" "ff_d0" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/testes_cronometro/Quartus/cnt_up_down_mod60_vhdl.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762296279451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_7seg dec_7seg:U7_Dec_Unid " "Elaborating entity \"dec_7seg\" for hierarchy \"dec_7seg:U7_Dec_Unid\"" {  } { { "cronometro_final.vhd" "U7_Dec_Unid" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/testes_cronometro/Quartus/cronometro_final.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762296279455 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_DEZ\[0\] VCC " "Pin \"DISPLAY_DEZ\[0\]\" is stuck at VCC" {  } { { "cronometro_final.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/testes_cronometro/Quartus/cronometro_final.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762296279737 "|cronometro_final|DISPLAY_DEZ[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_DEZ\[1\] VCC " "Pin \"DISPLAY_DEZ\[1\]\" is stuck at VCC" {  } { { "cronometro_final.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/testes_cronometro/Quartus/cronometro_final.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762296279737 "|cronometro_final|DISPLAY_DEZ[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_DEZ\[2\] VCC " "Pin \"DISPLAY_DEZ\[2\]\" is stuck at VCC" {  } { { "cronometro_final.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/testes_cronometro/Quartus/cronometro_final.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762296279737 "|cronometro_final|DISPLAY_DEZ[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_DEZ\[3\] VCC " "Pin \"DISPLAY_DEZ\[3\]\" is stuck at VCC" {  } { { "cronometro_final.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/testes_cronometro/Quartus/cronometro_final.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762296279737 "|cronometro_final|DISPLAY_DEZ[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_DEZ\[4\] VCC " "Pin \"DISPLAY_DEZ\[4\]\" is stuck at VCC" {  } { { "cronometro_final.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/testes_cronometro/Quartus/cronometro_final.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762296279737 "|cronometro_final|DISPLAY_DEZ[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_DEZ\[5\] VCC " "Pin \"DISPLAY_DEZ\[5\]\" is stuck at VCC" {  } { { "cronometro_final.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/testes_cronometro/Quartus/cronometro_final.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762296279737 "|cronometro_final|DISPLAY_DEZ[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_DEZ\[6\] GND " "Pin \"DISPLAY_DEZ\[6\]\" is stuck at GND" {  } { { "cronometro_final.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/testes_cronometro/Quartus/cronometro_final.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762296279737 "|cronometro_final|DISPLAY_DEZ[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1762296279737 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN_SST " "No output dependent on input pin \"BTN_SST\"" {  } { { "cronometro_final.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/testes_cronometro/Quartus/cronometro_final.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762296279808 "|cronometro_final|BTN_SST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_UD " "No output dependent on input pin \"SW_UD\"" {  } { { "cronometro_final.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/testes_cronometro/Quartus/cronometro_final.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762296279808 "|cronometro_final|SW_UD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1762296279808 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762296279808 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762296279808 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762296279808 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762296279808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762296279894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 04 19:44:39 2025 " "Processing ended: Tue Nov 04 19:44:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762296279894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762296279894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762296279894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762296279894 ""}
