<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>SGEN_cyclic</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_CLK.ASSOCIATED_BUSIF">M_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_CLK.ASSOCIATED_RESET">m_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_CLK.FREQ_HZ"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>SGEN_cyclic_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3ae188b2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>SGEN_cyclic_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3ae188b2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4e9bcced</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>PACKET_SIZE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">128</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M AXIS START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">128</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_0132492a</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/SGEN_cyclic_v1_0_M_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/SGEN_cyclic_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_3f85a41a</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/SGEN_cyclic_v1_0_M_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/SGEN_cyclic_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/SGEN_cyclic_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_4e9bcced</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Cyclic sequence generator.</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_0132492a" spirit:order="3">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M AXIS START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">SGEN_cyclic_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>SGEN_cyclic_v1.0</xilinx:displayName>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-05-15T14:36:47Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@796bf6ad_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67daadd7_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d6712fa_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15bdf101_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29025151_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3831c77e_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@698127f7_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51aa05f1_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f84d9ee_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58c6c3a_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62c3ee31_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a5c68e6_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@662f7c46_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4735affa_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c17087_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60fdcee9_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42525719_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cdaa5bd_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@476704ad_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@423feaf9_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41948e52_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3441a4d0_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23b21747_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c8afeb1_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@498c2ae6_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43ca9fe7_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@701a5410_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc93fea_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@150f79da_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f71e290_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dbd26d9_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18002e7a_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3745b21_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c8e4b94_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7035a2b8_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@747edb92_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b936b05_ARCHIVE_LOCATION">c:/Users/menuw/Documents/Modules/FYP/fyp-77radar/impl/proj_zuplus/ip_repo/SGEN_cyclic_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="0c8c2499"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="271a6cff"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="6d09f8a8"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="daf52361"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="f1315938"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
