@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG347 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v":69:31:69:43|Read a parallel_case directive.
@N: CG347 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":160:38:160:50|Read a parallel_case directive.
@N: CG347 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":223:34:223:46|Read a parallel_case directive.
@N: CG775 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":23:7:23:17|Component CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB
@N: CG775 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v":25:7:25:19|Component COREAHBTOAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAHBTOAPB3_LIB
@N: CG775 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
@N: CG775 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v":27:0:27:6|Component CORESPI not found in library "work" or "__hyper__lib__", but found in library CORESPI_LIB
@N: CG775 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v":23:7:23:27|Component AHB_AHB_0_CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB
@N: CG775 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v":23:7:23:19|Component COREJTAGDEBUG not found in library "work" or "__hyper__lib__", but found in library COREJTAGDEBUG_LIB
@N: CG775 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v":55:7:55:56|Component Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB not found in library "work" or "__hyper__lib__", but found in library CORERISCVRV32IMA_LIB
@N: CG364 :"C:\Microsemi\Libero_SoC_PolarFire_v2.2\SynplifyPro\lib\generic\acg5.v":151:7:151:10|Synthesizing module AND3 in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_PolarFire_v2.2\SynplifyPro\lib\generic\acg5.v":489:7:489:12|Synthesizing module CLKINT in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_PolarFire_v2.2\Designer\data\aPA5M\polarfire_syn_comps.v":4488:7:4488:9|Synthesizing module PLL in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_PolarFire_v2.2\SynplifyPro\lib\generic\acg5.v":504:7:504:9|Synthesizing module VCC in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_PolarFire_v2.2\SynplifyPro\lib\generic\acg5.v":500:7:500:9|Synthesizing module GND in library work.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\CCC_100MHz\CCC_100MHz_0\CCC_100MHz_CCC_100MHz_0_PF_CCC.v":5:7:5:36|Synthesizing module CCC_100MHz_CCC_100MHz_0_PF_CCC in library work.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\CCC_100MHz\CCC_100MHz.v":9:7:9:16|Synthesizing module CCC_100MHz in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_PolarFire_v2.2\Designer\data\aPA5M\polarfire_syn_comps.v":1696:7:1696:10|Synthesizing module INIT in library work.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Init_Monitor\Init_Monitor_0\Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v":5:7:5:49|Synthesizing module Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR in library work.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Init_Monitor\Init_Monitor.v":9:7:9:18|Synthesizing module Init_Monitor in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_PolarFire_v2.2\Designer\data\aPA5M\polarfire_syn_comps.v":3010:7:3010:18|Synthesizing module OSC_RC160MHZ in library work.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\RCOSC\RCOSC_0\RCOSC_RCOSC_0_PF_OSC.v":5:7:5:26|Synthesizing module RCOSC_RCOSC_0_PF_OSC in library work.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\RCOSC\RCOSC.v":9:7:9:11|Synthesizing module RCOSC in library work.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\hdl\reset_synchronizer.v":18:7:18:24|Synthesizing module reset_synchronizer in library work.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\CLOCKS_RESETS\CLOCKS_RESETS.v":9:7:9:19|Synthesizing module CLOCKS_RESETS in library work.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_defaultslavesm.v":20:7:20:32|Synthesizing module COREAHBLITE_DEFAULTSLAVESM in library COREAHBLITE_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":20:7:20:30|Synthesizing module COREAHBLITE_SLAVEARBITER in library COREAHBLITE_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":22:7:22:28|Synthesizing module COREAHBLITE_SLAVESTAGE in library COREAHBLITE_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":23:7:23:28|Synthesizing module COREAHBLITE_MATRIX4X16 in library COREAHBLITE_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":23:7:23:17|Synthesizing module CoreAHBLite in library COREAHBLITE_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\AHB_MMIO\AHB_MMIO.v":9:7:9:14|Synthesizing module AHB_MMIO in library work.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":26:7:26:30|Synthesizing module CoreAHBtoAPB3_AhbToApbSM in library COREAHBTOAPB3_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v":26:7:26:36|Synthesizing module CoreAHBtoAPB3_PenableScheduler in library COREAHBTOAPB3_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":27:7:27:31|Synthesizing module CoreAHBtoAPB3_ApbAddrData in library COREAHBTOAPB3_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v":25:7:25:19|Synthesizing module COREAHBTOAPB3 in library COREAHBTOAPB3_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\AHBtoAPB\AHBtoAPB.v":9:7:9:14|Synthesizing module AHBtoAPB in library work.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v":30:7:30:23|Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Synthesizing module CoreAPB3 in library COREAPB3_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\APB_PERIPHERALS\APB_PERIPHERALS.v":9:7:9:21|Synthesizing module APB_PERIPHERALS in library work.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":31:7:31:12|Synthesizing module spi_rf in library CORESPI_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v":24:7:24:17|Synthesizing module spi_control in library CORESPI_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v":25:7:25:14|Synthesizing module spi_fifo in library CORESPI_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v":24:7:24:18|Synthesizing module spi_clockmux in library CORESPI_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":29:7:29:18|Synthesizing module spi_chanctrl in library CORESPI_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v":29:7:29:9|Synthesizing module spi in library CORESPI_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v":27:0:27:6|Synthesizing module CORESPI in library CORESPI_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\CoreSPI_0\CoreSPI_0.v":9:7:9:15|Synthesizing module CoreSPI_0 in library work.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":23:7:23:14|Synthesizing module CoreGPIO in library work.
@N: CG179 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":436:15:436:26|Removing redundant assignment.
@N: CG179 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":456:15:456:26|Removing redundant assignment.
@N: CG179 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v":476:16:476:28|Removing redundant assignment.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\GPIO\GPIO.v":9:7:9:10|Synthesizing module GPIO in library work.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v":29:7:29:62|Synthesizing module LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf in library work.
@N: CG179 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v":286:21:286:25|Removing redundant assignment.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":29:7:29:62|Synthesizing module LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf in library work.
@N: CG179 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":272:26:272:38|Removing redundant assignment.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v":29:7:29:54|Synthesizing module LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_PolarFire_v2.2\SynplifyPro\lib\generic\acg5.v":199:7:199:9|Synthesizing module OR4 in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_PolarFire_v2.2\SynplifyPro\lib\generic\acg5.v":578:7:578:13|Synthesizing module RAM1K20 in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_PolarFire_v2.2\SynplifyPro\lib\generic\acg5.v":133:7:133:9|Synthesizing module OR2 in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_PolarFire_v2.2\SynplifyPro\lib\generic\acg5.v":96:7:96:10|Synthesizing module CFG3 in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_PolarFire_v2.2\SynplifyPro\lib\generic\acg5.v":102:7:102:10|Synthesizing module CFG2 in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_PolarFire_v2.2\SynplifyPro\lib\generic\acg5.v":223:7:223:9|Synthesizing module INV in library work.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\LSRAM_64kBytes\PF_TPSRAM_AHB_AXI_0\LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v":5:7:5:50|Synthesizing module LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM in library work.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\LSRAM_64kBytes\LSRAM_64kBytes.v":9:7:9:20|Synthesizing module LSRAM_64kBytes in library work.
@N: CG364 :"C:\Microsemi\Libero_SoC_PolarFire_v2.2\Designer\data\aPA5M\polarfire_syn_comps.v":4443:7:4443:12|Synthesizing module PF_SPI in library work.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\UART\UART_0\rtl\vlog\core\Clock_gen.v":38:7:38:27|Synthesizing module UART_UART_0_Clock_gen in library work.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\UART\UART_0\rtl\vlog\core\Tx_async.v":31:7:31:26|Synthesizing module UART_UART_0_Tx_async in library work.
@N: CG179 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\UART\UART_0\rtl\vlog\core\Tx_async.v":356:21:356:29|Removing redundant assignment.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v":30:7:30:26|Synthesizing module UART_UART_0_Rx_async in library work.
@N: CG179 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v":254:23:254:35|Removing redundant assignment.
@N: CG179 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v":280:18:280:25|Removing redundant assignment.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\UART\UART_0\rtl\vlog\core\CoreUART.v":31:7:31:26|Synthesizing module UART_UART_0_COREUART in library work.
@N: CG179 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\UART\UART_0\rtl\vlog\core\CoreUART.v":390:22:390:33|Removing redundant assignment.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v":226:7:226:29|Synthesizing module UART_UART_0_ram256x8_g5 in library work.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v":73:7:73:31|Synthesizing module UART_UART_0_fifo_ctrl_256 in library work.
@N: CG179 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v":215:22:215:29|Removing redundant assignment.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v":33:7:33:28|Synthesizing module UART_UART_0_fifo_256x8 in library work.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\UART\UART_0\rtl\vlog\core\CoreUARTapb.v":59:7:59:29|Synthesizing module UART_UART_0_CoreUARTapb in library work.
@N: CG179 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\UART\UART_0\rtl\vlog\core\CoreUARTapb.v":254:31:254:41|Removing redundant assignment.
@N: CG179 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\UART\UART_0\rtl\vlog\core\CoreUARTapb.v":275:31:275:41|Removing redundant assignment.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\UART\UART.v":9:7:9:10|Synthesizing module UART in library work.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\IO\IO.v":9:7:9:8|Synthesizing module IO in library work.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":23:7:23:28|Synthesizing module COREAHBLITE_MATRIX4X16 in library COREAHBLITE_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v":23:7:23:27|Synthesizing module AHB_AHB_0_CoreAHBLite in library COREAHBLITE_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\AHB\AHB.v":9:7:9:9|Synthesizing module AHB in library work.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v":29:7:29:58|Synthesizing module LSRAM_code_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf in library work.
@N: CG179 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v":286:21:286:25|Removing redundant assignment.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":29:7:29:58|Synthesizing module LSRAM_code_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf in library work.
@N: CG179 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":272:26:272:38|Removing redundant assignment.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v":29:7:29:50|Synthesizing module LSRAM_code_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF in library work.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\LSRAM_code\PF_TPSRAM_AHB_AXI_0\LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v":5:7:5:46|Synthesizing module LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM in library work.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\LSRAM_code\LSRAM_code.v":9:7:9:16|Synthesizing module LSRAM_code in library work.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\MEMORY2\MEMORY2.v":9:7:9:13|Synthesizing module MEMORY2 in library work.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v":23:7:23:19|Synthesizing module COREJTAGDEBUG in library COREJTAGDEBUG_LIB.
@N: CG364 :"C:\Microsemi\Libero_SoC_PolarFire_v2.2\SynplifyPro\lib\generic\acg5.v":1442:7:1442:11|Synthesizing module UJTAG in library work.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v":47:7:47:13|Synthesizing module uj_jtag in library COREJTAGDEBUG_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\JTAG_DEBUG\JTAG_DEBUG.v":9:7:9:16|Synthesizing module JTAG_DEBUG in library work.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar.v":55:7:55:65|Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XBAR in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":55:7:55:75|Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":55:7:55:62|Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":55:7:55:64|Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v":55:7:55:64|Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v":55:7:55:64|Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v":55:7:55:64|Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_6 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":55:7:55:64|Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v":55:7:55:64|Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_8 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_1.v":55:7:55:68|Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_width_widget.v":55:7:55:72|Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_WIDTH_WIDGET in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_splitter_system_bus.v":55:7:55:79|Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_SPLITTER_SYSTEM_BUS in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlfifo_fixer_system_bus.v":55:7:55:80|Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLFIFO_FIXER_SYSTEM_BUS in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":55:7:55:78|Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":55:7:55:64|Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_9 in library CORERISCVRV32IMA_LIB.
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Found RAM ram_mask, depth=2, width=4
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Found RAM ram_address, depth=2, width=31
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":55:7:55:65|Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10 in library CORERISCVRV32IMA_LIB.
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|Found RAM ram_sink, depth=2, width=1
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_2.v":55:7:55:68|Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_3.v":55:7:55:68|Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_3 in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":55:7:55:65|Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER in library CORERISCVRV32IMA_LIB.
@N: CG364 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v":55:7:55:67|Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2 in library CORERISCVRV32IMA_LIB.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v":1169:2:1169:7|Register bit _T_119_0_lut[0] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4311:2:4311:7|Register bit enables_0_0 is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4311:2:4311:7|Register bit pending_0 is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved2 is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_reserved0[0] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_reserved0[1] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_reserved0[2] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_reserved0[3] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_datacount[0] is always 1.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_datacount[1] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_datacount[2] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_datacount[3] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_datacount[4] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_progsize[0] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_progsize[1] is always 1.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_progsize[2] is always 1.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_progsize[3] is always 1.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_progsize[4] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved0[0] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved0[1] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved0[2] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved1[0] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved1[1] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved1[2] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved1[3] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved1[4] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved1[5] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved1[6] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved1[7] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved1[8] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved1[9] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved1[10] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved3[0] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved3[1] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTCSReg_reserved3[2] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_autoexecdata[1] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_autoexecdata[2] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_autoexecdata[3] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_autoexecdata[4] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_autoexecdata[5] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_autoexecdata[6] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_autoexecdata[7] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_autoexecdata[8] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_autoexecdata[9] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_autoexecdata[10] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_autoexecdata[11] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_autoexecprogbuf[14] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit ABSTRACTAUTOReg_autoexecprogbuf[15] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_0[0] is always 1.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_0[1] is always 1.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_0[2] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_0[3] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_0[6] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_0[15] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_0[16] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_0[17] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_0[18] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_0[19] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_0[25] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_0[26] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_0[30] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_0[31] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[0] is always 1.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[1] is always 1.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[2] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[3] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[4] is always 1.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[7] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[8] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[9] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[10] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[11] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[12] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[13] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[14] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[15] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[16] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[17] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[18] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[19] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[21] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[22] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[23] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[24] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[25] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[26] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[27] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[28] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[29] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[30] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Register bit abstractGeneratedMem_1[31] is always 0.
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|Found RAM data_arrays_0_3, depth=2048, width=8
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|Found RAM data_arrays_0_2, depth=2048, width=8
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|Found RAM data_arrays_0_1, depth=2048, width=8
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|Found RAM data_arrays_0_0, depth=2048, width=8
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Found RAM tag_array_0, depth=128, width=21
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit s2_waw_hazard is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit _T_965 is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit s2_meta_errors is always 0.
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Found RAM data_arrays_0_0, depth=2048, width=32
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Found RAM tag_array_0, depth=128, width=20
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Register bit s3_slaveValid is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Register bit s1_slaveValid is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Register bit send_hint is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Register bit _T_365_0 is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v":470:2:470:7|Register bit s1_pc[0] is always 0.
@N: CL189 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v":470:2:470:7|Register bit s1_pc[1] is always 0.
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Found RAM _T_1189, depth=31, width=32
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Found RAM _T_1189, depth=31, width=32
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v":277:2:277:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v":277:2:277:7|Found RAM ram_mask, depth=2, width=4
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v":277:2:277:7|Found RAM ram_address, depth=2, width=32
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v":277:2:277:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v":277:2:277:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v":277:2:277:7|Found RAM ram_param, depth=2, width=3
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v":277:2:277:7|Found RAM ram_opcode, depth=2, width=3
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v":277:2:277:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v":277:2:277:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v":277:2:277:7|Found RAM ram_sink, depth=2, width=2
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v":277:2:277:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v":277:2:277:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v":277:2:277:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v":277:2:277:7|Found RAM ram_opcode, depth=2, width=3
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v":211:2:211:7|Found RAM ram_address, depth=2, width=32
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v":211:2:211:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v":211:2:211:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v":211:2:211:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v":255:2:255:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v":255:2:255:7|Found RAM ram_address, depth=2, width=32
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v":255:2:255:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v":255:2:255:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v":255:2:255:7|Found RAM ram_param, depth=2, width=3
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v":255:2:255:7|Found RAM ram_opcode, depth=2, width=3
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v":145:2:145:7|Found RAM ram_sink, depth=2, width=2
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|Found RAM ram_sink, depth=2, width=1
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|Found RAM ram_opcode, depth=2, width=3
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|Found RAM ram_sink, depth=2, width=1
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|Found RAM ram_opcode, depth=2, width=3
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v":57:10:57:14|Input reset is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v":61:10:61:26|Input io_chainIn_update is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v":57:15:57:19|Input reset is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v":57:16:57:20|Input reset is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v":61:16:61:32|Input io_chainIn_update is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v":57:16:57:20|Input reset is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v":57:16:57:20|Input reset is unused.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v":903:2:903:7|Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing_xing.v":93:2:93:7|Found sequential shift _T_97 with address depth of 4 words and data bit width of 1.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":112:16:112:32|Input io_fpu_store_data is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":113:16:113:32|Input io_fpu_toint_data is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":114:16:114:30|Input io_fpu_nack_mem is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":115:16:115:29|Input io_fpu_dec_wen is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":116:16:116:30|Input io_fpu_dec_ren1 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":117:16:117:30|Input io_fpu_dec_ren2 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":118:16:118:30|Input io_fpu_dec_ren3 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":119:16:119:32|Input io_rocc_cmd_ready is unused.
@N: CL201 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v":396:2:396:7|Trying to extract state machine for register state.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":112:16:112:32|Input io_rocc_interrupt is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v":56:16:56:20|Input clock is unused.
@N: CL201 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v":567:2:567:7|Trying to extract state machine for register state.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v":56:16:56:20|Input clock is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v":57:16:57:20|Input reset is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v":66:16:66:32|Input io_ptw_status_prv is unused.
@N: CL201 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Trying to extract state machine for register release_state.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v":56:16:56:20|Input clock is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v":57:16:57:20|Input reset is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v":59:16:59:27|Input io_req_valid is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v":74:16:74:32|Input io_ptw_resp_valid is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v":75:16:75:33|Input io_ptw_status_dprv is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v":76:16:76:32|Input io_ptw_status_mxr is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v":77:16:77:32|Input io_ptw_status_sum is unused.
@N: CL201 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Trying to extract state machine for register ctrlStateReg.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v":80:16:80:37|Input io_out_1_d_bits_opcode is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v":81:16:81:36|Input io_out_1_d_bits_param is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v":82:16:82:35|Input io_out_1_d_bits_size is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v":84:16:84:35|Input io_out_1_d_bits_sink is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v":97:16:97:37|Input io_out_0_d_bits_opcode is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v":98:16:98:36|Input io_out_0_d_bits_param is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v":99:16:99:35|Input io_out_0_d_bits_size is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v":101:16:101:35|Input io_out_0_d_bits_sink is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_memory_bus.v":56:16:56:20|Input clock is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_memory_bus.v":57:16:57:20|Input reset is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v":65:16:65:34|Input io_in_0_a_bits_mask is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v":99:16:99:31|Input io_out_0_b_valid is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":103:16:103:37|Input io_out_3_b_bits_opcode is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":108:16:108:35|Input io_out_3_b_bits_mask is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":109:16:109:35|Input io_out_3_b_bits_data is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":134:16:134:37|Input io_out_2_b_bits_opcode is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":139:16:139:35|Input io_out_2_b_bits_mask is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":140:16:140:35|Input io_out_2_b_bits_data is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v":94:16:94:24|Input UDRCAP_IN is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v":95:16:95:23|Input UDRSH_IN is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v":96:16:96:24|Input UDRUPD_IN is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v":97:16:97:23|Input UIREG_IN is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v":98:16:98:23|Input URSTB_IN is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v":99:16:99:23|Input UDRCK_IN is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v":100:16:100:22|Input UTDI_IN is unused.
@N: CL201 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":151:3:151:8|Trying to extract state machine for register sramcurr_state.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":83:29:83:47|Input ahbsram_wdata_usram is unused.
@N: CL201 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v":191:3:191:8|Trying to extract state machine for register ahbcurr_state.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v":110:28:110:31|Input BUSY is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v":123:15:123:23|Input HBURST_M0 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v":124:15:124:22|Input HPROT_M0 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v":134:15:134:23|Input HBURST_M1 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v":135:15:135:22|Input HPROT_M1 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v":145:15:145:23|Input HBURST_M2 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v":146:15:146:22|Input HPROT_M2 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v":156:15:156:23|Input HBURST_M3 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v":157:15:157:22|Input HPROT_M3 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":51:18:51:26|Input HWDATA_M1 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":60:18:60:26|Input HWDATA_M2 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":69:18:69:26|Input HWDATA_M3 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":73:18:73:26|Input HRDATA_S0 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":74:13:74:24|Input HREADYOUT_S0 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":75:13:75:20|Input HRESP_S0 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":84:18:84:26|Input HRDATA_S1 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":85:13:85:24|Input HREADYOUT_S1 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":86:13:86:20|Input HRESP_S1 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":95:18:95:26|Input HRDATA_S2 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":96:13:96:24|Input HREADYOUT_S2 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":97:13:97:20|Input HRESP_S2 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":106:18:106:26|Input HRDATA_S3 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":107:13:107:24|Input HREADYOUT_S3 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":108:13:108:20|Input HRESP_S3 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":117:18:117:26|Input HRDATA_S4 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":118:13:118:24|Input HREADYOUT_S4 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":119:13:119:20|Input HRESP_S4 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":128:18:128:26|Input HRDATA_S5 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":129:13:129:24|Input HREADYOUT_S5 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":130:13:130:20|Input HRESP_S5 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":139:18:139:26|Input HRDATA_S6 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":140:13:140:24|Input HREADYOUT_S6 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":141:13:141:20|Input HRESP_S6 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":150:18:150:26|Input HRDATA_S7 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":151:13:151:24|Input HREADYOUT_S7 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":152:13:152:20|Input HRESP_S7 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":172:18:172:26|Input HRDATA_S9 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":173:13:173:24|Input HREADYOUT_S9 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":174:13:174:20|Input HRESP_S9 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":183:18:183:27|Input HRDATA_S10 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":184:13:184:25|Input HREADYOUT_S10 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":185:13:185:21|Input HRESP_S10 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":194:18:194:27|Input HRDATA_S11 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":195:13:195:25|Input HREADYOUT_S11 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":196:13:196:21|Input HRESP_S11 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":205:18:205:27|Input HRDATA_S12 is unused.
@N: CL159 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v":206:13:206:25|Input HREADYOUT_S12 is unused.
@N: CL201 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\UART\UART_0\rtl\vlog\core\CoreUART.v":293:0:293:5|Trying to extract state machine for register rx_state.
@N: CL201 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v":286:0:286:5|Trying to extract state machine for register rx_state.
@N: CL201 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\UART\UART_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Trying to extract state machine for register xmit_state.
@N: CL201 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v":151:3:151:8|Trying to extract state machine for register sramcurr_state.
@N: CL201 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v":191:3:191:8|Trying to extract state machine for register ahbcurr_state.
@N: CL201 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":416:0:416:5|Trying to extract state machine for register mtx_state.
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|Found RAM fifo_mem_q, depth=32, width=1
@N: CL134 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|Found RAM fifo_mem_q, depth=32, width=8
@N: CL201 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v":111:4:111:9|Trying to extract state machine for register penableSchedulerState.
@N: CL201 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":265:4:265:9|Trying to extract state machine for register ahbToApbSMState.
@N: CL201 :"C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Trying to extract state machine for register arbRegSMCurrentState.
@N|Running in 64-bit mode

