
blue_hal_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000048b0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  08004a40  08004a40  00005a40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004aec  08004aec  0000605c  2**0
                  CONTENTS
  4 .ARM          00000008  08004aec  08004aec  00005aec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004af4  08004af4  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004af4  08004af4  00005af4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004af8  08004af8  00005af8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004afc  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f8  2000005c  08004b58  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000254  08004b58  00006254  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c189  00000000  00000000  0000608c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001dbd  00000000  00000000  00012215  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009d8  00000000  00000000  00013fd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000785  00000000  00000000  000149b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025d6c  00000000  00000000  00015135  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c79d  00000000  00000000  0003aea1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e7c53  00000000  00000000  0004763e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012f291  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002c58  00000000  00000000  0012f2d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  00131f2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004a28 	.word	0x08004a28

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08004a28 	.word	0x08004a28

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000576:	f000 faa7 	bl	8000ac8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800057a:	f000 f823 	bl	80005c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800057e:	f000 f8a3 	bl	80006c8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000582:	f000 f871 	bl	8000668 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

   // Start receiving data from Bluetooth in interrupt mode
   HAL_UART_Receive_IT(&huart2, &rxData, 1);
 8000586:	2201      	movs	r2, #1
 8000588:	490b      	ldr	r1, [pc, #44]	@ (80005b8 <main+0x48>)
 800058a:	480c      	ldr	r0, [pc, #48]	@ (80005bc <main+0x4c>)
 800058c:	f002 fa86 	bl	8002a9c <HAL_UART_Receive_IT>

  /* USER CODE END 2 */
   char init_message[] = "OK\r\n";
 8000590:	4a0b      	ldr	r2, [pc, #44]	@ (80005c0 <main+0x50>)
 8000592:	463b      	mov	r3, r7
 8000594:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000598:	6018      	str	r0, [r3, #0]
 800059a:	3304      	adds	r3, #4
 800059c:	7019      	strb	r1, [r3, #0]
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

	      HAL_UART_Transmit(&huart2, (uint8_t *)init_message, sizeof(init_message) - 1, HAL_MAX_DELAY);
 800059e:	4639      	mov	r1, r7
 80005a0:	f04f 33ff 	mov.w	r3, #4294967295
 80005a4:	2204      	movs	r2, #4
 80005a6:	4805      	ldr	r0, [pc, #20]	@ (80005bc <main+0x4c>)
 80005a8:	f002 f9ee 	bl	8002988 <HAL_UART_Transmit>
	      HAL_Delay(1000);  // Delay to avoid flooding the Bluetooth app
 80005ac:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80005b0:	f000 fb06 	bl	8000bc0 <HAL_Delay>
	      HAL_UART_Transmit(&huart2, (uint8_t *)init_message, sizeof(init_message) - 1, HAL_MAX_DELAY);
 80005b4:	bf00      	nop
 80005b6:	e7f2      	b.n	800059e <main+0x2e>
 80005b8:	20000078 	.word	0x20000078
 80005bc:	2000007c 	.word	0x2000007c
 80005c0:	08004a40 	.word	0x08004a40

080005c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b096      	sub	sp, #88	@ 0x58
 80005c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ca:	f107 0314 	add.w	r3, r7, #20
 80005ce:	2244      	movs	r2, #68	@ 0x44
 80005d0:	2100      	movs	r1, #0
 80005d2:	4618      	mov	r0, r3
 80005d4:	f003 fda8 	bl	8004128 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005d8:	463b      	mov	r3, r7
 80005da:	2200      	movs	r2, #0
 80005dc:	601a      	str	r2, [r3, #0]
 80005de:	605a      	str	r2, [r3, #4]
 80005e0:	609a      	str	r2, [r3, #8]
 80005e2:	60da      	str	r2, [r3, #12]
 80005e4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80005e6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80005ea:	f000 fe6d 	bl	80012c8 <HAL_PWREx_ControlVoltageScaling>
 80005ee:	4603      	mov	r3, r0
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d001      	beq.n	80005f8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80005f4:	f000 f92e 	bl	8000854 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005f8:	2302      	movs	r3, #2
 80005fa:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000600:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000602:	2310      	movs	r3, #16
 8000604:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000606:	2302      	movs	r3, #2
 8000608:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800060a:	2302      	movs	r3, #2
 800060c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800060e:	2301      	movs	r3, #1
 8000610:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000612:	230a      	movs	r3, #10
 8000614:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000616:	2307      	movs	r3, #7
 8000618:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800061a:	2302      	movs	r3, #2
 800061c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800061e:	2302      	movs	r3, #2
 8000620:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000622:	f107 0314 	add.w	r3, r7, #20
 8000626:	4618      	mov	r0, r3
 8000628:	f000 fea4 	bl	8001374 <HAL_RCC_OscConfig>
 800062c:	4603      	mov	r3, r0
 800062e:	2b00      	cmp	r3, #0
 8000630:	d001      	beq.n	8000636 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000632:	f000 f90f 	bl	8000854 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000636:	230f      	movs	r3, #15
 8000638:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800063a:	2303      	movs	r3, #3
 800063c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800063e:	2300      	movs	r3, #0
 8000640:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000642:	2300      	movs	r3, #0
 8000644:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000646:	2300      	movs	r3, #0
 8000648:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800064a:	463b      	mov	r3, r7
 800064c:	2104      	movs	r1, #4
 800064e:	4618      	mov	r0, r3
 8000650:	f001 fa6c 	bl	8001b2c <HAL_RCC_ClockConfig>
 8000654:	4603      	mov	r3, r0
 8000656:	2b00      	cmp	r3, #0
 8000658:	d001      	beq.n	800065e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800065a:	f000 f8fb 	bl	8000854 <Error_Handler>
  }
}
 800065e:	bf00      	nop
 8000660:	3758      	adds	r7, #88	@ 0x58
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
	...

08000668 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800066c:	4b14      	ldr	r3, [pc, #80]	@ (80006c0 <MX_USART2_UART_Init+0x58>)
 800066e:	4a15      	ldr	r2, [pc, #84]	@ (80006c4 <MX_USART2_UART_Init+0x5c>)
 8000670:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000672:	4b13      	ldr	r3, [pc, #76]	@ (80006c0 <MX_USART2_UART_Init+0x58>)
 8000674:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000678:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800067a:	4b11      	ldr	r3, [pc, #68]	@ (80006c0 <MX_USART2_UART_Init+0x58>)
 800067c:	2200      	movs	r2, #0
 800067e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000680:	4b0f      	ldr	r3, [pc, #60]	@ (80006c0 <MX_USART2_UART_Init+0x58>)
 8000682:	2200      	movs	r2, #0
 8000684:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000686:	4b0e      	ldr	r3, [pc, #56]	@ (80006c0 <MX_USART2_UART_Init+0x58>)
 8000688:	2200      	movs	r2, #0
 800068a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800068c:	4b0c      	ldr	r3, [pc, #48]	@ (80006c0 <MX_USART2_UART_Init+0x58>)
 800068e:	220c      	movs	r2, #12
 8000690:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000692:	4b0b      	ldr	r3, [pc, #44]	@ (80006c0 <MX_USART2_UART_Init+0x58>)
 8000694:	2200      	movs	r2, #0
 8000696:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000698:	4b09      	ldr	r3, [pc, #36]	@ (80006c0 <MX_USART2_UART_Init+0x58>)
 800069a:	2200      	movs	r2, #0
 800069c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800069e:	4b08      	ldr	r3, [pc, #32]	@ (80006c0 <MX_USART2_UART_Init+0x58>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006a4:	4b06      	ldr	r3, [pc, #24]	@ (80006c0 <MX_USART2_UART_Init+0x58>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006aa:	4805      	ldr	r0, [pc, #20]	@ (80006c0 <MX_USART2_UART_Init+0x58>)
 80006ac:	f002 f91e 	bl	80028ec <HAL_UART_Init>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d001      	beq.n	80006ba <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80006b6:	f000 f8cd 	bl	8000854 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006ba:	bf00      	nop
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	2000007c 	.word	0x2000007c
 80006c4:	40004400 	.word	0x40004400

080006c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b08a      	sub	sp, #40	@ 0x28
 80006cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ce:	f107 0314 	add.w	r3, r7, #20
 80006d2:	2200      	movs	r2, #0
 80006d4:	601a      	str	r2, [r3, #0]
 80006d6:	605a      	str	r2, [r3, #4]
 80006d8:	609a      	str	r2, [r3, #8]
 80006da:	60da      	str	r2, [r3, #12]
 80006dc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006de:	4b2b      	ldr	r3, [pc, #172]	@ (800078c <MX_GPIO_Init+0xc4>)
 80006e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006e2:	4a2a      	ldr	r2, [pc, #168]	@ (800078c <MX_GPIO_Init+0xc4>)
 80006e4:	f043 0304 	orr.w	r3, r3, #4
 80006e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006ea:	4b28      	ldr	r3, [pc, #160]	@ (800078c <MX_GPIO_Init+0xc4>)
 80006ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ee:	f003 0304 	and.w	r3, r3, #4
 80006f2:	613b      	str	r3, [r7, #16]
 80006f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006f6:	4b25      	ldr	r3, [pc, #148]	@ (800078c <MX_GPIO_Init+0xc4>)
 80006f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006fa:	4a24      	ldr	r2, [pc, #144]	@ (800078c <MX_GPIO_Init+0xc4>)
 80006fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000700:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000702:	4b22      	ldr	r3, [pc, #136]	@ (800078c <MX_GPIO_Init+0xc4>)
 8000704:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000706:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800070a:	60fb      	str	r3, [r7, #12]
 800070c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800070e:	4b1f      	ldr	r3, [pc, #124]	@ (800078c <MX_GPIO_Init+0xc4>)
 8000710:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000712:	4a1e      	ldr	r2, [pc, #120]	@ (800078c <MX_GPIO_Init+0xc4>)
 8000714:	f043 0301 	orr.w	r3, r3, #1
 8000718:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800071a:	4b1c      	ldr	r3, [pc, #112]	@ (800078c <MX_GPIO_Init+0xc4>)
 800071c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800071e:	f003 0301 	and.w	r3, r3, #1
 8000722:	60bb      	str	r3, [r7, #8]
 8000724:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000726:	4b19      	ldr	r3, [pc, #100]	@ (800078c <MX_GPIO_Init+0xc4>)
 8000728:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800072a:	4a18      	ldr	r2, [pc, #96]	@ (800078c <MX_GPIO_Init+0xc4>)
 800072c:	f043 0302 	orr.w	r3, r3, #2
 8000730:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000732:	4b16      	ldr	r3, [pc, #88]	@ (800078c <MX_GPIO_Init+0xc4>)
 8000734:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000736:	f003 0302 	and.w	r3, r3, #2
 800073a:	607b      	str	r3, [r7, #4]
 800073c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800073e:	2200      	movs	r2, #0
 8000740:	2120      	movs	r1, #32
 8000742:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000746:	f000 fd99 	bl	800127c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800074a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800074e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000750:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000754:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000756:	2300      	movs	r3, #0
 8000758:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800075a:	f107 0314 	add.w	r3, r7, #20
 800075e:	4619      	mov	r1, r3
 8000760:	480b      	ldr	r0, [pc, #44]	@ (8000790 <MX_GPIO_Init+0xc8>)
 8000762:	f000 fbe1 	bl	8000f28 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000766:	2320      	movs	r3, #32
 8000768:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800076a:	2301      	movs	r3, #1
 800076c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076e:	2300      	movs	r3, #0
 8000770:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000772:	2300      	movs	r3, #0
 8000774:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000776:	f107 0314 	add.w	r3, r7, #20
 800077a:	4619      	mov	r1, r3
 800077c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000780:	f000 fbd2 	bl	8000f28 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000784:	bf00      	nop
 8000786:	3728      	adds	r7, #40	@ 0x28
 8000788:	46bd      	mov	sp, r7
 800078a:	bd80      	pop	{r7, pc}
 800078c:	40021000 	.word	0x40021000
 8000790:	48000800 	.word	0x48000800

08000794 <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 4 */
/* USER CODE BEGIN 4 */
/* USER CODE BEGIN 4 */
/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b08a      	sub	sp, #40	@ 0x28
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) // If data received on USART2 (connected to HC-05)
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	4a26      	ldr	r2, [pc, #152]	@ (800083c <HAL_UART_RxCpltCallback+0xa8>)
 80007a2:	4293      	cmp	r3, r2
 80007a4:	d145      	bne.n	8000832 <HAL_UART_RxCpltCallback+0x9e>
    {
        if (rxData != '\n' && rxData != '\r') // Ignore newline and carriage return
 80007a6:	4b26      	ldr	r3, [pc, #152]	@ (8000840 <HAL_UART_RxCpltCallback+0xac>)
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	2b0a      	cmp	r3, #10
 80007ac:	d03c      	beq.n	8000828 <HAL_UART_RxCpltCallback+0x94>
 80007ae:	4b24      	ldr	r3, [pc, #144]	@ (8000840 <HAL_UART_RxCpltCallback+0xac>)
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	2b0d      	cmp	r3, #13
 80007b4:	d038      	beq.n	8000828 <HAL_UART_RxCpltCallback+0x94>
        {
            // Send received character back for confirmation
            char message[30];
            snprintf(message, sizeof(message), "Received: %c\r\n", rxData);
 80007b6:	4b22      	ldr	r3, [pc, #136]	@ (8000840 <HAL_UART_RxCpltCallback+0xac>)
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	f107 0008 	add.w	r0, r7, #8
 80007be:	4a21      	ldr	r2, [pc, #132]	@ (8000844 <HAL_UART_RxCpltCallback+0xb0>)
 80007c0:	211e      	movs	r1, #30
 80007c2:	f003 fc7d 	bl	80040c0 <sniprintf>
            HAL_UART_Transmit(&huart2, (uint8_t *)message, strlen(message), HAL_MAX_DELAY);
 80007c6:	f107 0308 	add.w	r3, r7, #8
 80007ca:	4618      	mov	r0, r3
 80007cc:	f7ff fd00 	bl	80001d0 <strlen>
 80007d0:	4603      	mov	r3, r0
 80007d2:	b29a      	uxth	r2, r3
 80007d4:	f107 0108 	add.w	r1, r7, #8
 80007d8:	f04f 33ff 	mov.w	r3, #4294967295
 80007dc:	481a      	ldr	r0, [pc, #104]	@ (8000848 <HAL_UART_RxCpltCallback+0xb4>)
 80007de:	f002 f8d3 	bl	8002988 <HAL_UART_Transmit>

            // Control LED based on received character
            if (rxData == 'O')  // Character 'O' for LED ON
 80007e2:	4b17      	ldr	r3, [pc, #92]	@ (8000840 <HAL_UART_RxCpltCallback+0xac>)
 80007e4:	781b      	ldrb	r3, [r3, #0]
 80007e6:	2b4f      	cmp	r3, #79	@ 0x4f
 80007e8:	d10d      	bne.n	8000806 <HAL_UART_RxCpltCallback+0x72>
            {
                HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 80007ea:	2201      	movs	r2, #1
 80007ec:	2120      	movs	r1, #32
 80007ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007f2:	f000 fd43 	bl	800127c <HAL_GPIO_WritePin>
                HAL_UART_Transmit(&huart2, (uint8_t *)"LED ON\r\n", 8, HAL_MAX_DELAY);
 80007f6:	f04f 33ff 	mov.w	r3, #4294967295
 80007fa:	2208      	movs	r2, #8
 80007fc:	4913      	ldr	r1, [pc, #76]	@ (800084c <HAL_UART_RxCpltCallback+0xb8>)
 80007fe:	4812      	ldr	r0, [pc, #72]	@ (8000848 <HAL_UART_RxCpltCallback+0xb4>)
 8000800:	f002 f8c2 	bl	8002988 <HAL_UART_Transmit>
 8000804:	e010      	b.n	8000828 <HAL_UART_RxCpltCallback+0x94>
            }
            else if (rxData == 'X') // Character 'X' for LED OFF
 8000806:	4b0e      	ldr	r3, [pc, #56]	@ (8000840 <HAL_UART_RxCpltCallback+0xac>)
 8000808:	781b      	ldrb	r3, [r3, #0]
 800080a:	2b58      	cmp	r3, #88	@ 0x58
 800080c:	d10c      	bne.n	8000828 <HAL_UART_RxCpltCallback+0x94>
            {
                HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800080e:	2200      	movs	r2, #0
 8000810:	2120      	movs	r1, #32
 8000812:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000816:	f000 fd31 	bl	800127c <HAL_GPIO_WritePin>
                HAL_UART_Transmit(&huart2, (uint8_t *)"LED OFF\r\n", 9, HAL_MAX_DELAY);
 800081a:	f04f 33ff 	mov.w	r3, #4294967295
 800081e:	2209      	movs	r2, #9
 8000820:	490b      	ldr	r1, [pc, #44]	@ (8000850 <HAL_UART_RxCpltCallback+0xbc>)
 8000822:	4809      	ldr	r0, [pc, #36]	@ (8000848 <HAL_UART_RxCpltCallback+0xb4>)
 8000824:	f002 f8b0 	bl	8002988 <HAL_UART_Transmit>
            }
        }

        // Re-enable UART interrupt to receive the next byte
        HAL_UART_Receive_IT(&huart2, &rxData, 1);
 8000828:	2201      	movs	r2, #1
 800082a:	4905      	ldr	r1, [pc, #20]	@ (8000840 <HAL_UART_RxCpltCallback+0xac>)
 800082c:	4806      	ldr	r0, [pc, #24]	@ (8000848 <HAL_UART_RxCpltCallback+0xb4>)
 800082e:	f002 f935 	bl	8002a9c <HAL_UART_Receive_IT>
    }
}
 8000832:	bf00      	nop
 8000834:	3728      	adds	r7, #40	@ 0x28
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	40004400 	.word	0x40004400
 8000840:	20000078 	.word	0x20000078
 8000844:	08004a48 	.word	0x08004a48
 8000848:	2000007c 	.word	0x2000007c
 800084c:	08004a58 	.word	0x08004a58
 8000850:	08004a64 	.word	0x08004a64

08000854 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000858:	b672      	cpsid	i
}
 800085a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800085c:	bf00      	nop
 800085e:	e7fd      	b.n	800085c <Error_Handler+0x8>

08000860 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000860:	b480      	push	{r7}
 8000862:	b083      	sub	sp, #12
 8000864:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000866:	4b0f      	ldr	r3, [pc, #60]	@ (80008a4 <HAL_MspInit+0x44>)
 8000868:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800086a:	4a0e      	ldr	r2, [pc, #56]	@ (80008a4 <HAL_MspInit+0x44>)
 800086c:	f043 0301 	orr.w	r3, r3, #1
 8000870:	6613      	str	r3, [r2, #96]	@ 0x60
 8000872:	4b0c      	ldr	r3, [pc, #48]	@ (80008a4 <HAL_MspInit+0x44>)
 8000874:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000876:	f003 0301 	and.w	r3, r3, #1
 800087a:	607b      	str	r3, [r7, #4]
 800087c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800087e:	4b09      	ldr	r3, [pc, #36]	@ (80008a4 <HAL_MspInit+0x44>)
 8000880:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000882:	4a08      	ldr	r2, [pc, #32]	@ (80008a4 <HAL_MspInit+0x44>)
 8000884:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000888:	6593      	str	r3, [r2, #88]	@ 0x58
 800088a:	4b06      	ldr	r3, [pc, #24]	@ (80008a4 <HAL_MspInit+0x44>)
 800088c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800088e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000892:	603b      	str	r3, [r7, #0]
 8000894:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000896:	bf00      	nop
 8000898:	370c      	adds	r7, #12
 800089a:	46bd      	mov	sp, r7
 800089c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a0:	4770      	bx	lr
 80008a2:	bf00      	nop
 80008a4:	40021000 	.word	0x40021000

080008a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b0ac      	sub	sp, #176	@ 0xb0
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008b0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80008b4:	2200      	movs	r2, #0
 80008b6:	601a      	str	r2, [r3, #0]
 80008b8:	605a      	str	r2, [r3, #4]
 80008ba:	609a      	str	r2, [r3, #8]
 80008bc:	60da      	str	r2, [r3, #12]
 80008be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008c0:	f107 0314 	add.w	r3, r7, #20
 80008c4:	2288      	movs	r2, #136	@ 0x88
 80008c6:	2100      	movs	r1, #0
 80008c8:	4618      	mov	r0, r3
 80008ca:	f003 fc2d 	bl	8004128 <memset>
  if(huart->Instance==USART2)
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	4a25      	ldr	r2, [pc, #148]	@ (8000968 <HAL_UART_MspInit+0xc0>)
 80008d4:	4293      	cmp	r3, r2
 80008d6:	d143      	bne.n	8000960 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80008d8:	2302      	movs	r3, #2
 80008da:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80008dc:	2300      	movs	r3, #0
 80008de:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008e0:	f107 0314 	add.w	r3, r7, #20
 80008e4:	4618      	mov	r0, r3
 80008e6:	f001 fb45 	bl	8001f74 <HAL_RCCEx_PeriphCLKConfig>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d001      	beq.n	80008f4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80008f0:	f7ff ffb0 	bl	8000854 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008f4:	4b1d      	ldr	r3, [pc, #116]	@ (800096c <HAL_UART_MspInit+0xc4>)
 80008f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008f8:	4a1c      	ldr	r2, [pc, #112]	@ (800096c <HAL_UART_MspInit+0xc4>)
 80008fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8000900:	4b1a      	ldr	r3, [pc, #104]	@ (800096c <HAL_UART_MspInit+0xc4>)
 8000902:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000904:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000908:	613b      	str	r3, [r7, #16]
 800090a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800090c:	4b17      	ldr	r3, [pc, #92]	@ (800096c <HAL_UART_MspInit+0xc4>)
 800090e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000910:	4a16      	ldr	r2, [pc, #88]	@ (800096c <HAL_UART_MspInit+0xc4>)
 8000912:	f043 0301 	orr.w	r3, r3, #1
 8000916:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000918:	4b14      	ldr	r3, [pc, #80]	@ (800096c <HAL_UART_MspInit+0xc4>)
 800091a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800091c:	f003 0301 	and.w	r3, r3, #1
 8000920:	60fb      	str	r3, [r7, #12]
 8000922:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000924:	230c      	movs	r3, #12
 8000926:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800092a:	2302      	movs	r3, #2
 800092c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000930:	2300      	movs	r3, #0
 8000932:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000936:	2303      	movs	r3, #3
 8000938:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800093c:	2307      	movs	r3, #7
 800093e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000942:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000946:	4619      	mov	r1, r3
 8000948:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800094c:	f000 faec 	bl	8000f28 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000950:	2200      	movs	r2, #0
 8000952:	2100      	movs	r1, #0
 8000954:	2026      	movs	r0, #38	@ 0x26
 8000956:	f000 fa32 	bl	8000dbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800095a:	2026      	movs	r0, #38	@ 0x26
 800095c:	f000 fa4b 	bl	8000df6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000960:	bf00      	nop
 8000962:	37b0      	adds	r7, #176	@ 0xb0
 8000964:	46bd      	mov	sp, r7
 8000966:	bd80      	pop	{r7, pc}
 8000968:	40004400 	.word	0x40004400
 800096c:	40021000 	.word	0x40021000

08000970 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000974:	bf00      	nop
 8000976:	e7fd      	b.n	8000974 <NMI_Handler+0x4>

08000978 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800097c:	bf00      	nop
 800097e:	e7fd      	b.n	800097c <HardFault_Handler+0x4>

08000980 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000984:	bf00      	nop
 8000986:	e7fd      	b.n	8000984 <MemManage_Handler+0x4>

08000988 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800098c:	bf00      	nop
 800098e:	e7fd      	b.n	800098c <BusFault_Handler+0x4>

08000990 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000990:	b480      	push	{r7}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000994:	bf00      	nop
 8000996:	e7fd      	b.n	8000994 <UsageFault_Handler+0x4>

08000998 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800099c:	bf00      	nop
 800099e:	46bd      	mov	sp, r7
 80009a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a4:	4770      	bx	lr

080009a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009a6:	b480      	push	{r7}
 80009a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009aa:	bf00      	nop
 80009ac:	46bd      	mov	sp, r7
 80009ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b2:	4770      	bx	lr

080009b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009b8:	bf00      	nop
 80009ba:	46bd      	mov	sp, r7
 80009bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c0:	4770      	bx	lr

080009c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009c2:	b580      	push	{r7, lr}
 80009c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009c6:	f000 f8db 	bl	8000b80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009ca:	bf00      	nop
 80009cc:	bd80      	pop	{r7, pc}
	...

080009d0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80009d4:	4802      	ldr	r0, [pc, #8]	@ (80009e0 <USART2_IRQHandler+0x10>)
 80009d6:	f002 f8ad 	bl	8002b34 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80009da:	bf00      	nop
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	2000007c 	.word	0x2000007c

080009e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b086      	sub	sp, #24
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009ec:	4a14      	ldr	r2, [pc, #80]	@ (8000a40 <_sbrk+0x5c>)
 80009ee:	4b15      	ldr	r3, [pc, #84]	@ (8000a44 <_sbrk+0x60>)
 80009f0:	1ad3      	subs	r3, r2, r3
 80009f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009f8:	4b13      	ldr	r3, [pc, #76]	@ (8000a48 <_sbrk+0x64>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d102      	bne.n	8000a06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a00:	4b11      	ldr	r3, [pc, #68]	@ (8000a48 <_sbrk+0x64>)
 8000a02:	4a12      	ldr	r2, [pc, #72]	@ (8000a4c <_sbrk+0x68>)
 8000a04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a06:	4b10      	ldr	r3, [pc, #64]	@ (8000a48 <_sbrk+0x64>)
 8000a08:	681a      	ldr	r2, [r3, #0]
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	4413      	add	r3, r2
 8000a0e:	693a      	ldr	r2, [r7, #16]
 8000a10:	429a      	cmp	r2, r3
 8000a12:	d207      	bcs.n	8000a24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a14:	f003 fb90 	bl	8004138 <__errno>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	220c      	movs	r2, #12
 8000a1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a1e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a22:	e009      	b.n	8000a38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a24:	4b08      	ldr	r3, [pc, #32]	@ (8000a48 <_sbrk+0x64>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a2a:	4b07      	ldr	r3, [pc, #28]	@ (8000a48 <_sbrk+0x64>)
 8000a2c:	681a      	ldr	r2, [r3, #0]
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	4413      	add	r3, r2
 8000a32:	4a05      	ldr	r2, [pc, #20]	@ (8000a48 <_sbrk+0x64>)
 8000a34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a36:	68fb      	ldr	r3, [r7, #12]
}
 8000a38:	4618      	mov	r0, r3
 8000a3a:	3718      	adds	r7, #24
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	20018000 	.word	0x20018000
 8000a44:	00000400 	.word	0x00000400
 8000a48:	20000104 	.word	0x20000104
 8000a4c:	20000258 	.word	0x20000258

08000a50 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000a54:	4b06      	ldr	r3, [pc, #24]	@ (8000a70 <SystemInit+0x20>)
 8000a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a5a:	4a05      	ldr	r2, [pc, #20]	@ (8000a70 <SystemInit+0x20>)
 8000a5c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a60:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000a64:	bf00      	nop
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop
 8000a70:	e000ed00 	.word	0xe000ed00

08000a74 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000a74:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000aac <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a78:	f7ff ffea 	bl	8000a50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a7c:	480c      	ldr	r0, [pc, #48]	@ (8000ab0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a7e:	490d      	ldr	r1, [pc, #52]	@ (8000ab4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a80:	4a0d      	ldr	r2, [pc, #52]	@ (8000ab8 <LoopForever+0xe>)
  movs r3, #0
 8000a82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a84:	e002      	b.n	8000a8c <LoopCopyDataInit>

08000a86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a8a:	3304      	adds	r3, #4

08000a8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a90:	d3f9      	bcc.n	8000a86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a92:	4a0a      	ldr	r2, [pc, #40]	@ (8000abc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a94:	4c0a      	ldr	r4, [pc, #40]	@ (8000ac0 <LoopForever+0x16>)
  movs r3, #0
 8000a96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a98:	e001      	b.n	8000a9e <LoopFillZerobss>

08000a9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a9c:	3204      	adds	r2, #4

08000a9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000aa0:	d3fb      	bcc.n	8000a9a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000aa2:	f003 fb4f 	bl	8004144 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000aa6:	f7ff fd63 	bl	8000570 <main>

08000aaa <LoopForever>:

LoopForever:
    b LoopForever
 8000aaa:	e7fe      	b.n	8000aaa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000aac:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000ab0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ab4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000ab8:	08004afc 	.word	0x08004afc
  ldr r2, =_sbss
 8000abc:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000ac0:	20000254 	.word	0x20000254

08000ac4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ac4:	e7fe      	b.n	8000ac4 <ADC1_2_IRQHandler>
	...

08000ac8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ad2:	4b0c      	ldr	r3, [pc, #48]	@ (8000b04 <HAL_Init+0x3c>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	4a0b      	ldr	r2, [pc, #44]	@ (8000b04 <HAL_Init+0x3c>)
 8000ad8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000adc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ade:	2003      	movs	r0, #3
 8000ae0:	f000 f962 	bl	8000da8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ae4:	2000      	movs	r0, #0
 8000ae6:	f000 f80f 	bl	8000b08 <HAL_InitTick>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d002      	beq.n	8000af6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000af0:	2301      	movs	r3, #1
 8000af2:	71fb      	strb	r3, [r7, #7]
 8000af4:	e001      	b.n	8000afa <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000af6:	f7ff feb3 	bl	8000860 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000afa:	79fb      	ldrb	r3, [r7, #7]
}
 8000afc:	4618      	mov	r0, r3
 8000afe:	3708      	adds	r7, #8
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	40022000 	.word	0x40022000

08000b08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b084      	sub	sp, #16
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000b10:	2300      	movs	r3, #0
 8000b12:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000b14:	4b17      	ldr	r3, [pc, #92]	@ (8000b74 <HAL_InitTick+0x6c>)
 8000b16:	781b      	ldrb	r3, [r3, #0]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d023      	beq.n	8000b64 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000b1c:	4b16      	ldr	r3, [pc, #88]	@ (8000b78 <HAL_InitTick+0x70>)
 8000b1e:	681a      	ldr	r2, [r3, #0]
 8000b20:	4b14      	ldr	r3, [pc, #80]	@ (8000b74 <HAL_InitTick+0x6c>)
 8000b22:	781b      	ldrb	r3, [r3, #0]
 8000b24:	4619      	mov	r1, r3
 8000b26:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b32:	4618      	mov	r0, r3
 8000b34:	f000 f96d 	bl	8000e12 <HAL_SYSTICK_Config>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d10f      	bne.n	8000b5e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	2b0f      	cmp	r3, #15
 8000b42:	d809      	bhi.n	8000b58 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b44:	2200      	movs	r2, #0
 8000b46:	6879      	ldr	r1, [r7, #4]
 8000b48:	f04f 30ff 	mov.w	r0, #4294967295
 8000b4c:	f000 f937 	bl	8000dbe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b50:	4a0a      	ldr	r2, [pc, #40]	@ (8000b7c <HAL_InitTick+0x74>)
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	6013      	str	r3, [r2, #0]
 8000b56:	e007      	b.n	8000b68 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000b58:	2301      	movs	r3, #1
 8000b5a:	73fb      	strb	r3, [r7, #15]
 8000b5c:	e004      	b.n	8000b68 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000b5e:	2301      	movs	r3, #1
 8000b60:	73fb      	strb	r3, [r7, #15]
 8000b62:	e001      	b.n	8000b68 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000b64:	2301      	movs	r3, #1
 8000b66:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000b68:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	3710      	adds	r7, #16
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	20000008 	.word	0x20000008
 8000b78:	20000000 	.word	0x20000000
 8000b7c:	20000004 	.word	0x20000004

08000b80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000b84:	4b06      	ldr	r3, [pc, #24]	@ (8000ba0 <HAL_IncTick+0x20>)
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	461a      	mov	r2, r3
 8000b8a:	4b06      	ldr	r3, [pc, #24]	@ (8000ba4 <HAL_IncTick+0x24>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	4413      	add	r3, r2
 8000b90:	4a04      	ldr	r2, [pc, #16]	@ (8000ba4 <HAL_IncTick+0x24>)
 8000b92:	6013      	str	r3, [r2, #0]
}
 8000b94:	bf00      	nop
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop
 8000ba0:	20000008 	.word	0x20000008
 8000ba4:	20000108 	.word	0x20000108

08000ba8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  return uwTick;
 8000bac:	4b03      	ldr	r3, [pc, #12]	@ (8000bbc <HAL_GetTick+0x14>)
 8000bae:	681b      	ldr	r3, [r3, #0]
}
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop
 8000bbc:	20000108 	.word	0x20000108

08000bc0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b084      	sub	sp, #16
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bc8:	f7ff ffee 	bl	8000ba8 <HAL_GetTick>
 8000bcc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bd8:	d005      	beq.n	8000be6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000bda:	4b0a      	ldr	r3, [pc, #40]	@ (8000c04 <HAL_Delay+0x44>)
 8000bdc:	781b      	ldrb	r3, [r3, #0]
 8000bde:	461a      	mov	r2, r3
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	4413      	add	r3, r2
 8000be4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000be6:	bf00      	nop
 8000be8:	f7ff ffde 	bl	8000ba8 <HAL_GetTick>
 8000bec:	4602      	mov	r2, r0
 8000bee:	68bb      	ldr	r3, [r7, #8]
 8000bf0:	1ad3      	subs	r3, r2, r3
 8000bf2:	68fa      	ldr	r2, [r7, #12]
 8000bf4:	429a      	cmp	r2, r3
 8000bf6:	d8f7      	bhi.n	8000be8 <HAL_Delay+0x28>
  {
  }
}
 8000bf8:	bf00      	nop
 8000bfa:	bf00      	nop
 8000bfc:	3710      	adds	r7, #16
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	20000008 	.word	0x20000008

08000c08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	b085      	sub	sp, #20
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	f003 0307 	and.w	r3, r3, #7
 8000c16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c18:	4b0c      	ldr	r3, [pc, #48]	@ (8000c4c <__NVIC_SetPriorityGrouping+0x44>)
 8000c1a:	68db      	ldr	r3, [r3, #12]
 8000c1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c1e:	68ba      	ldr	r2, [r7, #8]
 8000c20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c24:	4013      	ands	r3, r2
 8000c26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c2c:	68bb      	ldr	r3, [r7, #8]
 8000c2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c30:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c3a:	4a04      	ldr	r2, [pc, #16]	@ (8000c4c <__NVIC_SetPriorityGrouping+0x44>)
 8000c3c:	68bb      	ldr	r3, [r7, #8]
 8000c3e:	60d3      	str	r3, [r2, #12]
}
 8000c40:	bf00      	nop
 8000c42:	3714      	adds	r7, #20
 8000c44:	46bd      	mov	sp, r7
 8000c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4a:	4770      	bx	lr
 8000c4c:	e000ed00 	.word	0xe000ed00

08000c50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c54:	4b04      	ldr	r3, [pc, #16]	@ (8000c68 <__NVIC_GetPriorityGrouping+0x18>)
 8000c56:	68db      	ldr	r3, [r3, #12]
 8000c58:	0a1b      	lsrs	r3, r3, #8
 8000c5a:	f003 0307 	and.w	r3, r3, #7
}
 8000c5e:	4618      	mov	r0, r3
 8000c60:	46bd      	mov	sp, r7
 8000c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c66:	4770      	bx	lr
 8000c68:	e000ed00 	.word	0xe000ed00

08000c6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	4603      	mov	r3, r0
 8000c74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	db0b      	blt.n	8000c96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c7e:	79fb      	ldrb	r3, [r7, #7]
 8000c80:	f003 021f 	and.w	r2, r3, #31
 8000c84:	4907      	ldr	r1, [pc, #28]	@ (8000ca4 <__NVIC_EnableIRQ+0x38>)
 8000c86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c8a:	095b      	lsrs	r3, r3, #5
 8000c8c:	2001      	movs	r0, #1
 8000c8e:	fa00 f202 	lsl.w	r2, r0, r2
 8000c92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c96:	bf00      	nop
 8000c98:	370c      	adds	r7, #12
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop
 8000ca4:	e000e100 	.word	0xe000e100

08000ca8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b083      	sub	sp, #12
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	4603      	mov	r3, r0
 8000cb0:	6039      	str	r1, [r7, #0]
 8000cb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	db0a      	blt.n	8000cd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	b2da      	uxtb	r2, r3
 8000cc0:	490c      	ldr	r1, [pc, #48]	@ (8000cf4 <__NVIC_SetPriority+0x4c>)
 8000cc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cc6:	0112      	lsls	r2, r2, #4
 8000cc8:	b2d2      	uxtb	r2, r2
 8000cca:	440b      	add	r3, r1
 8000ccc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cd0:	e00a      	b.n	8000ce8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	b2da      	uxtb	r2, r3
 8000cd6:	4908      	ldr	r1, [pc, #32]	@ (8000cf8 <__NVIC_SetPriority+0x50>)
 8000cd8:	79fb      	ldrb	r3, [r7, #7]
 8000cda:	f003 030f 	and.w	r3, r3, #15
 8000cde:	3b04      	subs	r3, #4
 8000ce0:	0112      	lsls	r2, r2, #4
 8000ce2:	b2d2      	uxtb	r2, r2
 8000ce4:	440b      	add	r3, r1
 8000ce6:	761a      	strb	r2, [r3, #24]
}
 8000ce8:	bf00      	nop
 8000cea:	370c      	adds	r7, #12
 8000cec:	46bd      	mov	sp, r7
 8000cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf2:	4770      	bx	lr
 8000cf4:	e000e100 	.word	0xe000e100
 8000cf8:	e000ed00 	.word	0xe000ed00

08000cfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b089      	sub	sp, #36	@ 0x24
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	60f8      	str	r0, [r7, #12]
 8000d04:	60b9      	str	r1, [r7, #8]
 8000d06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	f003 0307 	and.w	r3, r3, #7
 8000d0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d10:	69fb      	ldr	r3, [r7, #28]
 8000d12:	f1c3 0307 	rsb	r3, r3, #7
 8000d16:	2b04      	cmp	r3, #4
 8000d18:	bf28      	it	cs
 8000d1a:	2304      	movcs	r3, #4
 8000d1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d1e:	69fb      	ldr	r3, [r7, #28]
 8000d20:	3304      	adds	r3, #4
 8000d22:	2b06      	cmp	r3, #6
 8000d24:	d902      	bls.n	8000d2c <NVIC_EncodePriority+0x30>
 8000d26:	69fb      	ldr	r3, [r7, #28]
 8000d28:	3b03      	subs	r3, #3
 8000d2a:	e000      	b.n	8000d2e <NVIC_EncodePriority+0x32>
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d30:	f04f 32ff 	mov.w	r2, #4294967295
 8000d34:	69bb      	ldr	r3, [r7, #24]
 8000d36:	fa02 f303 	lsl.w	r3, r2, r3
 8000d3a:	43da      	mvns	r2, r3
 8000d3c:	68bb      	ldr	r3, [r7, #8]
 8000d3e:	401a      	ands	r2, r3
 8000d40:	697b      	ldr	r3, [r7, #20]
 8000d42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d44:	f04f 31ff 	mov.w	r1, #4294967295
 8000d48:	697b      	ldr	r3, [r7, #20]
 8000d4a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d4e:	43d9      	mvns	r1, r3
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d54:	4313      	orrs	r3, r2
         );
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	3724      	adds	r7, #36	@ 0x24
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr
	...

08000d64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	3b01      	subs	r3, #1
 8000d70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d74:	d301      	bcc.n	8000d7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d76:	2301      	movs	r3, #1
 8000d78:	e00f      	b.n	8000d9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d7a:	4a0a      	ldr	r2, [pc, #40]	@ (8000da4 <SysTick_Config+0x40>)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	3b01      	subs	r3, #1
 8000d80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d82:	210f      	movs	r1, #15
 8000d84:	f04f 30ff 	mov.w	r0, #4294967295
 8000d88:	f7ff ff8e 	bl	8000ca8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d8c:	4b05      	ldr	r3, [pc, #20]	@ (8000da4 <SysTick_Config+0x40>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d92:	4b04      	ldr	r3, [pc, #16]	@ (8000da4 <SysTick_Config+0x40>)
 8000d94:	2207      	movs	r2, #7
 8000d96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d98:	2300      	movs	r3, #0
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	3708      	adds	r7, #8
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	e000e010 	.word	0xe000e010

08000da8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000db0:	6878      	ldr	r0, [r7, #4]
 8000db2:	f7ff ff29 	bl	8000c08 <__NVIC_SetPriorityGrouping>
}
 8000db6:	bf00      	nop
 8000db8:	3708      	adds	r7, #8
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}

08000dbe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dbe:	b580      	push	{r7, lr}
 8000dc0:	b086      	sub	sp, #24
 8000dc2:	af00      	add	r7, sp, #0
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	60b9      	str	r1, [r7, #8]
 8000dc8:	607a      	str	r2, [r7, #4]
 8000dca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000dd0:	f7ff ff3e 	bl	8000c50 <__NVIC_GetPriorityGrouping>
 8000dd4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dd6:	687a      	ldr	r2, [r7, #4]
 8000dd8:	68b9      	ldr	r1, [r7, #8]
 8000dda:	6978      	ldr	r0, [r7, #20]
 8000ddc:	f7ff ff8e 	bl	8000cfc <NVIC_EncodePriority>
 8000de0:	4602      	mov	r2, r0
 8000de2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000de6:	4611      	mov	r1, r2
 8000de8:	4618      	mov	r0, r3
 8000dea:	f7ff ff5d 	bl	8000ca8 <__NVIC_SetPriority>
}
 8000dee:	bf00      	nop
 8000df0:	3718      	adds	r7, #24
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}

08000df6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000df6:	b580      	push	{r7, lr}
 8000df8:	b082      	sub	sp, #8
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e04:	4618      	mov	r0, r3
 8000e06:	f7ff ff31 	bl	8000c6c <__NVIC_EnableIRQ>
}
 8000e0a:	bf00      	nop
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}

08000e12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e12:	b580      	push	{r7, lr}
 8000e14:	b082      	sub	sp, #8
 8000e16:	af00      	add	r7, sp, #0
 8000e18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e1a:	6878      	ldr	r0, [r7, #4]
 8000e1c:	f7ff ffa2 	bl	8000d64 <SysTick_Config>
 8000e20:	4603      	mov	r3, r0
}
 8000e22:	4618      	mov	r0, r3
 8000e24:	3708      	adds	r7, #8
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}

08000e2a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000e2a:	b480      	push	{r7}
 8000e2c:	b085      	sub	sp, #20
 8000e2e:	af00      	add	r7, sp, #0
 8000e30:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000e32:	2300      	movs	r3, #0
 8000e34:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000e3c:	b2db      	uxtb	r3, r3
 8000e3e:	2b02      	cmp	r3, #2
 8000e40:	d008      	beq.n	8000e54 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	2204      	movs	r2, #4
 8000e46:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000e50:	2301      	movs	r3, #1
 8000e52:	e022      	b.n	8000e9a <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	681a      	ldr	r2, [r3, #0]
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	f022 020e 	bic.w	r2, r2, #14
 8000e62:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	681a      	ldr	r2, [r3, #0]
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f022 0201 	bic.w	r2, r2, #1
 8000e72:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e78:	f003 021c 	and.w	r2, r3, #28
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e80:	2101      	movs	r1, #1
 8000e82:	fa01 f202 	lsl.w	r2, r1, r2
 8000e86:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2200      	movs	r2, #0
 8000e94:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8000e98:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	3714      	adds	r7, #20
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr

08000ea6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000ea6:	b580      	push	{r7, lr}
 8000ea8:	b084      	sub	sp, #16
 8000eaa:	af00      	add	r7, sp, #0
 8000eac:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000eb8:	b2db      	uxtb	r3, r3
 8000eba:	2b02      	cmp	r3, #2
 8000ebc:	d005      	beq.n	8000eca <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2204      	movs	r2, #4
 8000ec2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	73fb      	strb	r3, [r7, #15]
 8000ec8:	e029      	b.n	8000f1e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	681a      	ldr	r2, [r3, #0]
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	f022 020e 	bic.w	r2, r2, #14
 8000ed8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	681a      	ldr	r2, [r3, #0]
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	f022 0201 	bic.w	r2, r2, #1
 8000ee8:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eee:	f003 021c 	and.w	r2, r3, #28
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ef6:	2101      	movs	r1, #1
 8000ef8:	fa01 f202 	lsl.w	r2, r1, r2
 8000efc:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	2201      	movs	r2, #1
 8000f02:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	2200      	movs	r2, #0
 8000f0a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d003      	beq.n	8000f1e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f1a:	6878      	ldr	r0, [r7, #4]
 8000f1c:	4798      	blx	r3
    }
  }
  return status;
 8000f1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	3710      	adds	r7, #16
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}

08000f28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b087      	sub	sp, #28
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
 8000f30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f32:	2300      	movs	r3, #0
 8000f34:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f36:	e17f      	b.n	8001238 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	681a      	ldr	r2, [r3, #0]
 8000f3c:	2101      	movs	r1, #1
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	fa01 f303 	lsl.w	r3, r1, r3
 8000f44:	4013      	ands	r3, r2
 8000f46:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	f000 8171 	beq.w	8001232 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	f003 0303 	and.w	r3, r3, #3
 8000f58:	2b01      	cmp	r3, #1
 8000f5a:	d005      	beq.n	8000f68 <HAL_GPIO_Init+0x40>
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	685b      	ldr	r3, [r3, #4]
 8000f60:	f003 0303 	and.w	r3, r3, #3
 8000f64:	2b02      	cmp	r3, #2
 8000f66:	d130      	bne.n	8000fca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	689b      	ldr	r3, [r3, #8]
 8000f6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	005b      	lsls	r3, r3, #1
 8000f72:	2203      	movs	r2, #3
 8000f74:	fa02 f303 	lsl.w	r3, r2, r3
 8000f78:	43db      	mvns	r3, r3
 8000f7a:	693a      	ldr	r2, [r7, #16]
 8000f7c:	4013      	ands	r3, r2
 8000f7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	68da      	ldr	r2, [r3, #12]
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	005b      	lsls	r3, r3, #1
 8000f88:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8c:	693a      	ldr	r2, [r7, #16]
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	693a      	ldr	r2, [r7, #16]
 8000f96:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa6:	43db      	mvns	r3, r3
 8000fa8:	693a      	ldr	r2, [r7, #16]
 8000faa:	4013      	ands	r3, r2
 8000fac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	091b      	lsrs	r3, r3, #4
 8000fb4:	f003 0201 	and.w	r2, r3, #1
 8000fb8:	697b      	ldr	r3, [r7, #20]
 8000fba:	fa02 f303 	lsl.w	r3, r2, r3
 8000fbe:	693a      	ldr	r2, [r7, #16]
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	693a      	ldr	r2, [r7, #16]
 8000fc8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	685b      	ldr	r3, [r3, #4]
 8000fce:	f003 0303 	and.w	r3, r3, #3
 8000fd2:	2b03      	cmp	r3, #3
 8000fd4:	d118      	bne.n	8001008 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fda:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000fdc:	2201      	movs	r2, #1
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe4:	43db      	mvns	r3, r3
 8000fe6:	693a      	ldr	r2, [r7, #16]
 8000fe8:	4013      	ands	r3, r2
 8000fea:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	08db      	lsrs	r3, r3, #3
 8000ff2:	f003 0201 	and.w	r2, r3, #1
 8000ff6:	697b      	ldr	r3, [r7, #20]
 8000ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffc:	693a      	ldr	r2, [r7, #16]
 8000ffe:	4313      	orrs	r3, r2
 8001000:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	693a      	ldr	r2, [r7, #16]
 8001006:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	f003 0303 	and.w	r3, r3, #3
 8001010:	2b03      	cmp	r3, #3
 8001012:	d017      	beq.n	8001044 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	68db      	ldr	r3, [r3, #12]
 8001018:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	005b      	lsls	r3, r3, #1
 800101e:	2203      	movs	r2, #3
 8001020:	fa02 f303 	lsl.w	r3, r2, r3
 8001024:	43db      	mvns	r3, r3
 8001026:	693a      	ldr	r2, [r7, #16]
 8001028:	4013      	ands	r3, r2
 800102a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	689a      	ldr	r2, [r3, #8]
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	005b      	lsls	r3, r3, #1
 8001034:	fa02 f303 	lsl.w	r3, r2, r3
 8001038:	693a      	ldr	r2, [r7, #16]
 800103a:	4313      	orrs	r3, r2
 800103c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	693a      	ldr	r2, [r7, #16]
 8001042:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	f003 0303 	and.w	r3, r3, #3
 800104c:	2b02      	cmp	r3, #2
 800104e:	d123      	bne.n	8001098 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	08da      	lsrs	r2, r3, #3
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	3208      	adds	r2, #8
 8001058:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800105c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800105e:	697b      	ldr	r3, [r7, #20]
 8001060:	f003 0307 	and.w	r3, r3, #7
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	220f      	movs	r2, #15
 8001068:	fa02 f303 	lsl.w	r3, r2, r3
 800106c:	43db      	mvns	r3, r3
 800106e:	693a      	ldr	r2, [r7, #16]
 8001070:	4013      	ands	r3, r2
 8001072:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	691a      	ldr	r2, [r3, #16]
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	f003 0307 	and.w	r3, r3, #7
 800107e:	009b      	lsls	r3, r3, #2
 8001080:	fa02 f303 	lsl.w	r3, r2, r3
 8001084:	693a      	ldr	r2, [r7, #16]
 8001086:	4313      	orrs	r3, r2
 8001088:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800108a:	697b      	ldr	r3, [r7, #20]
 800108c:	08da      	lsrs	r2, r3, #3
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	3208      	adds	r2, #8
 8001092:	6939      	ldr	r1, [r7, #16]
 8001094:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800109e:	697b      	ldr	r3, [r7, #20]
 80010a0:	005b      	lsls	r3, r3, #1
 80010a2:	2203      	movs	r2, #3
 80010a4:	fa02 f303 	lsl.w	r3, r2, r3
 80010a8:	43db      	mvns	r3, r3
 80010aa:	693a      	ldr	r2, [r7, #16]
 80010ac:	4013      	ands	r3, r2
 80010ae:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	f003 0203 	and.w	r2, r3, #3
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	fa02 f303 	lsl.w	r3, r2, r3
 80010c0:	693a      	ldr	r2, [r7, #16]
 80010c2:	4313      	orrs	r3, r2
 80010c4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	693a      	ldr	r2, [r7, #16]
 80010ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	f000 80ac 	beq.w	8001232 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010da:	4b5f      	ldr	r3, [pc, #380]	@ (8001258 <HAL_GPIO_Init+0x330>)
 80010dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010de:	4a5e      	ldr	r2, [pc, #376]	@ (8001258 <HAL_GPIO_Init+0x330>)
 80010e0:	f043 0301 	orr.w	r3, r3, #1
 80010e4:	6613      	str	r3, [r2, #96]	@ 0x60
 80010e6:	4b5c      	ldr	r3, [pc, #368]	@ (8001258 <HAL_GPIO_Init+0x330>)
 80010e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010ea:	f003 0301 	and.w	r3, r3, #1
 80010ee:	60bb      	str	r3, [r7, #8]
 80010f0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80010f2:	4a5a      	ldr	r2, [pc, #360]	@ (800125c <HAL_GPIO_Init+0x334>)
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	089b      	lsrs	r3, r3, #2
 80010f8:	3302      	adds	r3, #2
 80010fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	f003 0303 	and.w	r3, r3, #3
 8001106:	009b      	lsls	r3, r3, #2
 8001108:	220f      	movs	r2, #15
 800110a:	fa02 f303 	lsl.w	r3, r2, r3
 800110e:	43db      	mvns	r3, r3
 8001110:	693a      	ldr	r2, [r7, #16]
 8001112:	4013      	ands	r3, r2
 8001114:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800111c:	d025      	beq.n	800116a <HAL_GPIO_Init+0x242>
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	4a4f      	ldr	r2, [pc, #316]	@ (8001260 <HAL_GPIO_Init+0x338>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d01f      	beq.n	8001166 <HAL_GPIO_Init+0x23e>
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4a4e      	ldr	r2, [pc, #312]	@ (8001264 <HAL_GPIO_Init+0x33c>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d019      	beq.n	8001162 <HAL_GPIO_Init+0x23a>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	4a4d      	ldr	r2, [pc, #308]	@ (8001268 <HAL_GPIO_Init+0x340>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d013      	beq.n	800115e <HAL_GPIO_Init+0x236>
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4a4c      	ldr	r2, [pc, #304]	@ (800126c <HAL_GPIO_Init+0x344>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d00d      	beq.n	800115a <HAL_GPIO_Init+0x232>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4a4b      	ldr	r2, [pc, #300]	@ (8001270 <HAL_GPIO_Init+0x348>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d007      	beq.n	8001156 <HAL_GPIO_Init+0x22e>
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4a4a      	ldr	r2, [pc, #296]	@ (8001274 <HAL_GPIO_Init+0x34c>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d101      	bne.n	8001152 <HAL_GPIO_Init+0x22a>
 800114e:	2306      	movs	r3, #6
 8001150:	e00c      	b.n	800116c <HAL_GPIO_Init+0x244>
 8001152:	2307      	movs	r3, #7
 8001154:	e00a      	b.n	800116c <HAL_GPIO_Init+0x244>
 8001156:	2305      	movs	r3, #5
 8001158:	e008      	b.n	800116c <HAL_GPIO_Init+0x244>
 800115a:	2304      	movs	r3, #4
 800115c:	e006      	b.n	800116c <HAL_GPIO_Init+0x244>
 800115e:	2303      	movs	r3, #3
 8001160:	e004      	b.n	800116c <HAL_GPIO_Init+0x244>
 8001162:	2302      	movs	r3, #2
 8001164:	e002      	b.n	800116c <HAL_GPIO_Init+0x244>
 8001166:	2301      	movs	r3, #1
 8001168:	e000      	b.n	800116c <HAL_GPIO_Init+0x244>
 800116a:	2300      	movs	r3, #0
 800116c:	697a      	ldr	r2, [r7, #20]
 800116e:	f002 0203 	and.w	r2, r2, #3
 8001172:	0092      	lsls	r2, r2, #2
 8001174:	4093      	lsls	r3, r2
 8001176:	693a      	ldr	r2, [r7, #16]
 8001178:	4313      	orrs	r3, r2
 800117a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800117c:	4937      	ldr	r1, [pc, #220]	@ (800125c <HAL_GPIO_Init+0x334>)
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	089b      	lsrs	r3, r3, #2
 8001182:	3302      	adds	r3, #2
 8001184:	693a      	ldr	r2, [r7, #16]
 8001186:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800118a:	4b3b      	ldr	r3, [pc, #236]	@ (8001278 <HAL_GPIO_Init+0x350>)
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	43db      	mvns	r3, r3
 8001194:	693a      	ldr	r2, [r7, #16]
 8001196:	4013      	ands	r3, r2
 8001198:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d003      	beq.n	80011ae <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80011a6:	693a      	ldr	r2, [r7, #16]
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	4313      	orrs	r3, r2
 80011ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80011ae:	4a32      	ldr	r2, [pc, #200]	@ (8001278 <HAL_GPIO_Init+0x350>)
 80011b0:	693b      	ldr	r3, [r7, #16]
 80011b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80011b4:	4b30      	ldr	r3, [pc, #192]	@ (8001278 <HAL_GPIO_Init+0x350>)
 80011b6:	68db      	ldr	r3, [r3, #12]
 80011b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	43db      	mvns	r3, r3
 80011be:	693a      	ldr	r2, [r7, #16]
 80011c0:	4013      	ands	r3, r2
 80011c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d003      	beq.n	80011d8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80011d0:	693a      	ldr	r2, [r7, #16]
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	4313      	orrs	r3, r2
 80011d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80011d8:	4a27      	ldr	r2, [pc, #156]	@ (8001278 <HAL_GPIO_Init+0x350>)
 80011da:	693b      	ldr	r3, [r7, #16]
 80011dc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80011de:	4b26      	ldr	r3, [pc, #152]	@ (8001278 <HAL_GPIO_Init+0x350>)
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	43db      	mvns	r3, r3
 80011e8:	693a      	ldr	r2, [r7, #16]
 80011ea:	4013      	ands	r3, r2
 80011ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d003      	beq.n	8001202 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80011fa:	693a      	ldr	r2, [r7, #16]
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	4313      	orrs	r3, r2
 8001200:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001202:	4a1d      	ldr	r2, [pc, #116]	@ (8001278 <HAL_GPIO_Init+0x350>)
 8001204:	693b      	ldr	r3, [r7, #16]
 8001206:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001208:	4b1b      	ldr	r3, [pc, #108]	@ (8001278 <HAL_GPIO_Init+0x350>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	43db      	mvns	r3, r3
 8001212:	693a      	ldr	r2, [r7, #16]
 8001214:	4013      	ands	r3, r2
 8001216:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001220:	2b00      	cmp	r3, #0
 8001222:	d003      	beq.n	800122c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001224:	693a      	ldr	r2, [r7, #16]
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	4313      	orrs	r3, r2
 800122a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800122c:	4a12      	ldr	r2, [pc, #72]	@ (8001278 <HAL_GPIO_Init+0x350>)
 800122e:	693b      	ldr	r3, [r7, #16]
 8001230:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001232:	697b      	ldr	r3, [r7, #20]
 8001234:	3301      	adds	r3, #1
 8001236:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	fa22 f303 	lsr.w	r3, r2, r3
 8001242:	2b00      	cmp	r3, #0
 8001244:	f47f ae78 	bne.w	8000f38 <HAL_GPIO_Init+0x10>
  }
}
 8001248:	bf00      	nop
 800124a:	bf00      	nop
 800124c:	371c      	adds	r7, #28
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop
 8001258:	40021000 	.word	0x40021000
 800125c:	40010000 	.word	0x40010000
 8001260:	48000400 	.word	0x48000400
 8001264:	48000800 	.word	0x48000800
 8001268:	48000c00 	.word	0x48000c00
 800126c:	48001000 	.word	0x48001000
 8001270:	48001400 	.word	0x48001400
 8001274:	48001800 	.word	0x48001800
 8001278:	40010400 	.word	0x40010400

0800127c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800127c:	b480      	push	{r7}
 800127e:	b083      	sub	sp, #12
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
 8001284:	460b      	mov	r3, r1
 8001286:	807b      	strh	r3, [r7, #2]
 8001288:	4613      	mov	r3, r2
 800128a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800128c:	787b      	ldrb	r3, [r7, #1]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d003      	beq.n	800129a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001292:	887a      	ldrh	r2, [r7, #2]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001298:	e002      	b.n	80012a0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800129a:	887a      	ldrh	r2, [r7, #2]
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80012a0:	bf00      	nop
 80012a2:	370c      	adds	r7, #12
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr

080012ac <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80012b0:	4b04      	ldr	r3, [pc, #16]	@ (80012c4 <HAL_PWREx_GetVoltageRange+0x18>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	40007000 	.word	0x40007000

080012c8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b085      	sub	sp, #20
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80012d6:	d130      	bne.n	800133a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80012d8:	4b23      	ldr	r3, [pc, #140]	@ (8001368 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80012e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80012e4:	d038      	beq.n	8001358 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80012e6:	4b20      	ldr	r3, [pc, #128]	@ (8001368 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80012ee:	4a1e      	ldr	r2, [pc, #120]	@ (8001368 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012f0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012f4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80012f6:	4b1d      	ldr	r3, [pc, #116]	@ (800136c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	2232      	movs	r2, #50	@ 0x32
 80012fc:	fb02 f303 	mul.w	r3, r2, r3
 8001300:	4a1b      	ldr	r2, [pc, #108]	@ (8001370 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001302:	fba2 2303 	umull	r2, r3, r2, r3
 8001306:	0c9b      	lsrs	r3, r3, #18
 8001308:	3301      	adds	r3, #1
 800130a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800130c:	e002      	b.n	8001314 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	3b01      	subs	r3, #1
 8001312:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001314:	4b14      	ldr	r3, [pc, #80]	@ (8001368 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001316:	695b      	ldr	r3, [r3, #20]
 8001318:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800131c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001320:	d102      	bne.n	8001328 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d1f2      	bne.n	800130e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001328:	4b0f      	ldr	r3, [pc, #60]	@ (8001368 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800132a:	695b      	ldr	r3, [r3, #20]
 800132c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001330:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001334:	d110      	bne.n	8001358 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001336:	2303      	movs	r3, #3
 8001338:	e00f      	b.n	800135a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800133a:	4b0b      	ldr	r3, [pc, #44]	@ (8001368 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001342:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001346:	d007      	beq.n	8001358 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001348:	4b07      	ldr	r3, [pc, #28]	@ (8001368 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001350:	4a05      	ldr	r2, [pc, #20]	@ (8001368 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001352:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001356:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001358:	2300      	movs	r3, #0
}
 800135a:	4618      	mov	r0, r3
 800135c:	3714      	adds	r7, #20
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	40007000 	.word	0x40007000
 800136c:	20000000 	.word	0x20000000
 8001370:	431bde83 	.word	0x431bde83

08001374 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b088      	sub	sp, #32
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d101      	bne.n	8001386 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001382:	2301      	movs	r3, #1
 8001384:	e3ca      	b.n	8001b1c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001386:	4b97      	ldr	r3, [pc, #604]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 8001388:	689b      	ldr	r3, [r3, #8]
 800138a:	f003 030c 	and.w	r3, r3, #12
 800138e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001390:	4b94      	ldr	r3, [pc, #592]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 8001392:	68db      	ldr	r3, [r3, #12]
 8001394:	f003 0303 	and.w	r3, r3, #3
 8001398:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f003 0310 	and.w	r3, r3, #16
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	f000 80e4 	beq.w	8001570 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80013a8:	69bb      	ldr	r3, [r7, #24]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d007      	beq.n	80013be <HAL_RCC_OscConfig+0x4a>
 80013ae:	69bb      	ldr	r3, [r7, #24]
 80013b0:	2b0c      	cmp	r3, #12
 80013b2:	f040 808b 	bne.w	80014cc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80013b6:	697b      	ldr	r3, [r7, #20]
 80013b8:	2b01      	cmp	r3, #1
 80013ba:	f040 8087 	bne.w	80014cc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80013be:	4b89      	ldr	r3, [pc, #548]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f003 0302 	and.w	r3, r3, #2
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d005      	beq.n	80013d6 <HAL_RCC_OscConfig+0x62>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	699b      	ldr	r3, [r3, #24]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d101      	bne.n	80013d6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e3a2      	b.n	8001b1c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	6a1a      	ldr	r2, [r3, #32]
 80013da:	4b82      	ldr	r3, [pc, #520]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f003 0308 	and.w	r3, r3, #8
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d004      	beq.n	80013f0 <HAL_RCC_OscConfig+0x7c>
 80013e6:	4b7f      	ldr	r3, [pc, #508]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80013ee:	e005      	b.n	80013fc <HAL_RCC_OscConfig+0x88>
 80013f0:	4b7c      	ldr	r3, [pc, #496]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 80013f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80013f6:	091b      	lsrs	r3, r3, #4
 80013f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80013fc:	4293      	cmp	r3, r2
 80013fe:	d223      	bcs.n	8001448 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6a1b      	ldr	r3, [r3, #32]
 8001404:	4618      	mov	r0, r3
 8001406:	f000 fd55 	bl	8001eb4 <RCC_SetFlashLatencyFromMSIRange>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001410:	2301      	movs	r3, #1
 8001412:	e383      	b.n	8001b1c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001414:	4b73      	ldr	r3, [pc, #460]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4a72      	ldr	r2, [pc, #456]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 800141a:	f043 0308 	orr.w	r3, r3, #8
 800141e:	6013      	str	r3, [r2, #0]
 8001420:	4b70      	ldr	r3, [pc, #448]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6a1b      	ldr	r3, [r3, #32]
 800142c:	496d      	ldr	r1, [pc, #436]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 800142e:	4313      	orrs	r3, r2
 8001430:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001432:	4b6c      	ldr	r3, [pc, #432]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	69db      	ldr	r3, [r3, #28]
 800143e:	021b      	lsls	r3, r3, #8
 8001440:	4968      	ldr	r1, [pc, #416]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 8001442:	4313      	orrs	r3, r2
 8001444:	604b      	str	r3, [r1, #4]
 8001446:	e025      	b.n	8001494 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001448:	4b66      	ldr	r3, [pc, #408]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a65      	ldr	r2, [pc, #404]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 800144e:	f043 0308 	orr.w	r3, r3, #8
 8001452:	6013      	str	r3, [r2, #0]
 8001454:	4b63      	ldr	r3, [pc, #396]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6a1b      	ldr	r3, [r3, #32]
 8001460:	4960      	ldr	r1, [pc, #384]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 8001462:	4313      	orrs	r3, r2
 8001464:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001466:	4b5f      	ldr	r3, [pc, #380]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	69db      	ldr	r3, [r3, #28]
 8001472:	021b      	lsls	r3, r3, #8
 8001474:	495b      	ldr	r1, [pc, #364]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 8001476:	4313      	orrs	r3, r2
 8001478:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800147a:	69bb      	ldr	r3, [r7, #24]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d109      	bne.n	8001494 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6a1b      	ldr	r3, [r3, #32]
 8001484:	4618      	mov	r0, r3
 8001486:	f000 fd15 	bl	8001eb4 <RCC_SetFlashLatencyFromMSIRange>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001490:	2301      	movs	r3, #1
 8001492:	e343      	b.n	8001b1c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001494:	f000 fc4a 	bl	8001d2c <HAL_RCC_GetSysClockFreq>
 8001498:	4602      	mov	r2, r0
 800149a:	4b52      	ldr	r3, [pc, #328]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 800149c:	689b      	ldr	r3, [r3, #8]
 800149e:	091b      	lsrs	r3, r3, #4
 80014a0:	f003 030f 	and.w	r3, r3, #15
 80014a4:	4950      	ldr	r1, [pc, #320]	@ (80015e8 <HAL_RCC_OscConfig+0x274>)
 80014a6:	5ccb      	ldrb	r3, [r1, r3]
 80014a8:	f003 031f 	and.w	r3, r3, #31
 80014ac:	fa22 f303 	lsr.w	r3, r2, r3
 80014b0:	4a4e      	ldr	r2, [pc, #312]	@ (80015ec <HAL_RCC_OscConfig+0x278>)
 80014b2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80014b4:	4b4e      	ldr	r3, [pc, #312]	@ (80015f0 <HAL_RCC_OscConfig+0x27c>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4618      	mov	r0, r3
 80014ba:	f7ff fb25 	bl	8000b08 <HAL_InitTick>
 80014be:	4603      	mov	r3, r0
 80014c0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80014c2:	7bfb      	ldrb	r3, [r7, #15]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d052      	beq.n	800156e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80014c8:	7bfb      	ldrb	r3, [r7, #15]
 80014ca:	e327      	b.n	8001b1c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	699b      	ldr	r3, [r3, #24]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d032      	beq.n	800153a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80014d4:	4b43      	ldr	r3, [pc, #268]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a42      	ldr	r2, [pc, #264]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 80014da:	f043 0301 	orr.w	r3, r3, #1
 80014de:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80014e0:	f7ff fb62 	bl	8000ba8 <HAL_GetTick>
 80014e4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80014e6:	e008      	b.n	80014fa <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80014e8:	f7ff fb5e 	bl	8000ba8 <HAL_GetTick>
 80014ec:	4602      	mov	r2, r0
 80014ee:	693b      	ldr	r3, [r7, #16]
 80014f0:	1ad3      	subs	r3, r2, r3
 80014f2:	2b02      	cmp	r3, #2
 80014f4:	d901      	bls.n	80014fa <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80014f6:	2303      	movs	r3, #3
 80014f8:	e310      	b.n	8001b1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80014fa:	4b3a      	ldr	r3, [pc, #232]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f003 0302 	and.w	r3, r3, #2
 8001502:	2b00      	cmp	r3, #0
 8001504:	d0f0      	beq.n	80014e8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001506:	4b37      	ldr	r3, [pc, #220]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4a36      	ldr	r2, [pc, #216]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 800150c:	f043 0308 	orr.w	r3, r3, #8
 8001510:	6013      	str	r3, [r2, #0]
 8001512:	4b34      	ldr	r3, [pc, #208]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6a1b      	ldr	r3, [r3, #32]
 800151e:	4931      	ldr	r1, [pc, #196]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 8001520:	4313      	orrs	r3, r2
 8001522:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001524:	4b2f      	ldr	r3, [pc, #188]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	69db      	ldr	r3, [r3, #28]
 8001530:	021b      	lsls	r3, r3, #8
 8001532:	492c      	ldr	r1, [pc, #176]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 8001534:	4313      	orrs	r3, r2
 8001536:	604b      	str	r3, [r1, #4]
 8001538:	e01a      	b.n	8001570 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800153a:	4b2a      	ldr	r3, [pc, #168]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a29      	ldr	r2, [pc, #164]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 8001540:	f023 0301 	bic.w	r3, r3, #1
 8001544:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001546:	f7ff fb2f 	bl	8000ba8 <HAL_GetTick>
 800154a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800154c:	e008      	b.n	8001560 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800154e:	f7ff fb2b 	bl	8000ba8 <HAL_GetTick>
 8001552:	4602      	mov	r2, r0
 8001554:	693b      	ldr	r3, [r7, #16]
 8001556:	1ad3      	subs	r3, r2, r3
 8001558:	2b02      	cmp	r3, #2
 800155a:	d901      	bls.n	8001560 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800155c:	2303      	movs	r3, #3
 800155e:	e2dd      	b.n	8001b1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001560:	4b20      	ldr	r3, [pc, #128]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 0302 	and.w	r3, r3, #2
 8001568:	2b00      	cmp	r3, #0
 800156a:	d1f0      	bne.n	800154e <HAL_RCC_OscConfig+0x1da>
 800156c:	e000      	b.n	8001570 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800156e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f003 0301 	and.w	r3, r3, #1
 8001578:	2b00      	cmp	r3, #0
 800157a:	d074      	beq.n	8001666 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800157c:	69bb      	ldr	r3, [r7, #24]
 800157e:	2b08      	cmp	r3, #8
 8001580:	d005      	beq.n	800158e <HAL_RCC_OscConfig+0x21a>
 8001582:	69bb      	ldr	r3, [r7, #24]
 8001584:	2b0c      	cmp	r3, #12
 8001586:	d10e      	bne.n	80015a6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	2b03      	cmp	r3, #3
 800158c:	d10b      	bne.n	80015a6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800158e:	4b15      	ldr	r3, [pc, #84]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001596:	2b00      	cmp	r3, #0
 8001598:	d064      	beq.n	8001664 <HAL_RCC_OscConfig+0x2f0>
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d160      	bne.n	8001664 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80015a2:	2301      	movs	r3, #1
 80015a4:	e2ba      	b.n	8001b1c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015ae:	d106      	bne.n	80015be <HAL_RCC_OscConfig+0x24a>
 80015b0:	4b0c      	ldr	r3, [pc, #48]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a0b      	ldr	r2, [pc, #44]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 80015b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015ba:	6013      	str	r3, [r2, #0]
 80015bc:	e026      	b.n	800160c <HAL_RCC_OscConfig+0x298>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80015c6:	d115      	bne.n	80015f4 <HAL_RCC_OscConfig+0x280>
 80015c8:	4b06      	ldr	r3, [pc, #24]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a05      	ldr	r2, [pc, #20]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 80015ce:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015d2:	6013      	str	r3, [r2, #0]
 80015d4:	4b03      	ldr	r3, [pc, #12]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4a02      	ldr	r2, [pc, #8]	@ (80015e4 <HAL_RCC_OscConfig+0x270>)
 80015da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015de:	6013      	str	r3, [r2, #0]
 80015e0:	e014      	b.n	800160c <HAL_RCC_OscConfig+0x298>
 80015e2:	bf00      	nop
 80015e4:	40021000 	.word	0x40021000
 80015e8:	08004a70 	.word	0x08004a70
 80015ec:	20000000 	.word	0x20000000
 80015f0:	20000004 	.word	0x20000004
 80015f4:	4ba0      	ldr	r3, [pc, #640]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a9f      	ldr	r2, [pc, #636]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 80015fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80015fe:	6013      	str	r3, [r2, #0]
 8001600:	4b9d      	ldr	r3, [pc, #628]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a9c      	ldr	r2, [pc, #624]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 8001606:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800160a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d013      	beq.n	800163c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001614:	f7ff fac8 	bl	8000ba8 <HAL_GetTick>
 8001618:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800161a:	e008      	b.n	800162e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800161c:	f7ff fac4 	bl	8000ba8 <HAL_GetTick>
 8001620:	4602      	mov	r2, r0
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	1ad3      	subs	r3, r2, r3
 8001626:	2b64      	cmp	r3, #100	@ 0x64
 8001628:	d901      	bls.n	800162e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800162a:	2303      	movs	r3, #3
 800162c:	e276      	b.n	8001b1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800162e:	4b92      	ldr	r3, [pc, #584]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001636:	2b00      	cmp	r3, #0
 8001638:	d0f0      	beq.n	800161c <HAL_RCC_OscConfig+0x2a8>
 800163a:	e014      	b.n	8001666 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800163c:	f7ff fab4 	bl	8000ba8 <HAL_GetTick>
 8001640:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001642:	e008      	b.n	8001656 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001644:	f7ff fab0 	bl	8000ba8 <HAL_GetTick>
 8001648:	4602      	mov	r2, r0
 800164a:	693b      	ldr	r3, [r7, #16]
 800164c:	1ad3      	subs	r3, r2, r3
 800164e:	2b64      	cmp	r3, #100	@ 0x64
 8001650:	d901      	bls.n	8001656 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001652:	2303      	movs	r3, #3
 8001654:	e262      	b.n	8001b1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001656:	4b88      	ldr	r3, [pc, #544]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800165e:	2b00      	cmp	r3, #0
 8001660:	d1f0      	bne.n	8001644 <HAL_RCC_OscConfig+0x2d0>
 8001662:	e000      	b.n	8001666 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001664:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f003 0302 	and.w	r3, r3, #2
 800166e:	2b00      	cmp	r3, #0
 8001670:	d060      	beq.n	8001734 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001672:	69bb      	ldr	r3, [r7, #24]
 8001674:	2b04      	cmp	r3, #4
 8001676:	d005      	beq.n	8001684 <HAL_RCC_OscConfig+0x310>
 8001678:	69bb      	ldr	r3, [r7, #24]
 800167a:	2b0c      	cmp	r3, #12
 800167c:	d119      	bne.n	80016b2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	2b02      	cmp	r3, #2
 8001682:	d116      	bne.n	80016b2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001684:	4b7c      	ldr	r3, [pc, #496]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800168c:	2b00      	cmp	r3, #0
 800168e:	d005      	beq.n	800169c <HAL_RCC_OscConfig+0x328>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d101      	bne.n	800169c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001698:	2301      	movs	r3, #1
 800169a:	e23f      	b.n	8001b1c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800169c:	4b76      	ldr	r3, [pc, #472]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	691b      	ldr	r3, [r3, #16]
 80016a8:	061b      	lsls	r3, r3, #24
 80016aa:	4973      	ldr	r1, [pc, #460]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 80016ac:	4313      	orrs	r3, r2
 80016ae:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80016b0:	e040      	b.n	8001734 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	68db      	ldr	r3, [r3, #12]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d023      	beq.n	8001702 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016ba:	4b6f      	ldr	r3, [pc, #444]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4a6e      	ldr	r2, [pc, #440]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 80016c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016c6:	f7ff fa6f 	bl	8000ba8 <HAL_GetTick>
 80016ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016cc:	e008      	b.n	80016e0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016ce:	f7ff fa6b 	bl	8000ba8 <HAL_GetTick>
 80016d2:	4602      	mov	r2, r0
 80016d4:	693b      	ldr	r3, [r7, #16]
 80016d6:	1ad3      	subs	r3, r2, r3
 80016d8:	2b02      	cmp	r3, #2
 80016da:	d901      	bls.n	80016e0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80016dc:	2303      	movs	r3, #3
 80016de:	e21d      	b.n	8001b1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016e0:	4b65      	ldr	r3, [pc, #404]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d0f0      	beq.n	80016ce <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016ec:	4b62      	ldr	r3, [pc, #392]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	691b      	ldr	r3, [r3, #16]
 80016f8:	061b      	lsls	r3, r3, #24
 80016fa:	495f      	ldr	r1, [pc, #380]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 80016fc:	4313      	orrs	r3, r2
 80016fe:	604b      	str	r3, [r1, #4]
 8001700:	e018      	b.n	8001734 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001702:	4b5d      	ldr	r3, [pc, #372]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4a5c      	ldr	r2, [pc, #368]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 8001708:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800170c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800170e:	f7ff fa4b 	bl	8000ba8 <HAL_GetTick>
 8001712:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001714:	e008      	b.n	8001728 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001716:	f7ff fa47 	bl	8000ba8 <HAL_GetTick>
 800171a:	4602      	mov	r2, r0
 800171c:	693b      	ldr	r3, [r7, #16]
 800171e:	1ad3      	subs	r3, r2, r3
 8001720:	2b02      	cmp	r3, #2
 8001722:	d901      	bls.n	8001728 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001724:	2303      	movs	r3, #3
 8001726:	e1f9      	b.n	8001b1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001728:	4b53      	ldr	r3, [pc, #332]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001730:	2b00      	cmp	r3, #0
 8001732:	d1f0      	bne.n	8001716 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f003 0308 	and.w	r3, r3, #8
 800173c:	2b00      	cmp	r3, #0
 800173e:	d03c      	beq.n	80017ba <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	695b      	ldr	r3, [r3, #20]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d01c      	beq.n	8001782 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001748:	4b4b      	ldr	r3, [pc, #300]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 800174a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800174e:	4a4a      	ldr	r2, [pc, #296]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 8001750:	f043 0301 	orr.w	r3, r3, #1
 8001754:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001758:	f7ff fa26 	bl	8000ba8 <HAL_GetTick>
 800175c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800175e:	e008      	b.n	8001772 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001760:	f7ff fa22 	bl	8000ba8 <HAL_GetTick>
 8001764:	4602      	mov	r2, r0
 8001766:	693b      	ldr	r3, [r7, #16]
 8001768:	1ad3      	subs	r3, r2, r3
 800176a:	2b02      	cmp	r3, #2
 800176c:	d901      	bls.n	8001772 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800176e:	2303      	movs	r3, #3
 8001770:	e1d4      	b.n	8001b1c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001772:	4b41      	ldr	r3, [pc, #260]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 8001774:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001778:	f003 0302 	and.w	r3, r3, #2
 800177c:	2b00      	cmp	r3, #0
 800177e:	d0ef      	beq.n	8001760 <HAL_RCC_OscConfig+0x3ec>
 8001780:	e01b      	b.n	80017ba <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001782:	4b3d      	ldr	r3, [pc, #244]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 8001784:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001788:	4a3b      	ldr	r2, [pc, #236]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 800178a:	f023 0301 	bic.w	r3, r3, #1
 800178e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001792:	f7ff fa09 	bl	8000ba8 <HAL_GetTick>
 8001796:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001798:	e008      	b.n	80017ac <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800179a:	f7ff fa05 	bl	8000ba8 <HAL_GetTick>
 800179e:	4602      	mov	r2, r0
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	1ad3      	subs	r3, r2, r3
 80017a4:	2b02      	cmp	r3, #2
 80017a6:	d901      	bls.n	80017ac <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80017a8:	2303      	movs	r3, #3
 80017aa:	e1b7      	b.n	8001b1c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80017ac:	4b32      	ldr	r3, [pc, #200]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 80017ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017b2:	f003 0302 	and.w	r3, r3, #2
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d1ef      	bne.n	800179a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f003 0304 	and.w	r3, r3, #4
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	f000 80a6 	beq.w	8001914 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017c8:	2300      	movs	r3, #0
 80017ca:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80017cc:	4b2a      	ldr	r3, [pc, #168]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 80017ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d10d      	bne.n	80017f4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017d8:	4b27      	ldr	r3, [pc, #156]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 80017da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017dc:	4a26      	ldr	r2, [pc, #152]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 80017de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80017e4:	4b24      	ldr	r3, [pc, #144]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 80017e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017ec:	60bb      	str	r3, [r7, #8]
 80017ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80017f0:	2301      	movs	r3, #1
 80017f2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017f4:	4b21      	ldr	r3, [pc, #132]	@ (800187c <HAL_RCC_OscConfig+0x508>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d118      	bne.n	8001832 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001800:	4b1e      	ldr	r3, [pc, #120]	@ (800187c <HAL_RCC_OscConfig+0x508>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a1d      	ldr	r2, [pc, #116]	@ (800187c <HAL_RCC_OscConfig+0x508>)
 8001806:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800180a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800180c:	f7ff f9cc 	bl	8000ba8 <HAL_GetTick>
 8001810:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001812:	e008      	b.n	8001826 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001814:	f7ff f9c8 	bl	8000ba8 <HAL_GetTick>
 8001818:	4602      	mov	r2, r0
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	1ad3      	subs	r3, r2, r3
 800181e:	2b02      	cmp	r3, #2
 8001820:	d901      	bls.n	8001826 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001822:	2303      	movs	r3, #3
 8001824:	e17a      	b.n	8001b1c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001826:	4b15      	ldr	r3, [pc, #84]	@ (800187c <HAL_RCC_OscConfig+0x508>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800182e:	2b00      	cmp	r3, #0
 8001830:	d0f0      	beq.n	8001814 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	689b      	ldr	r3, [r3, #8]
 8001836:	2b01      	cmp	r3, #1
 8001838:	d108      	bne.n	800184c <HAL_RCC_OscConfig+0x4d8>
 800183a:	4b0f      	ldr	r3, [pc, #60]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 800183c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001840:	4a0d      	ldr	r2, [pc, #52]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 8001842:	f043 0301 	orr.w	r3, r3, #1
 8001846:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800184a:	e029      	b.n	80018a0 <HAL_RCC_OscConfig+0x52c>
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	689b      	ldr	r3, [r3, #8]
 8001850:	2b05      	cmp	r3, #5
 8001852:	d115      	bne.n	8001880 <HAL_RCC_OscConfig+0x50c>
 8001854:	4b08      	ldr	r3, [pc, #32]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 8001856:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800185a:	4a07      	ldr	r2, [pc, #28]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 800185c:	f043 0304 	orr.w	r3, r3, #4
 8001860:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001864:	4b04      	ldr	r3, [pc, #16]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 8001866:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800186a:	4a03      	ldr	r2, [pc, #12]	@ (8001878 <HAL_RCC_OscConfig+0x504>)
 800186c:	f043 0301 	orr.w	r3, r3, #1
 8001870:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001874:	e014      	b.n	80018a0 <HAL_RCC_OscConfig+0x52c>
 8001876:	bf00      	nop
 8001878:	40021000 	.word	0x40021000
 800187c:	40007000 	.word	0x40007000
 8001880:	4b9c      	ldr	r3, [pc, #624]	@ (8001af4 <HAL_RCC_OscConfig+0x780>)
 8001882:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001886:	4a9b      	ldr	r2, [pc, #620]	@ (8001af4 <HAL_RCC_OscConfig+0x780>)
 8001888:	f023 0301 	bic.w	r3, r3, #1
 800188c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001890:	4b98      	ldr	r3, [pc, #608]	@ (8001af4 <HAL_RCC_OscConfig+0x780>)
 8001892:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001896:	4a97      	ldr	r2, [pc, #604]	@ (8001af4 <HAL_RCC_OscConfig+0x780>)
 8001898:	f023 0304 	bic.w	r3, r3, #4
 800189c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d016      	beq.n	80018d6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018a8:	f7ff f97e 	bl	8000ba8 <HAL_GetTick>
 80018ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80018ae:	e00a      	b.n	80018c6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018b0:	f7ff f97a 	bl	8000ba8 <HAL_GetTick>
 80018b4:	4602      	mov	r2, r0
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018be:	4293      	cmp	r3, r2
 80018c0:	d901      	bls.n	80018c6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80018c2:	2303      	movs	r3, #3
 80018c4:	e12a      	b.n	8001b1c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80018c6:	4b8b      	ldr	r3, [pc, #556]	@ (8001af4 <HAL_RCC_OscConfig+0x780>)
 80018c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018cc:	f003 0302 	and.w	r3, r3, #2
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d0ed      	beq.n	80018b0 <HAL_RCC_OscConfig+0x53c>
 80018d4:	e015      	b.n	8001902 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018d6:	f7ff f967 	bl	8000ba8 <HAL_GetTick>
 80018da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80018dc:	e00a      	b.n	80018f4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018de:	f7ff f963 	bl	8000ba8 <HAL_GetTick>
 80018e2:	4602      	mov	r2, r0
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	1ad3      	subs	r3, r2, r3
 80018e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d901      	bls.n	80018f4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80018f0:	2303      	movs	r3, #3
 80018f2:	e113      	b.n	8001b1c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80018f4:	4b7f      	ldr	r3, [pc, #508]	@ (8001af4 <HAL_RCC_OscConfig+0x780>)
 80018f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018fa:	f003 0302 	and.w	r3, r3, #2
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d1ed      	bne.n	80018de <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001902:	7ffb      	ldrb	r3, [r7, #31]
 8001904:	2b01      	cmp	r3, #1
 8001906:	d105      	bne.n	8001914 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001908:	4b7a      	ldr	r3, [pc, #488]	@ (8001af4 <HAL_RCC_OscConfig+0x780>)
 800190a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800190c:	4a79      	ldr	r2, [pc, #484]	@ (8001af4 <HAL_RCC_OscConfig+0x780>)
 800190e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001912:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001918:	2b00      	cmp	r3, #0
 800191a:	f000 80fe 	beq.w	8001b1a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001922:	2b02      	cmp	r3, #2
 8001924:	f040 80d0 	bne.w	8001ac8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001928:	4b72      	ldr	r3, [pc, #456]	@ (8001af4 <HAL_RCC_OscConfig+0x780>)
 800192a:	68db      	ldr	r3, [r3, #12]
 800192c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	f003 0203 	and.w	r2, r3, #3
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001938:	429a      	cmp	r2, r3
 800193a:	d130      	bne.n	800199e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001946:	3b01      	subs	r3, #1
 8001948:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800194a:	429a      	cmp	r2, r3
 800194c:	d127      	bne.n	800199e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001958:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800195a:	429a      	cmp	r2, r3
 800195c:	d11f      	bne.n	800199e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001964:	687a      	ldr	r2, [r7, #4]
 8001966:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001968:	2a07      	cmp	r2, #7
 800196a:	bf14      	ite	ne
 800196c:	2201      	movne	r2, #1
 800196e:	2200      	moveq	r2, #0
 8001970:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001972:	4293      	cmp	r3, r2
 8001974:	d113      	bne.n	800199e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001980:	085b      	lsrs	r3, r3, #1
 8001982:	3b01      	subs	r3, #1
 8001984:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001986:	429a      	cmp	r2, r3
 8001988:	d109      	bne.n	800199e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001994:	085b      	lsrs	r3, r3, #1
 8001996:	3b01      	subs	r3, #1
 8001998:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800199a:	429a      	cmp	r2, r3
 800199c:	d06e      	beq.n	8001a7c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800199e:	69bb      	ldr	r3, [r7, #24]
 80019a0:	2b0c      	cmp	r3, #12
 80019a2:	d069      	beq.n	8001a78 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80019a4:	4b53      	ldr	r3, [pc, #332]	@ (8001af4 <HAL_RCC_OscConfig+0x780>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d105      	bne.n	80019bc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80019b0:	4b50      	ldr	r3, [pc, #320]	@ (8001af4 <HAL_RCC_OscConfig+0x780>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d001      	beq.n	80019c0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80019bc:	2301      	movs	r3, #1
 80019be:	e0ad      	b.n	8001b1c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80019c0:	4b4c      	ldr	r3, [pc, #304]	@ (8001af4 <HAL_RCC_OscConfig+0x780>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a4b      	ldr	r2, [pc, #300]	@ (8001af4 <HAL_RCC_OscConfig+0x780>)
 80019c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80019ca:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80019cc:	f7ff f8ec 	bl	8000ba8 <HAL_GetTick>
 80019d0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019d2:	e008      	b.n	80019e6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019d4:	f7ff f8e8 	bl	8000ba8 <HAL_GetTick>
 80019d8:	4602      	mov	r2, r0
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	2b02      	cmp	r3, #2
 80019e0:	d901      	bls.n	80019e6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80019e2:	2303      	movs	r3, #3
 80019e4:	e09a      	b.n	8001b1c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019e6:	4b43      	ldr	r3, [pc, #268]	@ (8001af4 <HAL_RCC_OscConfig+0x780>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d1f0      	bne.n	80019d4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019f2:	4b40      	ldr	r3, [pc, #256]	@ (8001af4 <HAL_RCC_OscConfig+0x780>)
 80019f4:	68da      	ldr	r2, [r3, #12]
 80019f6:	4b40      	ldr	r3, [pc, #256]	@ (8001af8 <HAL_RCC_OscConfig+0x784>)
 80019f8:	4013      	ands	r3, r2
 80019fa:	687a      	ldr	r2, [r7, #4]
 80019fc:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80019fe:	687a      	ldr	r2, [r7, #4]
 8001a00:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001a02:	3a01      	subs	r2, #1
 8001a04:	0112      	lsls	r2, r2, #4
 8001a06:	4311      	orrs	r1, r2
 8001a08:	687a      	ldr	r2, [r7, #4]
 8001a0a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001a0c:	0212      	lsls	r2, r2, #8
 8001a0e:	4311      	orrs	r1, r2
 8001a10:	687a      	ldr	r2, [r7, #4]
 8001a12:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001a14:	0852      	lsrs	r2, r2, #1
 8001a16:	3a01      	subs	r2, #1
 8001a18:	0552      	lsls	r2, r2, #21
 8001a1a:	4311      	orrs	r1, r2
 8001a1c:	687a      	ldr	r2, [r7, #4]
 8001a1e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001a20:	0852      	lsrs	r2, r2, #1
 8001a22:	3a01      	subs	r2, #1
 8001a24:	0652      	lsls	r2, r2, #25
 8001a26:	4311      	orrs	r1, r2
 8001a28:	687a      	ldr	r2, [r7, #4]
 8001a2a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001a2c:	0912      	lsrs	r2, r2, #4
 8001a2e:	0452      	lsls	r2, r2, #17
 8001a30:	430a      	orrs	r2, r1
 8001a32:	4930      	ldr	r1, [pc, #192]	@ (8001af4 <HAL_RCC_OscConfig+0x780>)
 8001a34:	4313      	orrs	r3, r2
 8001a36:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001a38:	4b2e      	ldr	r3, [pc, #184]	@ (8001af4 <HAL_RCC_OscConfig+0x780>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a2d      	ldr	r2, [pc, #180]	@ (8001af4 <HAL_RCC_OscConfig+0x780>)
 8001a3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a42:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a44:	4b2b      	ldr	r3, [pc, #172]	@ (8001af4 <HAL_RCC_OscConfig+0x780>)
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	4a2a      	ldr	r2, [pc, #168]	@ (8001af4 <HAL_RCC_OscConfig+0x780>)
 8001a4a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a4e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001a50:	f7ff f8aa 	bl	8000ba8 <HAL_GetTick>
 8001a54:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a56:	e008      	b.n	8001a6a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a58:	f7ff f8a6 	bl	8000ba8 <HAL_GetTick>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	693b      	ldr	r3, [r7, #16]
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	2b02      	cmp	r3, #2
 8001a64:	d901      	bls.n	8001a6a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001a66:	2303      	movs	r3, #3
 8001a68:	e058      	b.n	8001b1c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a6a:	4b22      	ldr	r3, [pc, #136]	@ (8001af4 <HAL_RCC_OscConfig+0x780>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d0f0      	beq.n	8001a58 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a76:	e050      	b.n	8001b1a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	e04f      	b.n	8001b1c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a7c:	4b1d      	ldr	r3, [pc, #116]	@ (8001af4 <HAL_RCC_OscConfig+0x780>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d148      	bne.n	8001b1a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001a88:	4b1a      	ldr	r3, [pc, #104]	@ (8001af4 <HAL_RCC_OscConfig+0x780>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a19      	ldr	r2, [pc, #100]	@ (8001af4 <HAL_RCC_OscConfig+0x780>)
 8001a8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a92:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a94:	4b17      	ldr	r3, [pc, #92]	@ (8001af4 <HAL_RCC_OscConfig+0x780>)
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	4a16      	ldr	r2, [pc, #88]	@ (8001af4 <HAL_RCC_OscConfig+0x780>)
 8001a9a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a9e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001aa0:	f7ff f882 	bl	8000ba8 <HAL_GetTick>
 8001aa4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001aa6:	e008      	b.n	8001aba <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001aa8:	f7ff f87e 	bl	8000ba8 <HAL_GetTick>
 8001aac:	4602      	mov	r2, r0
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	2b02      	cmp	r3, #2
 8001ab4:	d901      	bls.n	8001aba <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	e030      	b.n	8001b1c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001aba:	4b0e      	ldr	r3, [pc, #56]	@ (8001af4 <HAL_RCC_OscConfig+0x780>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d0f0      	beq.n	8001aa8 <HAL_RCC_OscConfig+0x734>
 8001ac6:	e028      	b.n	8001b1a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001ac8:	69bb      	ldr	r3, [r7, #24]
 8001aca:	2b0c      	cmp	r3, #12
 8001acc:	d023      	beq.n	8001b16 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ace:	4b09      	ldr	r3, [pc, #36]	@ (8001af4 <HAL_RCC_OscConfig+0x780>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a08      	ldr	r2, [pc, #32]	@ (8001af4 <HAL_RCC_OscConfig+0x780>)
 8001ad4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001ad8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ada:	f7ff f865 	bl	8000ba8 <HAL_GetTick>
 8001ade:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ae0:	e00c      	b.n	8001afc <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ae2:	f7ff f861 	bl	8000ba8 <HAL_GetTick>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	1ad3      	subs	r3, r2, r3
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	d905      	bls.n	8001afc <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001af0:	2303      	movs	r3, #3
 8001af2:	e013      	b.n	8001b1c <HAL_RCC_OscConfig+0x7a8>
 8001af4:	40021000 	.word	0x40021000
 8001af8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001afc:	4b09      	ldr	r3, [pc, #36]	@ (8001b24 <HAL_RCC_OscConfig+0x7b0>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d1ec      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001b08:	4b06      	ldr	r3, [pc, #24]	@ (8001b24 <HAL_RCC_OscConfig+0x7b0>)
 8001b0a:	68da      	ldr	r2, [r3, #12]
 8001b0c:	4905      	ldr	r1, [pc, #20]	@ (8001b24 <HAL_RCC_OscConfig+0x7b0>)
 8001b0e:	4b06      	ldr	r3, [pc, #24]	@ (8001b28 <HAL_RCC_OscConfig+0x7b4>)
 8001b10:	4013      	ands	r3, r2
 8001b12:	60cb      	str	r3, [r1, #12]
 8001b14:	e001      	b.n	8001b1a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	e000      	b.n	8001b1c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001b1a:	2300      	movs	r3, #0
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	3720      	adds	r7, #32
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	40021000 	.word	0x40021000
 8001b28:	feeefffc 	.word	0xfeeefffc

08001b2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b084      	sub	sp, #16
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
 8001b34:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d101      	bne.n	8001b40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	e0e7      	b.n	8001d10 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b40:	4b75      	ldr	r3, [pc, #468]	@ (8001d18 <HAL_RCC_ClockConfig+0x1ec>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f003 0307 	and.w	r3, r3, #7
 8001b48:	683a      	ldr	r2, [r7, #0]
 8001b4a:	429a      	cmp	r2, r3
 8001b4c:	d910      	bls.n	8001b70 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b4e:	4b72      	ldr	r3, [pc, #456]	@ (8001d18 <HAL_RCC_ClockConfig+0x1ec>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f023 0207 	bic.w	r2, r3, #7
 8001b56:	4970      	ldr	r1, [pc, #448]	@ (8001d18 <HAL_RCC_ClockConfig+0x1ec>)
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b5e:	4b6e      	ldr	r3, [pc, #440]	@ (8001d18 <HAL_RCC_ClockConfig+0x1ec>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f003 0307 	and.w	r3, r3, #7
 8001b66:	683a      	ldr	r2, [r7, #0]
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d001      	beq.n	8001b70 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e0cf      	b.n	8001d10 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f003 0302 	and.w	r3, r3, #2
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d010      	beq.n	8001b9e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	689a      	ldr	r2, [r3, #8]
 8001b80:	4b66      	ldr	r3, [pc, #408]	@ (8001d1c <HAL_RCC_ClockConfig+0x1f0>)
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	d908      	bls.n	8001b9e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b8c:	4b63      	ldr	r3, [pc, #396]	@ (8001d1c <HAL_RCC_ClockConfig+0x1f0>)
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	4960      	ldr	r1, [pc, #384]	@ (8001d1c <HAL_RCC_ClockConfig+0x1f0>)
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 0301 	and.w	r3, r3, #1
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d04c      	beq.n	8001c44 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	2b03      	cmp	r3, #3
 8001bb0:	d107      	bne.n	8001bc2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bb2:	4b5a      	ldr	r3, [pc, #360]	@ (8001d1c <HAL_RCC_ClockConfig+0x1f0>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d121      	bne.n	8001c02 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e0a6      	b.n	8001d10 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	2b02      	cmp	r3, #2
 8001bc8:	d107      	bne.n	8001bda <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bca:	4b54      	ldr	r3, [pc, #336]	@ (8001d1c <HAL_RCC_ClockConfig+0x1f0>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d115      	bne.n	8001c02 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e09a      	b.n	8001d10 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d107      	bne.n	8001bf2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001be2:	4b4e      	ldr	r3, [pc, #312]	@ (8001d1c <HAL_RCC_ClockConfig+0x1f0>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f003 0302 	and.w	r3, r3, #2
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d109      	bne.n	8001c02 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	e08e      	b.n	8001d10 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bf2:	4b4a      	ldr	r3, [pc, #296]	@ (8001d1c <HAL_RCC_ClockConfig+0x1f0>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d101      	bne.n	8001c02 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e086      	b.n	8001d10 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c02:	4b46      	ldr	r3, [pc, #280]	@ (8001d1c <HAL_RCC_ClockConfig+0x1f0>)
 8001c04:	689b      	ldr	r3, [r3, #8]
 8001c06:	f023 0203 	bic.w	r2, r3, #3
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	4943      	ldr	r1, [pc, #268]	@ (8001d1c <HAL_RCC_ClockConfig+0x1f0>)
 8001c10:	4313      	orrs	r3, r2
 8001c12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c14:	f7fe ffc8 	bl	8000ba8 <HAL_GetTick>
 8001c18:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c1a:	e00a      	b.n	8001c32 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c1c:	f7fe ffc4 	bl	8000ba8 <HAL_GetTick>
 8001c20:	4602      	mov	r2, r0
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d901      	bls.n	8001c32 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	e06e      	b.n	8001d10 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c32:	4b3a      	ldr	r3, [pc, #232]	@ (8001d1c <HAL_RCC_ClockConfig+0x1f0>)
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	f003 020c 	and.w	r2, r3, #12
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	009b      	lsls	r3, r3, #2
 8001c40:	429a      	cmp	r2, r3
 8001c42:	d1eb      	bne.n	8001c1c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f003 0302 	and.w	r3, r3, #2
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d010      	beq.n	8001c72 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	689a      	ldr	r2, [r3, #8]
 8001c54:	4b31      	ldr	r3, [pc, #196]	@ (8001d1c <HAL_RCC_ClockConfig+0x1f0>)
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	d208      	bcs.n	8001c72 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c60:	4b2e      	ldr	r3, [pc, #184]	@ (8001d1c <HAL_RCC_ClockConfig+0x1f0>)
 8001c62:	689b      	ldr	r3, [r3, #8]
 8001c64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	492b      	ldr	r1, [pc, #172]	@ (8001d1c <HAL_RCC_ClockConfig+0x1f0>)
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c72:	4b29      	ldr	r3, [pc, #164]	@ (8001d18 <HAL_RCC_ClockConfig+0x1ec>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f003 0307 	and.w	r3, r3, #7
 8001c7a:	683a      	ldr	r2, [r7, #0]
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	d210      	bcs.n	8001ca2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c80:	4b25      	ldr	r3, [pc, #148]	@ (8001d18 <HAL_RCC_ClockConfig+0x1ec>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f023 0207 	bic.w	r2, r3, #7
 8001c88:	4923      	ldr	r1, [pc, #140]	@ (8001d18 <HAL_RCC_ClockConfig+0x1ec>)
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c90:	4b21      	ldr	r3, [pc, #132]	@ (8001d18 <HAL_RCC_ClockConfig+0x1ec>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f003 0307 	and.w	r3, r3, #7
 8001c98:	683a      	ldr	r2, [r7, #0]
 8001c9a:	429a      	cmp	r2, r3
 8001c9c:	d001      	beq.n	8001ca2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e036      	b.n	8001d10 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f003 0304 	and.w	r3, r3, #4
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d008      	beq.n	8001cc0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cae:	4b1b      	ldr	r3, [pc, #108]	@ (8001d1c <HAL_RCC_ClockConfig+0x1f0>)
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	68db      	ldr	r3, [r3, #12]
 8001cba:	4918      	ldr	r1, [pc, #96]	@ (8001d1c <HAL_RCC_ClockConfig+0x1f0>)
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f003 0308 	and.w	r3, r3, #8
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d009      	beq.n	8001ce0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ccc:	4b13      	ldr	r3, [pc, #76]	@ (8001d1c <HAL_RCC_ClockConfig+0x1f0>)
 8001cce:	689b      	ldr	r3, [r3, #8]
 8001cd0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	691b      	ldr	r3, [r3, #16]
 8001cd8:	00db      	lsls	r3, r3, #3
 8001cda:	4910      	ldr	r1, [pc, #64]	@ (8001d1c <HAL_RCC_ClockConfig+0x1f0>)
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001ce0:	f000 f824 	bl	8001d2c <HAL_RCC_GetSysClockFreq>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	4b0d      	ldr	r3, [pc, #52]	@ (8001d1c <HAL_RCC_ClockConfig+0x1f0>)
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	091b      	lsrs	r3, r3, #4
 8001cec:	f003 030f 	and.w	r3, r3, #15
 8001cf0:	490b      	ldr	r1, [pc, #44]	@ (8001d20 <HAL_RCC_ClockConfig+0x1f4>)
 8001cf2:	5ccb      	ldrb	r3, [r1, r3]
 8001cf4:	f003 031f 	and.w	r3, r3, #31
 8001cf8:	fa22 f303 	lsr.w	r3, r2, r3
 8001cfc:	4a09      	ldr	r2, [pc, #36]	@ (8001d24 <HAL_RCC_ClockConfig+0x1f8>)
 8001cfe:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001d00:	4b09      	ldr	r3, [pc, #36]	@ (8001d28 <HAL_RCC_ClockConfig+0x1fc>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4618      	mov	r0, r3
 8001d06:	f7fe feff 	bl	8000b08 <HAL_InitTick>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	72fb      	strb	r3, [r7, #11]

  return status;
 8001d0e:	7afb      	ldrb	r3, [r7, #11]
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	3710      	adds	r7, #16
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	40022000 	.word	0x40022000
 8001d1c:	40021000 	.word	0x40021000
 8001d20:	08004a70 	.word	0x08004a70
 8001d24:	20000000 	.word	0x20000000
 8001d28:	20000004 	.word	0x20000004

08001d2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b089      	sub	sp, #36	@ 0x24
 8001d30:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001d32:	2300      	movs	r3, #0
 8001d34:	61fb      	str	r3, [r7, #28]
 8001d36:	2300      	movs	r3, #0
 8001d38:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d3a:	4b3e      	ldr	r3, [pc, #248]	@ (8001e34 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	f003 030c 	and.w	r3, r3, #12
 8001d42:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d44:	4b3b      	ldr	r3, [pc, #236]	@ (8001e34 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d46:	68db      	ldr	r3, [r3, #12]
 8001d48:	f003 0303 	and.w	r3, r3, #3
 8001d4c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d005      	beq.n	8001d60 <HAL_RCC_GetSysClockFreq+0x34>
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	2b0c      	cmp	r3, #12
 8001d58:	d121      	bne.n	8001d9e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	2b01      	cmp	r3, #1
 8001d5e:	d11e      	bne.n	8001d9e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001d60:	4b34      	ldr	r3, [pc, #208]	@ (8001e34 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f003 0308 	and.w	r3, r3, #8
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d107      	bne.n	8001d7c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001d6c:	4b31      	ldr	r3, [pc, #196]	@ (8001e34 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d72:	0a1b      	lsrs	r3, r3, #8
 8001d74:	f003 030f 	and.w	r3, r3, #15
 8001d78:	61fb      	str	r3, [r7, #28]
 8001d7a:	e005      	b.n	8001d88 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001d7c:	4b2d      	ldr	r3, [pc, #180]	@ (8001e34 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	091b      	lsrs	r3, r3, #4
 8001d82:	f003 030f 	and.w	r3, r3, #15
 8001d86:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001d88:	4a2b      	ldr	r2, [pc, #172]	@ (8001e38 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001d8a:	69fb      	ldr	r3, [r7, #28]
 8001d8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d90:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d10d      	bne.n	8001db4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001d98:	69fb      	ldr	r3, [r7, #28]
 8001d9a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d9c:	e00a      	b.n	8001db4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001d9e:	693b      	ldr	r3, [r7, #16]
 8001da0:	2b04      	cmp	r3, #4
 8001da2:	d102      	bne.n	8001daa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001da4:	4b25      	ldr	r3, [pc, #148]	@ (8001e3c <HAL_RCC_GetSysClockFreq+0x110>)
 8001da6:	61bb      	str	r3, [r7, #24]
 8001da8:	e004      	b.n	8001db4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	2b08      	cmp	r3, #8
 8001dae:	d101      	bne.n	8001db4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001db0:	4b23      	ldr	r3, [pc, #140]	@ (8001e40 <HAL_RCC_GetSysClockFreq+0x114>)
 8001db2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	2b0c      	cmp	r3, #12
 8001db8:	d134      	bne.n	8001e24 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001dba:	4b1e      	ldr	r3, [pc, #120]	@ (8001e34 <HAL_RCC_GetSysClockFreq+0x108>)
 8001dbc:	68db      	ldr	r3, [r3, #12]
 8001dbe:	f003 0303 	and.w	r3, r3, #3
 8001dc2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001dc4:	68bb      	ldr	r3, [r7, #8]
 8001dc6:	2b02      	cmp	r3, #2
 8001dc8:	d003      	beq.n	8001dd2 <HAL_RCC_GetSysClockFreq+0xa6>
 8001dca:	68bb      	ldr	r3, [r7, #8]
 8001dcc:	2b03      	cmp	r3, #3
 8001dce:	d003      	beq.n	8001dd8 <HAL_RCC_GetSysClockFreq+0xac>
 8001dd0:	e005      	b.n	8001dde <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001dd2:	4b1a      	ldr	r3, [pc, #104]	@ (8001e3c <HAL_RCC_GetSysClockFreq+0x110>)
 8001dd4:	617b      	str	r3, [r7, #20]
      break;
 8001dd6:	e005      	b.n	8001de4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001dd8:	4b19      	ldr	r3, [pc, #100]	@ (8001e40 <HAL_RCC_GetSysClockFreq+0x114>)
 8001dda:	617b      	str	r3, [r7, #20]
      break;
 8001ddc:	e002      	b.n	8001de4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	617b      	str	r3, [r7, #20]
      break;
 8001de2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001de4:	4b13      	ldr	r3, [pc, #76]	@ (8001e34 <HAL_RCC_GetSysClockFreq+0x108>)
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	091b      	lsrs	r3, r3, #4
 8001dea:	f003 0307 	and.w	r3, r3, #7
 8001dee:	3301      	adds	r3, #1
 8001df0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001df2:	4b10      	ldr	r3, [pc, #64]	@ (8001e34 <HAL_RCC_GetSysClockFreq+0x108>)
 8001df4:	68db      	ldr	r3, [r3, #12]
 8001df6:	0a1b      	lsrs	r3, r3, #8
 8001df8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001dfc:	697a      	ldr	r2, [r7, #20]
 8001dfe:	fb03 f202 	mul.w	r2, r3, r2
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e08:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001e0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001e34 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e0c:	68db      	ldr	r3, [r3, #12]
 8001e0e:	0e5b      	lsrs	r3, r3, #25
 8001e10:	f003 0303 	and.w	r3, r3, #3
 8001e14:	3301      	adds	r3, #1
 8001e16:	005b      	lsls	r3, r3, #1
 8001e18:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001e1a:	697a      	ldr	r2, [r7, #20]
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e22:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001e24:	69bb      	ldr	r3, [r7, #24]
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3724      	adds	r7, #36	@ 0x24
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop
 8001e34:	40021000 	.word	0x40021000
 8001e38:	08004a88 	.word	0x08004a88
 8001e3c:	00f42400 	.word	0x00f42400
 8001e40:	007a1200 	.word	0x007a1200

08001e44 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e48:	4b03      	ldr	r3, [pc, #12]	@ (8001e58 <HAL_RCC_GetHCLKFreq+0x14>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	20000000 	.word	0x20000000

08001e5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001e60:	f7ff fff0 	bl	8001e44 <HAL_RCC_GetHCLKFreq>
 8001e64:	4602      	mov	r2, r0
 8001e66:	4b06      	ldr	r3, [pc, #24]	@ (8001e80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e68:	689b      	ldr	r3, [r3, #8]
 8001e6a:	0a1b      	lsrs	r3, r3, #8
 8001e6c:	f003 0307 	and.w	r3, r3, #7
 8001e70:	4904      	ldr	r1, [pc, #16]	@ (8001e84 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e72:	5ccb      	ldrb	r3, [r1, r3]
 8001e74:	f003 031f 	and.w	r3, r3, #31
 8001e78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	40021000 	.word	0x40021000
 8001e84:	08004a80 	.word	0x08004a80

08001e88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001e8c:	f7ff ffda 	bl	8001e44 <HAL_RCC_GetHCLKFreq>
 8001e90:	4602      	mov	r2, r0
 8001e92:	4b06      	ldr	r3, [pc, #24]	@ (8001eac <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	0adb      	lsrs	r3, r3, #11
 8001e98:	f003 0307 	and.w	r3, r3, #7
 8001e9c:	4904      	ldr	r1, [pc, #16]	@ (8001eb0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001e9e:	5ccb      	ldrb	r3, [r1, r3]
 8001ea0:	f003 031f 	and.w	r3, r3, #31
 8001ea4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	40021000 	.word	0x40021000
 8001eb0:	08004a80 	.word	0x08004a80

08001eb4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b086      	sub	sp, #24
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001ec0:	4b2a      	ldr	r3, [pc, #168]	@ (8001f6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ec2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ec4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d003      	beq.n	8001ed4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001ecc:	f7ff f9ee 	bl	80012ac <HAL_PWREx_GetVoltageRange>
 8001ed0:	6178      	str	r0, [r7, #20]
 8001ed2:	e014      	b.n	8001efe <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001ed4:	4b25      	ldr	r3, [pc, #148]	@ (8001f6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ed6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ed8:	4a24      	ldr	r2, [pc, #144]	@ (8001f6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001eda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ede:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ee0:	4b22      	ldr	r3, [pc, #136]	@ (8001f6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ee2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ee4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ee8:	60fb      	str	r3, [r7, #12]
 8001eea:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001eec:	f7ff f9de 	bl	80012ac <HAL_PWREx_GetVoltageRange>
 8001ef0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001ef2:	4b1e      	ldr	r3, [pc, #120]	@ (8001f6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ef4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ef6:	4a1d      	ldr	r2, [pc, #116]	@ (8001f6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ef8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001efc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f04:	d10b      	bne.n	8001f1e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2b80      	cmp	r3, #128	@ 0x80
 8001f0a:	d919      	bls.n	8001f40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2ba0      	cmp	r3, #160	@ 0xa0
 8001f10:	d902      	bls.n	8001f18 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001f12:	2302      	movs	r3, #2
 8001f14:	613b      	str	r3, [r7, #16]
 8001f16:	e013      	b.n	8001f40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001f18:	2301      	movs	r3, #1
 8001f1a:	613b      	str	r3, [r7, #16]
 8001f1c:	e010      	b.n	8001f40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2b80      	cmp	r3, #128	@ 0x80
 8001f22:	d902      	bls.n	8001f2a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001f24:	2303      	movs	r3, #3
 8001f26:	613b      	str	r3, [r7, #16]
 8001f28:	e00a      	b.n	8001f40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2b80      	cmp	r3, #128	@ 0x80
 8001f2e:	d102      	bne.n	8001f36 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001f30:	2302      	movs	r3, #2
 8001f32:	613b      	str	r3, [r7, #16]
 8001f34:	e004      	b.n	8001f40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	2b70      	cmp	r3, #112	@ 0x70
 8001f3a:	d101      	bne.n	8001f40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001f40:	4b0b      	ldr	r3, [pc, #44]	@ (8001f70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f023 0207 	bic.w	r2, r3, #7
 8001f48:	4909      	ldr	r1, [pc, #36]	@ (8001f70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001f50:	4b07      	ldr	r3, [pc, #28]	@ (8001f70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f003 0307 	and.w	r3, r3, #7
 8001f58:	693a      	ldr	r2, [r7, #16]
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	d001      	beq.n	8001f62 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e000      	b.n	8001f64 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001f62:	2300      	movs	r3, #0
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	3718      	adds	r7, #24
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	40021000 	.word	0x40021000
 8001f70:	40022000 	.word	0x40022000

08001f74 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b086      	sub	sp, #24
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001f80:	2300      	movs	r3, #0
 8001f82:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d041      	beq.n	8002014 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001f94:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001f98:	d02a      	beq.n	8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8001f9a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001f9e:	d824      	bhi.n	8001fea <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001fa0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001fa4:	d008      	beq.n	8001fb8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001fa6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001faa:	d81e      	bhi.n	8001fea <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d00a      	beq.n	8001fc6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001fb0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001fb4:	d010      	beq.n	8001fd8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8001fb6:	e018      	b.n	8001fea <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001fb8:	4b86      	ldr	r3, [pc, #536]	@ (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fba:	68db      	ldr	r3, [r3, #12]
 8001fbc:	4a85      	ldr	r2, [pc, #532]	@ (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fbe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fc2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001fc4:	e015      	b.n	8001ff2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	3304      	adds	r3, #4
 8001fca:	2100      	movs	r1, #0
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f000 fabb 	bl	8002548 <RCCEx_PLLSAI1_Config>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001fd6:	e00c      	b.n	8001ff2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	3320      	adds	r3, #32
 8001fdc:	2100      	movs	r1, #0
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f000 fba6 	bl	8002730 <RCCEx_PLLSAI2_Config>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001fe8:	e003      	b.n	8001ff2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	74fb      	strb	r3, [r7, #19]
      break;
 8001fee:	e000      	b.n	8001ff2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8001ff0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001ff2:	7cfb      	ldrb	r3, [r7, #19]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d10b      	bne.n	8002010 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001ff8:	4b76      	ldr	r3, [pc, #472]	@ (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ffa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ffe:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002006:	4973      	ldr	r1, [pc, #460]	@ (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002008:	4313      	orrs	r3, r2
 800200a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800200e:	e001      	b.n	8002014 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002010:	7cfb      	ldrb	r3, [r7, #19]
 8002012:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800201c:	2b00      	cmp	r3, #0
 800201e:	d041      	beq.n	80020a4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002024:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002028:	d02a      	beq.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800202a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800202e:	d824      	bhi.n	800207a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002030:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002034:	d008      	beq.n	8002048 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002036:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800203a:	d81e      	bhi.n	800207a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800203c:	2b00      	cmp	r3, #0
 800203e:	d00a      	beq.n	8002056 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002040:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002044:	d010      	beq.n	8002068 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002046:	e018      	b.n	800207a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002048:	4b62      	ldr	r3, [pc, #392]	@ (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800204a:	68db      	ldr	r3, [r3, #12]
 800204c:	4a61      	ldr	r2, [pc, #388]	@ (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800204e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002052:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002054:	e015      	b.n	8002082 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	3304      	adds	r3, #4
 800205a:	2100      	movs	r1, #0
 800205c:	4618      	mov	r0, r3
 800205e:	f000 fa73 	bl	8002548 <RCCEx_PLLSAI1_Config>
 8002062:	4603      	mov	r3, r0
 8002064:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002066:	e00c      	b.n	8002082 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	3320      	adds	r3, #32
 800206c:	2100      	movs	r1, #0
 800206e:	4618      	mov	r0, r3
 8002070:	f000 fb5e 	bl	8002730 <RCCEx_PLLSAI2_Config>
 8002074:	4603      	mov	r3, r0
 8002076:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002078:	e003      	b.n	8002082 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	74fb      	strb	r3, [r7, #19]
      break;
 800207e:	e000      	b.n	8002082 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002080:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002082:	7cfb      	ldrb	r3, [r7, #19]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d10b      	bne.n	80020a0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002088:	4b52      	ldr	r3, [pc, #328]	@ (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800208a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800208e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002096:	494f      	ldr	r1, [pc, #316]	@ (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002098:	4313      	orrs	r3, r2
 800209a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800209e:	e001      	b.n	80020a4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80020a0:	7cfb      	ldrb	r3, [r7, #19]
 80020a2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	f000 80a0 	beq.w	80021f2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020b2:	2300      	movs	r3, #0
 80020b4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80020b6:	4b47      	ldr	r3, [pc, #284]	@ (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d101      	bne.n	80020c6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80020c2:	2301      	movs	r3, #1
 80020c4:	e000      	b.n	80020c8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80020c6:	2300      	movs	r3, #0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d00d      	beq.n	80020e8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020cc:	4b41      	ldr	r3, [pc, #260]	@ (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020d0:	4a40      	ldr	r2, [pc, #256]	@ (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80020d8:	4b3e      	ldr	r3, [pc, #248]	@ (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020e0:	60bb      	str	r3, [r7, #8]
 80020e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020e4:	2301      	movs	r3, #1
 80020e6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80020e8:	4b3b      	ldr	r3, [pc, #236]	@ (80021d8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a3a      	ldr	r2, [pc, #232]	@ (80021d8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80020ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020f2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80020f4:	f7fe fd58 	bl	8000ba8 <HAL_GetTick>
 80020f8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80020fa:	e009      	b.n	8002110 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020fc:	f7fe fd54 	bl	8000ba8 <HAL_GetTick>
 8002100:	4602      	mov	r2, r0
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	1ad3      	subs	r3, r2, r3
 8002106:	2b02      	cmp	r3, #2
 8002108:	d902      	bls.n	8002110 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800210a:	2303      	movs	r3, #3
 800210c:	74fb      	strb	r3, [r7, #19]
        break;
 800210e:	e005      	b.n	800211c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002110:	4b31      	ldr	r3, [pc, #196]	@ (80021d8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002118:	2b00      	cmp	r3, #0
 800211a:	d0ef      	beq.n	80020fc <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800211c:	7cfb      	ldrb	r3, [r7, #19]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d15c      	bne.n	80021dc <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002122:	4b2c      	ldr	r3, [pc, #176]	@ (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002124:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002128:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800212c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d01f      	beq.n	8002174 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800213a:	697a      	ldr	r2, [r7, #20]
 800213c:	429a      	cmp	r2, r3
 800213e:	d019      	beq.n	8002174 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002140:	4b24      	ldr	r3, [pc, #144]	@ (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002142:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002146:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800214a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800214c:	4b21      	ldr	r3, [pc, #132]	@ (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800214e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002152:	4a20      	ldr	r2, [pc, #128]	@ (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002154:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002158:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800215c:	4b1d      	ldr	r3, [pc, #116]	@ (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800215e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002162:	4a1c      	ldr	r2, [pc, #112]	@ (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002164:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002168:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800216c:	4a19      	ldr	r2, [pc, #100]	@ (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	f003 0301 	and.w	r3, r3, #1
 800217a:	2b00      	cmp	r3, #0
 800217c:	d016      	beq.n	80021ac <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800217e:	f7fe fd13 	bl	8000ba8 <HAL_GetTick>
 8002182:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002184:	e00b      	b.n	800219e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002186:	f7fe fd0f 	bl	8000ba8 <HAL_GetTick>
 800218a:	4602      	mov	r2, r0
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	1ad3      	subs	r3, r2, r3
 8002190:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002194:	4293      	cmp	r3, r2
 8002196:	d902      	bls.n	800219e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002198:	2303      	movs	r3, #3
 800219a:	74fb      	strb	r3, [r7, #19]
            break;
 800219c:	e006      	b.n	80021ac <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800219e:	4b0d      	ldr	r3, [pc, #52]	@ (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021a4:	f003 0302 	and.w	r3, r3, #2
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d0ec      	beq.n	8002186 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80021ac:	7cfb      	ldrb	r3, [r7, #19]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d10c      	bne.n	80021cc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80021b2:	4b08      	ldr	r3, [pc, #32]	@ (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80021c2:	4904      	ldr	r1, [pc, #16]	@ (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021c4:	4313      	orrs	r3, r2
 80021c6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80021ca:	e009      	b.n	80021e0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80021cc:	7cfb      	ldrb	r3, [r7, #19]
 80021ce:	74bb      	strb	r3, [r7, #18]
 80021d0:	e006      	b.n	80021e0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80021d2:	bf00      	nop
 80021d4:	40021000 	.word	0x40021000
 80021d8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80021dc:	7cfb      	ldrb	r3, [r7, #19]
 80021de:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80021e0:	7c7b      	ldrb	r3, [r7, #17]
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d105      	bne.n	80021f2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021e6:	4b9e      	ldr	r3, [pc, #632]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021ea:	4a9d      	ldr	r2, [pc, #628]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80021f0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f003 0301 	and.w	r3, r3, #1
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d00a      	beq.n	8002214 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80021fe:	4b98      	ldr	r3, [pc, #608]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002200:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002204:	f023 0203 	bic.w	r2, r3, #3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800220c:	4994      	ldr	r1, [pc, #592]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800220e:	4313      	orrs	r3, r2
 8002210:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f003 0302 	and.w	r3, r3, #2
 800221c:	2b00      	cmp	r3, #0
 800221e:	d00a      	beq.n	8002236 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002220:	4b8f      	ldr	r3, [pc, #572]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002222:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002226:	f023 020c 	bic.w	r2, r3, #12
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800222e:	498c      	ldr	r1, [pc, #560]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002230:	4313      	orrs	r3, r2
 8002232:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f003 0304 	and.w	r3, r3, #4
 800223e:	2b00      	cmp	r3, #0
 8002240:	d00a      	beq.n	8002258 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002242:	4b87      	ldr	r3, [pc, #540]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002244:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002248:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002250:	4983      	ldr	r1, [pc, #524]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002252:	4313      	orrs	r3, r2
 8002254:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 0308 	and.w	r3, r3, #8
 8002260:	2b00      	cmp	r3, #0
 8002262:	d00a      	beq.n	800227a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002264:	4b7e      	ldr	r3, [pc, #504]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002266:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800226a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002272:	497b      	ldr	r1, [pc, #492]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002274:	4313      	orrs	r3, r2
 8002276:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f003 0310 	and.w	r3, r3, #16
 8002282:	2b00      	cmp	r3, #0
 8002284:	d00a      	beq.n	800229c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002286:	4b76      	ldr	r3, [pc, #472]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002288:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800228c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002294:	4972      	ldr	r1, [pc, #456]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002296:	4313      	orrs	r3, r2
 8002298:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f003 0320 	and.w	r3, r3, #32
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d00a      	beq.n	80022be <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80022a8:	4b6d      	ldr	r3, [pc, #436]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022ae:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022b6:	496a      	ldr	r1, [pc, #424]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022b8:	4313      	orrs	r3, r2
 80022ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d00a      	beq.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80022ca:	4b65      	ldr	r3, [pc, #404]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022d0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022d8:	4961      	ldr	r1, [pc, #388]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022da:	4313      	orrs	r3, r2
 80022dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d00a      	beq.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80022ec:	4b5c      	ldr	r3, [pc, #368]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022f2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022fa:	4959      	ldr	r1, [pc, #356]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022fc:	4313      	orrs	r3, r2
 80022fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800230a:	2b00      	cmp	r3, #0
 800230c:	d00a      	beq.n	8002324 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800230e:	4b54      	ldr	r3, [pc, #336]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002310:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002314:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800231c:	4950      	ldr	r1, [pc, #320]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800231e:	4313      	orrs	r3, r2
 8002320:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800232c:	2b00      	cmp	r3, #0
 800232e:	d00a      	beq.n	8002346 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002330:	4b4b      	ldr	r3, [pc, #300]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002332:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002336:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800233e:	4948      	ldr	r1, [pc, #288]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002340:	4313      	orrs	r3, r2
 8002342:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800234e:	2b00      	cmp	r3, #0
 8002350:	d00a      	beq.n	8002368 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002352:	4b43      	ldr	r3, [pc, #268]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002354:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002358:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002360:	493f      	ldr	r1, [pc, #252]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002362:	4313      	orrs	r3, r2
 8002364:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002370:	2b00      	cmp	r3, #0
 8002372:	d028      	beq.n	80023c6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002374:	4b3a      	ldr	r3, [pc, #232]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002376:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800237a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002382:	4937      	ldr	r1, [pc, #220]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002384:	4313      	orrs	r3, r2
 8002386:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800238e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002392:	d106      	bne.n	80023a2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002394:	4b32      	ldr	r3, [pc, #200]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002396:	68db      	ldr	r3, [r3, #12]
 8002398:	4a31      	ldr	r2, [pc, #196]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800239a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800239e:	60d3      	str	r3, [r2, #12]
 80023a0:	e011      	b.n	80023c6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80023a6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80023aa:	d10c      	bne.n	80023c6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	3304      	adds	r3, #4
 80023b0:	2101      	movs	r1, #1
 80023b2:	4618      	mov	r0, r3
 80023b4:	f000 f8c8 	bl	8002548 <RCCEx_PLLSAI1_Config>
 80023b8:	4603      	mov	r3, r0
 80023ba:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80023bc:	7cfb      	ldrb	r3, [r7, #19]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d001      	beq.n	80023c6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80023c2:	7cfb      	ldrb	r3, [r7, #19]
 80023c4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d028      	beq.n	8002424 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80023d2:	4b23      	ldr	r3, [pc, #140]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023d8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023e0:	491f      	ldr	r1, [pc, #124]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023e2:	4313      	orrs	r3, r2
 80023e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80023f0:	d106      	bne.n	8002400 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80023f2:	4b1b      	ldr	r3, [pc, #108]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023f4:	68db      	ldr	r3, [r3, #12]
 80023f6:	4a1a      	ldr	r2, [pc, #104]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023f8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80023fc:	60d3      	str	r3, [r2, #12]
 80023fe:	e011      	b.n	8002424 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002404:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002408:	d10c      	bne.n	8002424 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	3304      	adds	r3, #4
 800240e:	2101      	movs	r1, #1
 8002410:	4618      	mov	r0, r3
 8002412:	f000 f899 	bl	8002548 <RCCEx_PLLSAI1_Config>
 8002416:	4603      	mov	r3, r0
 8002418:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800241a:	7cfb      	ldrb	r3, [r7, #19]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d001      	beq.n	8002424 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002420:	7cfb      	ldrb	r3, [r7, #19]
 8002422:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800242c:	2b00      	cmp	r3, #0
 800242e:	d02b      	beq.n	8002488 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002430:	4b0b      	ldr	r3, [pc, #44]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002432:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002436:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800243e:	4908      	ldr	r1, [pc, #32]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002440:	4313      	orrs	r3, r2
 8002442:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800244a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800244e:	d109      	bne.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002450:	4b03      	ldr	r3, [pc, #12]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002452:	68db      	ldr	r3, [r3, #12]
 8002454:	4a02      	ldr	r2, [pc, #8]	@ (8002460 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002456:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800245a:	60d3      	str	r3, [r2, #12]
 800245c:	e014      	b.n	8002488 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800245e:	bf00      	nop
 8002460:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002468:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800246c:	d10c      	bne.n	8002488 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	3304      	adds	r3, #4
 8002472:	2101      	movs	r1, #1
 8002474:	4618      	mov	r0, r3
 8002476:	f000 f867 	bl	8002548 <RCCEx_PLLSAI1_Config>
 800247a:	4603      	mov	r3, r0
 800247c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800247e:	7cfb      	ldrb	r3, [r7, #19]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d001      	beq.n	8002488 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002484:	7cfb      	ldrb	r3, [r7, #19]
 8002486:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002490:	2b00      	cmp	r3, #0
 8002492:	d02f      	beq.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002494:	4b2b      	ldr	r3, [pc, #172]	@ (8002544 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002496:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800249a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80024a2:	4928      	ldr	r1, [pc, #160]	@ (8002544 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80024a4:	4313      	orrs	r3, r2
 80024a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80024ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80024b2:	d10d      	bne.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	3304      	adds	r3, #4
 80024b8:	2102      	movs	r1, #2
 80024ba:	4618      	mov	r0, r3
 80024bc:	f000 f844 	bl	8002548 <RCCEx_PLLSAI1_Config>
 80024c0:	4603      	mov	r3, r0
 80024c2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80024c4:	7cfb      	ldrb	r3, [r7, #19]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d014      	beq.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80024ca:	7cfb      	ldrb	r3, [r7, #19]
 80024cc:	74bb      	strb	r3, [r7, #18]
 80024ce:	e011      	b.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80024d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80024d8:	d10c      	bne.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	3320      	adds	r3, #32
 80024de:	2102      	movs	r1, #2
 80024e0:	4618      	mov	r0, r3
 80024e2:	f000 f925 	bl	8002730 <RCCEx_PLLSAI2_Config>
 80024e6:	4603      	mov	r3, r0
 80024e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80024ea:	7cfb      	ldrb	r3, [r7, #19]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d001      	beq.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80024f0:	7cfb      	ldrb	r3, [r7, #19]
 80024f2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d00a      	beq.n	8002516 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002500:	4b10      	ldr	r3, [pc, #64]	@ (8002544 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002502:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002506:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800250e:	490d      	ldr	r1, [pc, #52]	@ (8002544 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002510:	4313      	orrs	r3, r2
 8002512:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800251e:	2b00      	cmp	r3, #0
 8002520:	d00b      	beq.n	800253a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002522:	4b08      	ldr	r3, [pc, #32]	@ (8002544 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002524:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002528:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002532:	4904      	ldr	r1, [pc, #16]	@ (8002544 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002534:	4313      	orrs	r3, r2
 8002536:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800253a:	7cbb      	ldrb	r3, [r7, #18]
}
 800253c:	4618      	mov	r0, r3
 800253e:	3718      	adds	r7, #24
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}
 8002544:	40021000 	.word	0x40021000

08002548 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b084      	sub	sp, #16
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
 8002550:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002552:	2300      	movs	r3, #0
 8002554:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002556:	4b75      	ldr	r3, [pc, #468]	@ (800272c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002558:	68db      	ldr	r3, [r3, #12]
 800255a:	f003 0303 	and.w	r3, r3, #3
 800255e:	2b00      	cmp	r3, #0
 8002560:	d018      	beq.n	8002594 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002562:	4b72      	ldr	r3, [pc, #456]	@ (800272c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002564:	68db      	ldr	r3, [r3, #12]
 8002566:	f003 0203 	and.w	r2, r3, #3
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	429a      	cmp	r2, r3
 8002570:	d10d      	bne.n	800258e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
       ||
 8002576:	2b00      	cmp	r3, #0
 8002578:	d009      	beq.n	800258e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800257a:	4b6c      	ldr	r3, [pc, #432]	@ (800272c <RCCEx_PLLSAI1_Config+0x1e4>)
 800257c:	68db      	ldr	r3, [r3, #12]
 800257e:	091b      	lsrs	r3, r3, #4
 8002580:	f003 0307 	and.w	r3, r3, #7
 8002584:	1c5a      	adds	r2, r3, #1
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	685b      	ldr	r3, [r3, #4]
       ||
 800258a:	429a      	cmp	r2, r3
 800258c:	d047      	beq.n	800261e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	73fb      	strb	r3, [r7, #15]
 8002592:	e044      	b.n	800261e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	2b03      	cmp	r3, #3
 800259a:	d018      	beq.n	80025ce <RCCEx_PLLSAI1_Config+0x86>
 800259c:	2b03      	cmp	r3, #3
 800259e:	d825      	bhi.n	80025ec <RCCEx_PLLSAI1_Config+0xa4>
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d002      	beq.n	80025aa <RCCEx_PLLSAI1_Config+0x62>
 80025a4:	2b02      	cmp	r3, #2
 80025a6:	d009      	beq.n	80025bc <RCCEx_PLLSAI1_Config+0x74>
 80025a8:	e020      	b.n	80025ec <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80025aa:	4b60      	ldr	r3, [pc, #384]	@ (800272c <RCCEx_PLLSAI1_Config+0x1e4>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f003 0302 	and.w	r3, r3, #2
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d11d      	bne.n	80025f2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025ba:	e01a      	b.n	80025f2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80025bc:	4b5b      	ldr	r3, [pc, #364]	@ (800272c <RCCEx_PLLSAI1_Config+0x1e4>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d116      	bne.n	80025f6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80025c8:	2301      	movs	r3, #1
 80025ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025cc:	e013      	b.n	80025f6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80025ce:	4b57      	ldr	r3, [pc, #348]	@ (800272c <RCCEx_PLLSAI1_Config+0x1e4>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d10f      	bne.n	80025fa <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80025da:	4b54      	ldr	r3, [pc, #336]	@ (800272c <RCCEx_PLLSAI1_Config+0x1e4>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d109      	bne.n	80025fa <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80025ea:	e006      	b.n	80025fa <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	73fb      	strb	r3, [r7, #15]
      break;
 80025f0:	e004      	b.n	80025fc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80025f2:	bf00      	nop
 80025f4:	e002      	b.n	80025fc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80025f6:	bf00      	nop
 80025f8:	e000      	b.n	80025fc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80025fa:	bf00      	nop
    }

    if(status == HAL_OK)
 80025fc:	7bfb      	ldrb	r3, [r7, #15]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d10d      	bne.n	800261e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002602:	4b4a      	ldr	r3, [pc, #296]	@ (800272c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002604:	68db      	ldr	r3, [r3, #12]
 8002606:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6819      	ldr	r1, [r3, #0]
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	3b01      	subs	r3, #1
 8002614:	011b      	lsls	r3, r3, #4
 8002616:	430b      	orrs	r3, r1
 8002618:	4944      	ldr	r1, [pc, #272]	@ (800272c <RCCEx_PLLSAI1_Config+0x1e4>)
 800261a:	4313      	orrs	r3, r2
 800261c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800261e:	7bfb      	ldrb	r3, [r7, #15]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d17d      	bne.n	8002720 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002624:	4b41      	ldr	r3, [pc, #260]	@ (800272c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a40      	ldr	r2, [pc, #256]	@ (800272c <RCCEx_PLLSAI1_Config+0x1e4>)
 800262a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800262e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002630:	f7fe faba 	bl	8000ba8 <HAL_GetTick>
 8002634:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002636:	e009      	b.n	800264c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002638:	f7fe fab6 	bl	8000ba8 <HAL_GetTick>
 800263c:	4602      	mov	r2, r0
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	2b02      	cmp	r3, #2
 8002644:	d902      	bls.n	800264c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002646:	2303      	movs	r3, #3
 8002648:	73fb      	strb	r3, [r7, #15]
        break;
 800264a:	e005      	b.n	8002658 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800264c:	4b37      	ldr	r3, [pc, #220]	@ (800272c <RCCEx_PLLSAI1_Config+0x1e4>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002654:	2b00      	cmp	r3, #0
 8002656:	d1ef      	bne.n	8002638 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002658:	7bfb      	ldrb	r3, [r7, #15]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d160      	bne.n	8002720 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d111      	bne.n	8002688 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002664:	4b31      	ldr	r3, [pc, #196]	@ (800272c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002666:	691b      	ldr	r3, [r3, #16]
 8002668:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800266c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002670:	687a      	ldr	r2, [r7, #4]
 8002672:	6892      	ldr	r2, [r2, #8]
 8002674:	0211      	lsls	r1, r2, #8
 8002676:	687a      	ldr	r2, [r7, #4]
 8002678:	68d2      	ldr	r2, [r2, #12]
 800267a:	0912      	lsrs	r2, r2, #4
 800267c:	0452      	lsls	r2, r2, #17
 800267e:	430a      	orrs	r2, r1
 8002680:	492a      	ldr	r1, [pc, #168]	@ (800272c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002682:	4313      	orrs	r3, r2
 8002684:	610b      	str	r3, [r1, #16]
 8002686:	e027      	b.n	80026d8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	2b01      	cmp	r3, #1
 800268c:	d112      	bne.n	80026b4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800268e:	4b27      	ldr	r3, [pc, #156]	@ (800272c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002690:	691b      	ldr	r3, [r3, #16]
 8002692:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002696:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800269a:	687a      	ldr	r2, [r7, #4]
 800269c:	6892      	ldr	r2, [r2, #8]
 800269e:	0211      	lsls	r1, r2, #8
 80026a0:	687a      	ldr	r2, [r7, #4]
 80026a2:	6912      	ldr	r2, [r2, #16]
 80026a4:	0852      	lsrs	r2, r2, #1
 80026a6:	3a01      	subs	r2, #1
 80026a8:	0552      	lsls	r2, r2, #21
 80026aa:	430a      	orrs	r2, r1
 80026ac:	491f      	ldr	r1, [pc, #124]	@ (800272c <RCCEx_PLLSAI1_Config+0x1e4>)
 80026ae:	4313      	orrs	r3, r2
 80026b0:	610b      	str	r3, [r1, #16]
 80026b2:	e011      	b.n	80026d8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80026b4:	4b1d      	ldr	r3, [pc, #116]	@ (800272c <RCCEx_PLLSAI1_Config+0x1e4>)
 80026b6:	691b      	ldr	r3, [r3, #16]
 80026b8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80026bc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80026c0:	687a      	ldr	r2, [r7, #4]
 80026c2:	6892      	ldr	r2, [r2, #8]
 80026c4:	0211      	lsls	r1, r2, #8
 80026c6:	687a      	ldr	r2, [r7, #4]
 80026c8:	6952      	ldr	r2, [r2, #20]
 80026ca:	0852      	lsrs	r2, r2, #1
 80026cc:	3a01      	subs	r2, #1
 80026ce:	0652      	lsls	r2, r2, #25
 80026d0:	430a      	orrs	r2, r1
 80026d2:	4916      	ldr	r1, [pc, #88]	@ (800272c <RCCEx_PLLSAI1_Config+0x1e4>)
 80026d4:	4313      	orrs	r3, r2
 80026d6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80026d8:	4b14      	ldr	r3, [pc, #80]	@ (800272c <RCCEx_PLLSAI1_Config+0x1e4>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a13      	ldr	r2, [pc, #76]	@ (800272c <RCCEx_PLLSAI1_Config+0x1e4>)
 80026de:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80026e2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026e4:	f7fe fa60 	bl	8000ba8 <HAL_GetTick>
 80026e8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80026ea:	e009      	b.n	8002700 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80026ec:	f7fe fa5c 	bl	8000ba8 <HAL_GetTick>
 80026f0:	4602      	mov	r2, r0
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	1ad3      	subs	r3, r2, r3
 80026f6:	2b02      	cmp	r3, #2
 80026f8:	d902      	bls.n	8002700 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80026fa:	2303      	movs	r3, #3
 80026fc:	73fb      	strb	r3, [r7, #15]
          break;
 80026fe:	e005      	b.n	800270c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002700:	4b0a      	ldr	r3, [pc, #40]	@ (800272c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002708:	2b00      	cmp	r3, #0
 800270a:	d0ef      	beq.n	80026ec <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800270c:	7bfb      	ldrb	r3, [r7, #15]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d106      	bne.n	8002720 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002712:	4b06      	ldr	r3, [pc, #24]	@ (800272c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002714:	691a      	ldr	r2, [r3, #16]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	699b      	ldr	r3, [r3, #24]
 800271a:	4904      	ldr	r1, [pc, #16]	@ (800272c <RCCEx_PLLSAI1_Config+0x1e4>)
 800271c:	4313      	orrs	r3, r2
 800271e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002720:	7bfb      	ldrb	r3, [r7, #15]
}
 8002722:	4618      	mov	r0, r3
 8002724:	3710      	adds	r7, #16
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	40021000 	.word	0x40021000

08002730 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b084      	sub	sp, #16
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
 8002738:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800273a:	2300      	movs	r3, #0
 800273c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800273e:	4b6a      	ldr	r3, [pc, #424]	@ (80028e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002740:	68db      	ldr	r3, [r3, #12]
 8002742:	f003 0303 	and.w	r3, r3, #3
 8002746:	2b00      	cmp	r3, #0
 8002748:	d018      	beq.n	800277c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800274a:	4b67      	ldr	r3, [pc, #412]	@ (80028e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800274c:	68db      	ldr	r3, [r3, #12]
 800274e:	f003 0203 	and.w	r2, r3, #3
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	429a      	cmp	r2, r3
 8002758:	d10d      	bne.n	8002776 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
       ||
 800275e:	2b00      	cmp	r3, #0
 8002760:	d009      	beq.n	8002776 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002762:	4b61      	ldr	r3, [pc, #388]	@ (80028e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002764:	68db      	ldr	r3, [r3, #12]
 8002766:	091b      	lsrs	r3, r3, #4
 8002768:	f003 0307 	and.w	r3, r3, #7
 800276c:	1c5a      	adds	r2, r3, #1
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	685b      	ldr	r3, [r3, #4]
       ||
 8002772:	429a      	cmp	r2, r3
 8002774:	d047      	beq.n	8002806 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	73fb      	strb	r3, [r7, #15]
 800277a:	e044      	b.n	8002806 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	2b03      	cmp	r3, #3
 8002782:	d018      	beq.n	80027b6 <RCCEx_PLLSAI2_Config+0x86>
 8002784:	2b03      	cmp	r3, #3
 8002786:	d825      	bhi.n	80027d4 <RCCEx_PLLSAI2_Config+0xa4>
 8002788:	2b01      	cmp	r3, #1
 800278a:	d002      	beq.n	8002792 <RCCEx_PLLSAI2_Config+0x62>
 800278c:	2b02      	cmp	r3, #2
 800278e:	d009      	beq.n	80027a4 <RCCEx_PLLSAI2_Config+0x74>
 8002790:	e020      	b.n	80027d4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002792:	4b55      	ldr	r3, [pc, #340]	@ (80028e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 0302 	and.w	r3, r3, #2
 800279a:	2b00      	cmp	r3, #0
 800279c:	d11d      	bne.n	80027da <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027a2:	e01a      	b.n	80027da <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80027a4:	4b50      	ldr	r3, [pc, #320]	@ (80028e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d116      	bne.n	80027de <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80027b0:	2301      	movs	r3, #1
 80027b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027b4:	e013      	b.n	80027de <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80027b6:	4b4c      	ldr	r3, [pc, #304]	@ (80028e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d10f      	bne.n	80027e2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80027c2:	4b49      	ldr	r3, [pc, #292]	@ (80028e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d109      	bne.n	80027e2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80027d2:	e006      	b.n	80027e2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	73fb      	strb	r3, [r7, #15]
      break;
 80027d8:	e004      	b.n	80027e4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80027da:	bf00      	nop
 80027dc:	e002      	b.n	80027e4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80027de:	bf00      	nop
 80027e0:	e000      	b.n	80027e4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80027e2:	bf00      	nop
    }

    if(status == HAL_OK)
 80027e4:	7bfb      	ldrb	r3, [r7, #15]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d10d      	bne.n	8002806 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80027ea:	4b3f      	ldr	r3, [pc, #252]	@ (80028e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027ec:	68db      	ldr	r3, [r3, #12]
 80027ee:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6819      	ldr	r1, [r3, #0]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	3b01      	subs	r3, #1
 80027fc:	011b      	lsls	r3, r3, #4
 80027fe:	430b      	orrs	r3, r1
 8002800:	4939      	ldr	r1, [pc, #228]	@ (80028e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002802:	4313      	orrs	r3, r2
 8002804:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002806:	7bfb      	ldrb	r3, [r7, #15]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d167      	bne.n	80028dc <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800280c:	4b36      	ldr	r3, [pc, #216]	@ (80028e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a35      	ldr	r2, [pc, #212]	@ (80028e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002812:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002816:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002818:	f7fe f9c6 	bl	8000ba8 <HAL_GetTick>
 800281c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800281e:	e009      	b.n	8002834 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002820:	f7fe f9c2 	bl	8000ba8 <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	2b02      	cmp	r3, #2
 800282c:	d902      	bls.n	8002834 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800282e:	2303      	movs	r3, #3
 8002830:	73fb      	strb	r3, [r7, #15]
        break;
 8002832:	e005      	b.n	8002840 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002834:	4b2c      	ldr	r3, [pc, #176]	@ (80028e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800283c:	2b00      	cmp	r3, #0
 800283e:	d1ef      	bne.n	8002820 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002840:	7bfb      	ldrb	r3, [r7, #15]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d14a      	bne.n	80028dc <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d111      	bne.n	8002870 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800284c:	4b26      	ldr	r3, [pc, #152]	@ (80028e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800284e:	695b      	ldr	r3, [r3, #20]
 8002850:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002854:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002858:	687a      	ldr	r2, [r7, #4]
 800285a:	6892      	ldr	r2, [r2, #8]
 800285c:	0211      	lsls	r1, r2, #8
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	68d2      	ldr	r2, [r2, #12]
 8002862:	0912      	lsrs	r2, r2, #4
 8002864:	0452      	lsls	r2, r2, #17
 8002866:	430a      	orrs	r2, r1
 8002868:	491f      	ldr	r1, [pc, #124]	@ (80028e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800286a:	4313      	orrs	r3, r2
 800286c:	614b      	str	r3, [r1, #20]
 800286e:	e011      	b.n	8002894 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002870:	4b1d      	ldr	r3, [pc, #116]	@ (80028e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002872:	695b      	ldr	r3, [r3, #20]
 8002874:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002878:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800287c:	687a      	ldr	r2, [r7, #4]
 800287e:	6892      	ldr	r2, [r2, #8]
 8002880:	0211      	lsls	r1, r2, #8
 8002882:	687a      	ldr	r2, [r7, #4]
 8002884:	6912      	ldr	r2, [r2, #16]
 8002886:	0852      	lsrs	r2, r2, #1
 8002888:	3a01      	subs	r2, #1
 800288a:	0652      	lsls	r2, r2, #25
 800288c:	430a      	orrs	r2, r1
 800288e:	4916      	ldr	r1, [pc, #88]	@ (80028e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002890:	4313      	orrs	r3, r2
 8002892:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002894:	4b14      	ldr	r3, [pc, #80]	@ (80028e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a13      	ldr	r2, [pc, #76]	@ (80028e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800289a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800289e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028a0:	f7fe f982 	bl	8000ba8 <HAL_GetTick>
 80028a4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80028a6:	e009      	b.n	80028bc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80028a8:	f7fe f97e 	bl	8000ba8 <HAL_GetTick>
 80028ac:	4602      	mov	r2, r0
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	2b02      	cmp	r3, #2
 80028b4:	d902      	bls.n	80028bc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	73fb      	strb	r3, [r7, #15]
          break;
 80028ba:	e005      	b.n	80028c8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80028bc:	4b0a      	ldr	r3, [pc, #40]	@ (80028e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d0ef      	beq.n	80028a8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80028c8:	7bfb      	ldrb	r3, [r7, #15]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d106      	bne.n	80028dc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80028ce:	4b06      	ldr	r3, [pc, #24]	@ (80028e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028d0:	695a      	ldr	r2, [r3, #20]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	695b      	ldr	r3, [r3, #20]
 80028d6:	4904      	ldr	r1, [pc, #16]	@ (80028e8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028d8:	4313      	orrs	r3, r2
 80028da:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80028dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3710      	adds	r7, #16
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	40021000 	.word	0x40021000

080028ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b082      	sub	sp, #8
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d101      	bne.n	80028fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e040      	b.n	8002980 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002902:	2b00      	cmp	r3, #0
 8002904:	d106      	bne.n	8002914 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2200      	movs	r2, #0
 800290a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f7fd ffca 	bl	80008a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2224      	movs	r2, #36	@ 0x24
 8002918:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f022 0201 	bic.w	r2, r2, #1
 8002928:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800292e:	2b00      	cmp	r3, #0
 8002930:	d002      	beq.n	8002938 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002932:	6878      	ldr	r0, [r7, #4]
 8002934:	f000 fedc 	bl	80036f0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	f000 fc21 	bl	8003180 <UART_SetConfig>
 800293e:	4603      	mov	r3, r0
 8002940:	2b01      	cmp	r3, #1
 8002942:	d101      	bne.n	8002948 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002944:	2301      	movs	r3, #1
 8002946:	e01b      	b.n	8002980 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	685a      	ldr	r2, [r3, #4]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002956:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	689a      	ldr	r2, [r3, #8]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002966:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f042 0201 	orr.w	r2, r2, #1
 8002976:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	f000 ff5b 	bl	8003834 <UART_CheckIdleState>
 800297e:	4603      	mov	r3, r0
}
 8002980:	4618      	mov	r0, r3
 8002982:	3708      	adds	r7, #8
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}

08002988 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b08a      	sub	sp, #40	@ 0x28
 800298c:	af02      	add	r7, sp, #8
 800298e:	60f8      	str	r0, [r7, #12]
 8002990:	60b9      	str	r1, [r7, #8]
 8002992:	603b      	str	r3, [r7, #0]
 8002994:	4613      	mov	r3, r2
 8002996:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800299c:	2b20      	cmp	r3, #32
 800299e:	d177      	bne.n	8002a90 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d002      	beq.n	80029ac <HAL_UART_Transmit+0x24>
 80029a6:	88fb      	ldrh	r3, [r7, #6]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d101      	bne.n	80029b0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80029ac:	2301      	movs	r3, #1
 80029ae:	e070      	b.n	8002a92 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2200      	movs	r2, #0
 80029b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2221      	movs	r2, #33	@ 0x21
 80029bc:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80029be:	f7fe f8f3 	bl	8000ba8 <HAL_GetTick>
 80029c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	88fa      	ldrh	r2, [r7, #6]
 80029c8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	88fa      	ldrh	r2, [r7, #6]
 80029d0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	689b      	ldr	r3, [r3, #8]
 80029d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029dc:	d108      	bne.n	80029f0 <HAL_UART_Transmit+0x68>
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	691b      	ldr	r3, [r3, #16]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d104      	bne.n	80029f0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80029e6:	2300      	movs	r3, #0
 80029e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	61bb      	str	r3, [r7, #24]
 80029ee:	e003      	b.n	80029f8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80029f4:	2300      	movs	r3, #0
 80029f6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80029f8:	e02f      	b.n	8002a5a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	9300      	str	r3, [sp, #0]
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	2200      	movs	r2, #0
 8002a02:	2180      	movs	r1, #128	@ 0x80
 8002a04:	68f8      	ldr	r0, [r7, #12]
 8002a06:	f000 ffbd 	bl	8003984 <UART_WaitOnFlagUntilTimeout>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d004      	beq.n	8002a1a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	2220      	movs	r2, #32
 8002a14:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002a16:	2303      	movs	r3, #3
 8002a18:	e03b      	b.n	8002a92 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8002a1a:	69fb      	ldr	r3, [r7, #28]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d10b      	bne.n	8002a38 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002a20:	69bb      	ldr	r3, [r7, #24]
 8002a22:	881a      	ldrh	r2, [r3, #0]
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a2c:	b292      	uxth	r2, r2
 8002a2e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002a30:	69bb      	ldr	r3, [r7, #24]
 8002a32:	3302      	adds	r3, #2
 8002a34:	61bb      	str	r3, [r7, #24]
 8002a36:	e007      	b.n	8002a48 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002a38:	69fb      	ldr	r3, [r7, #28]
 8002a3a:	781a      	ldrb	r2, [r3, #0]
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002a42:	69fb      	ldr	r3, [r7, #28]
 8002a44:	3301      	adds	r3, #1
 8002a46:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002a4e:	b29b      	uxth	r3, r3
 8002a50:	3b01      	subs	r3, #1
 8002a52:	b29a      	uxth	r2, r3
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002a60:	b29b      	uxth	r3, r3
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d1c9      	bne.n	80029fa <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	9300      	str	r3, [sp, #0]
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	2140      	movs	r1, #64	@ 0x40
 8002a70:	68f8      	ldr	r0, [r7, #12]
 8002a72:	f000 ff87 	bl	8003984 <UART_WaitOnFlagUntilTimeout>
 8002a76:	4603      	mov	r3, r0
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d004      	beq.n	8002a86 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2220      	movs	r2, #32
 8002a80:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002a82:	2303      	movs	r3, #3
 8002a84:	e005      	b.n	8002a92 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2220      	movs	r2, #32
 8002a8a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	e000      	b.n	8002a92 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002a90:	2302      	movs	r3, #2
  }
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3720      	adds	r7, #32
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
	...

08002a9c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b08a      	sub	sp, #40	@ 0x28
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	60f8      	str	r0, [r7, #12]
 8002aa4:	60b9      	str	r1, [r7, #8]
 8002aa6:	4613      	mov	r3, r2
 8002aa8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ab0:	2b20      	cmp	r3, #32
 8002ab2:	d137      	bne.n	8002b24 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d002      	beq.n	8002ac0 <HAL_UART_Receive_IT+0x24>
 8002aba:	88fb      	ldrh	r3, [r7, #6]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d101      	bne.n	8002ac4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e030      	b.n	8002b26 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a18      	ldr	r2, [pc, #96]	@ (8002b30 <HAL_UART_Receive_IT+0x94>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d01f      	beq.n	8002b14 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d018      	beq.n	8002b14 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	e853 3f00 	ldrex	r3, [r3]
 8002aee:	613b      	str	r3, [r7, #16]
   return(result);
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002af6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	461a      	mov	r2, r3
 8002afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b00:	623b      	str	r3, [r7, #32]
 8002b02:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b04:	69f9      	ldr	r1, [r7, #28]
 8002b06:	6a3a      	ldr	r2, [r7, #32]
 8002b08:	e841 2300 	strex	r3, r2, [r1]
 8002b0c:	61bb      	str	r3, [r7, #24]
   return(result);
 8002b0e:	69bb      	ldr	r3, [r7, #24]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d1e6      	bne.n	8002ae2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002b14:	88fb      	ldrh	r3, [r7, #6]
 8002b16:	461a      	mov	r2, r3
 8002b18:	68b9      	ldr	r1, [r7, #8]
 8002b1a:	68f8      	ldr	r0, [r7, #12]
 8002b1c:	f000 ffa0 	bl	8003a60 <UART_Start_Receive_IT>
 8002b20:	4603      	mov	r3, r0
 8002b22:	e000      	b.n	8002b26 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002b24:	2302      	movs	r3, #2
  }
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	3728      	adds	r7, #40	@ 0x28
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	40008000 	.word	0x40008000

08002b34 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b0ba      	sub	sp, #232	@ 0xe8
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	69db      	ldr	r3, [r3, #28]
 8002b42:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002b5a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8002b5e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8002b62:	4013      	ands	r3, r2
 8002b64:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8002b68:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d115      	bne.n	8002b9c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002b70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002b74:	f003 0320 	and.w	r3, r3, #32
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d00f      	beq.n	8002b9c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002b7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002b80:	f003 0320 	and.w	r3, r3, #32
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d009      	beq.n	8002b9c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	f000 82ca 	beq.w	8003126 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	4798      	blx	r3
      }
      return;
 8002b9a:	e2c4      	b.n	8003126 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8002b9c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	f000 8117 	beq.w	8002dd4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002ba6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002baa:	f003 0301 	and.w	r3, r3, #1
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d106      	bne.n	8002bc0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002bb2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8002bb6:	4b85      	ldr	r3, [pc, #532]	@ (8002dcc <HAL_UART_IRQHandler+0x298>)
 8002bb8:	4013      	ands	r3, r2
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	f000 810a 	beq.w	8002dd4 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002bc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002bc4:	f003 0301 	and.w	r3, r3, #1
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d011      	beq.n	8002bf0 <HAL_UART_IRQHandler+0xbc>
 8002bcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002bd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d00b      	beq.n	8002bf0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	2201      	movs	r2, #1
 8002bde:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002be6:	f043 0201 	orr.w	r2, r3, #1
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002bf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002bf4:	f003 0302 	and.w	r3, r3, #2
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d011      	beq.n	8002c20 <HAL_UART_IRQHandler+0xec>
 8002bfc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002c00:	f003 0301 	and.w	r3, r3, #1
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d00b      	beq.n	8002c20 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	2202      	movs	r2, #2
 8002c0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c16:	f043 0204 	orr.w	r2, r3, #4
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002c20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c24:	f003 0304 	and.w	r3, r3, #4
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d011      	beq.n	8002c50 <HAL_UART_IRQHandler+0x11c>
 8002c2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002c30:	f003 0301 	and.w	r3, r3, #1
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d00b      	beq.n	8002c50 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	2204      	movs	r2, #4
 8002c3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c46:	f043 0202 	orr.w	r2, r3, #2
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002c50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c54:	f003 0308 	and.w	r3, r3, #8
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d017      	beq.n	8002c8c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002c5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c60:	f003 0320 	and.w	r3, r3, #32
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d105      	bne.n	8002c74 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002c68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002c6c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d00b      	beq.n	8002c8c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	2208      	movs	r2, #8
 8002c7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c82:	f043 0208 	orr.w	r2, r3, #8
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002c8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d012      	beq.n	8002cbe <HAL_UART_IRQHandler+0x18a>
 8002c98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c9c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d00c      	beq.n	8002cbe <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002cac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002cb4:	f043 0220 	orr.w	r2, r3, #32
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	f000 8230 	beq.w	800312a <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002cca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cce:	f003 0320 	and.w	r3, r3, #32
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d00d      	beq.n	8002cf2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002cd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002cda:	f003 0320 	and.w	r3, r3, #32
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d007      	beq.n	8002cf2 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d003      	beq.n	8002cf2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002cf8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d06:	2b40      	cmp	r3, #64	@ 0x40
 8002d08:	d005      	beq.n	8002d16 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002d0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002d0e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d04f      	beq.n	8002db6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f000 ff68 	bl	8003bec <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d26:	2b40      	cmp	r3, #64	@ 0x40
 8002d28:	d141      	bne.n	8002dae <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	3308      	adds	r3, #8
 8002d30:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d34:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002d38:	e853 3f00 	ldrex	r3, [r3]
 8002d3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002d40:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002d44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002d48:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	3308      	adds	r3, #8
 8002d52:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002d56:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002d5a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d5e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002d62:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002d66:	e841 2300 	strex	r3, r2, [r1]
 8002d6a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002d6e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d1d9      	bne.n	8002d2a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d013      	beq.n	8002da6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d82:	4a13      	ldr	r2, [pc, #76]	@ (8002dd0 <HAL_UART_IRQHandler+0x29c>)
 8002d84:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f7fe f88b 	bl	8000ea6 <HAL_DMA_Abort_IT>
 8002d90:	4603      	mov	r3, r0
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d017      	beq.n	8002dc6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d9c:	687a      	ldr	r2, [r7, #4]
 8002d9e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002da0:	4610      	mov	r0, r2
 8002da2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002da4:	e00f      	b.n	8002dc6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002da6:	6878      	ldr	r0, [r7, #4]
 8002da8:	f000 f9d4 	bl	8003154 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002dac:	e00b      	b.n	8002dc6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f000 f9d0 	bl	8003154 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002db4:	e007      	b.n	8002dc6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	f000 f9cc 	bl	8003154 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8002dc4:	e1b1      	b.n	800312a <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002dc6:	bf00      	nop
    return;
 8002dc8:	e1af      	b.n	800312a <HAL_UART_IRQHandler+0x5f6>
 8002dca:	bf00      	nop
 8002dcc:	04000120 	.word	0x04000120
 8002dd0:	08003cb5 	.word	0x08003cb5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dd8:	2b01      	cmp	r3, #1
 8002dda:	f040 816a 	bne.w	80030b2 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002dde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002de2:	f003 0310 	and.w	r3, r3, #16
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	f000 8163 	beq.w	80030b2 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002dec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002df0:	f003 0310 	and.w	r3, r3, #16
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	f000 815c 	beq.w	80030b2 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	2210      	movs	r2, #16
 8002e00:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e0c:	2b40      	cmp	r3, #64	@ 0x40
 8002e0e:	f040 80d4 	bne.w	8002fba <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002e1e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	f000 80ad 	beq.w	8002f82 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8002e2e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002e32:	429a      	cmp	r2, r3
 8002e34:	f080 80a5 	bcs.w	8002f82 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002e3e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f003 0320 	and.w	r3, r3, #32
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	f040 8086 	bne.w	8002f60 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e5c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002e60:	e853 3f00 	ldrex	r3, [r3]
 8002e64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002e68:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002e6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e70:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	461a      	mov	r2, r3
 8002e7a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002e7e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002e82:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e86:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002e8a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002e8e:	e841 2300 	strex	r3, r2, [r1]
 8002e92:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002e96:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d1da      	bne.n	8002e54 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	3308      	adds	r3, #8
 8002ea4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ea6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ea8:	e853 3f00 	ldrex	r3, [r3]
 8002eac:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002eae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002eb0:	f023 0301 	bic.w	r3, r3, #1
 8002eb4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	3308      	adds	r3, #8
 8002ebe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002ec2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002ec6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ec8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002eca:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002ece:	e841 2300 	strex	r3, r2, [r1]
 8002ed2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002ed4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d1e1      	bne.n	8002e9e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	3308      	adds	r3, #8
 8002ee0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ee2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002ee4:	e853 3f00 	ldrex	r3, [r3]
 8002ee8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002eea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002eec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002ef0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	3308      	adds	r3, #8
 8002efa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002efe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002f00:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f02:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002f04:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002f06:	e841 2300 	strex	r3, r2, [r1]
 8002f0a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002f0c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d1e3      	bne.n	8002eda <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2220      	movs	r2, #32
 8002f16:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f28:	e853 3f00 	ldrex	r3, [r3]
 8002f2c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002f2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f30:	f023 0310 	bic.w	r3, r3, #16
 8002f34:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	461a      	mov	r2, r3
 8002f3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002f42:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002f44:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f46:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002f48:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002f4a:	e841 2300 	strex	r3, r2, [r1]
 8002f4e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002f50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d1e4      	bne.n	8002f20 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f7fd ff65 	bl	8000e2a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2202      	movs	r2, #2
 8002f64:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002f72:	b29b      	uxth	r3, r3
 8002f74:	1ad3      	subs	r3, r2, r3
 8002f76:	b29b      	uxth	r3, r3
 8002f78:	4619      	mov	r1, r3
 8002f7a:	6878      	ldr	r0, [r7, #4]
 8002f7c:	f000 f8f4 	bl	8003168 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8002f80:	e0d5      	b.n	800312e <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8002f88:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002f8c:	429a      	cmp	r2, r3
 8002f8e:	f040 80ce 	bne.w	800312e <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 0320 	and.w	r3, r3, #32
 8002f9e:	2b20      	cmp	r3, #32
 8002fa0:	f040 80c5 	bne.w	800312e <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2202      	movs	r2, #2
 8002fa8:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8002fb0:	4619      	mov	r1, r3
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f000 f8d8 	bl	8003168 <HAL_UARTEx_RxEventCallback>
      return;
 8002fb8:	e0b9      	b.n	800312e <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002fc6:	b29b      	uxth	r3, r3
 8002fc8:	1ad3      	subs	r3, r2, r3
 8002fca:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002fd4:	b29b      	uxth	r3, r3
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	f000 80ab 	beq.w	8003132 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8002fdc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	f000 80a6 	beq.w	8003132 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fee:	e853 3f00 	ldrex	r3, [r3]
 8002ff2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002ff4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ff6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002ffa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	461a      	mov	r2, r3
 8003004:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003008:	647b      	str	r3, [r7, #68]	@ 0x44
 800300a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800300c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800300e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003010:	e841 2300 	strex	r3, r2, [r1]
 8003014:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003016:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003018:	2b00      	cmp	r3, #0
 800301a:	d1e4      	bne.n	8002fe6 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	3308      	adds	r3, #8
 8003022:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003026:	e853 3f00 	ldrex	r3, [r3]
 800302a:	623b      	str	r3, [r7, #32]
   return(result);
 800302c:	6a3b      	ldr	r3, [r7, #32]
 800302e:	f023 0301 	bic.w	r3, r3, #1
 8003032:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	3308      	adds	r3, #8
 800303c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003040:	633a      	str	r2, [r7, #48]	@ 0x30
 8003042:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003044:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003046:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003048:	e841 2300 	strex	r3, r2, [r1]
 800304c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800304e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003050:	2b00      	cmp	r3, #0
 8003052:	d1e3      	bne.n	800301c <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2220      	movs	r2, #32
 8003058:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2200      	movs	r2, #0
 8003060:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2200      	movs	r2, #0
 8003066:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	e853 3f00 	ldrex	r3, [r3]
 8003074:	60fb      	str	r3, [r7, #12]
   return(result);
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	f023 0310 	bic.w	r3, r3, #16
 800307c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	461a      	mov	r2, r3
 8003086:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800308a:	61fb      	str	r3, [r7, #28]
 800308c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800308e:	69b9      	ldr	r1, [r7, #24]
 8003090:	69fa      	ldr	r2, [r7, #28]
 8003092:	e841 2300 	strex	r3, r2, [r1]
 8003096:	617b      	str	r3, [r7, #20]
   return(result);
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d1e4      	bne.n	8003068 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2202      	movs	r2, #2
 80030a2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80030a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80030a8:	4619      	mov	r1, r3
 80030aa:	6878      	ldr	r0, [r7, #4]
 80030ac:	f000 f85c 	bl	8003168 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80030b0:	e03f      	b.n	8003132 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80030b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d00e      	beq.n	80030dc <HAL_UART_IRQHandler+0x5a8>
 80030be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80030c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d008      	beq.n	80030dc <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80030d2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80030d4:	6878      	ldr	r0, [r7, #4]
 80030d6:	f000 ffe9 	bl	80040ac <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80030da:	e02d      	b.n	8003138 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80030dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d00e      	beq.n	8003106 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80030e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80030ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d008      	beq.n	8003106 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d01c      	beq.n	8003136 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003100:	6878      	ldr	r0, [r7, #4]
 8003102:	4798      	blx	r3
    }
    return;
 8003104:	e017      	b.n	8003136 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003106:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800310a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800310e:	2b00      	cmp	r3, #0
 8003110:	d012      	beq.n	8003138 <HAL_UART_IRQHandler+0x604>
 8003112:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003116:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800311a:	2b00      	cmp	r3, #0
 800311c:	d00c      	beq.n	8003138 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800311e:	6878      	ldr	r0, [r7, #4]
 8003120:	f000 fdde 	bl	8003ce0 <UART_EndTransmit_IT>
    return;
 8003124:	e008      	b.n	8003138 <HAL_UART_IRQHandler+0x604>
      return;
 8003126:	bf00      	nop
 8003128:	e006      	b.n	8003138 <HAL_UART_IRQHandler+0x604>
    return;
 800312a:	bf00      	nop
 800312c:	e004      	b.n	8003138 <HAL_UART_IRQHandler+0x604>
      return;
 800312e:	bf00      	nop
 8003130:	e002      	b.n	8003138 <HAL_UART_IRQHandler+0x604>
      return;
 8003132:	bf00      	nop
 8003134:	e000      	b.n	8003138 <HAL_UART_IRQHandler+0x604>
    return;
 8003136:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8003138:	37e8      	adds	r7, #232	@ 0xe8
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop

08003140 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003148:	bf00      	nop
 800314a:	370c      	adds	r7, #12
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr

08003154 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003154:	b480      	push	{r7}
 8003156:	b083      	sub	sp, #12
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800315c:	bf00      	nop
 800315e:	370c      	adds	r7, #12
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr

08003168 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003168:	b480      	push	{r7}
 800316a:	b083      	sub	sp, #12
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	460b      	mov	r3, r1
 8003172:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003174:	bf00      	nop
 8003176:	370c      	adds	r7, #12
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr

08003180 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003180:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003184:	b08a      	sub	sp, #40	@ 0x28
 8003186:	af00      	add	r7, sp, #0
 8003188:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800318a:	2300      	movs	r3, #0
 800318c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	689a      	ldr	r2, [r3, #8]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	691b      	ldr	r3, [r3, #16]
 8003198:	431a      	orrs	r2, r3
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	695b      	ldr	r3, [r3, #20]
 800319e:	431a      	orrs	r2, r3
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	69db      	ldr	r3, [r3, #28]
 80031a4:	4313      	orrs	r3, r2
 80031a6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	4ba4      	ldr	r3, [pc, #656]	@ (8003440 <UART_SetConfig+0x2c0>)
 80031b0:	4013      	ands	r3, r2
 80031b2:	68fa      	ldr	r2, [r7, #12]
 80031b4:	6812      	ldr	r2, [r2, #0]
 80031b6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80031b8:	430b      	orrs	r3, r1
 80031ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	68da      	ldr	r2, [r3, #12]
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	430a      	orrs	r2, r1
 80031d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	699b      	ldr	r3, [r3, #24]
 80031d6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a99      	ldr	r2, [pc, #612]	@ (8003444 <UART_SetConfig+0x2c4>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d004      	beq.n	80031ec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	6a1b      	ldr	r3, [r3, #32]
 80031e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031e8:	4313      	orrs	r3, r2
 80031ea:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031fc:	430a      	orrs	r2, r1
 80031fe:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a90      	ldr	r2, [pc, #576]	@ (8003448 <UART_SetConfig+0x2c8>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d126      	bne.n	8003258 <UART_SetConfig+0xd8>
 800320a:	4b90      	ldr	r3, [pc, #576]	@ (800344c <UART_SetConfig+0x2cc>)
 800320c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003210:	f003 0303 	and.w	r3, r3, #3
 8003214:	2b03      	cmp	r3, #3
 8003216:	d81b      	bhi.n	8003250 <UART_SetConfig+0xd0>
 8003218:	a201      	add	r2, pc, #4	@ (adr r2, 8003220 <UART_SetConfig+0xa0>)
 800321a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800321e:	bf00      	nop
 8003220:	08003231 	.word	0x08003231
 8003224:	08003241 	.word	0x08003241
 8003228:	08003239 	.word	0x08003239
 800322c:	08003249 	.word	0x08003249
 8003230:	2301      	movs	r3, #1
 8003232:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003236:	e116      	b.n	8003466 <UART_SetConfig+0x2e6>
 8003238:	2302      	movs	r3, #2
 800323a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800323e:	e112      	b.n	8003466 <UART_SetConfig+0x2e6>
 8003240:	2304      	movs	r3, #4
 8003242:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003246:	e10e      	b.n	8003466 <UART_SetConfig+0x2e6>
 8003248:	2308      	movs	r3, #8
 800324a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800324e:	e10a      	b.n	8003466 <UART_SetConfig+0x2e6>
 8003250:	2310      	movs	r3, #16
 8003252:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003256:	e106      	b.n	8003466 <UART_SetConfig+0x2e6>
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a7c      	ldr	r2, [pc, #496]	@ (8003450 <UART_SetConfig+0x2d0>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d138      	bne.n	80032d4 <UART_SetConfig+0x154>
 8003262:	4b7a      	ldr	r3, [pc, #488]	@ (800344c <UART_SetConfig+0x2cc>)
 8003264:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003268:	f003 030c 	and.w	r3, r3, #12
 800326c:	2b0c      	cmp	r3, #12
 800326e:	d82d      	bhi.n	80032cc <UART_SetConfig+0x14c>
 8003270:	a201      	add	r2, pc, #4	@ (adr r2, 8003278 <UART_SetConfig+0xf8>)
 8003272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003276:	bf00      	nop
 8003278:	080032ad 	.word	0x080032ad
 800327c:	080032cd 	.word	0x080032cd
 8003280:	080032cd 	.word	0x080032cd
 8003284:	080032cd 	.word	0x080032cd
 8003288:	080032bd 	.word	0x080032bd
 800328c:	080032cd 	.word	0x080032cd
 8003290:	080032cd 	.word	0x080032cd
 8003294:	080032cd 	.word	0x080032cd
 8003298:	080032b5 	.word	0x080032b5
 800329c:	080032cd 	.word	0x080032cd
 80032a0:	080032cd 	.word	0x080032cd
 80032a4:	080032cd 	.word	0x080032cd
 80032a8:	080032c5 	.word	0x080032c5
 80032ac:	2300      	movs	r3, #0
 80032ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032b2:	e0d8      	b.n	8003466 <UART_SetConfig+0x2e6>
 80032b4:	2302      	movs	r3, #2
 80032b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032ba:	e0d4      	b.n	8003466 <UART_SetConfig+0x2e6>
 80032bc:	2304      	movs	r3, #4
 80032be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032c2:	e0d0      	b.n	8003466 <UART_SetConfig+0x2e6>
 80032c4:	2308      	movs	r3, #8
 80032c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032ca:	e0cc      	b.n	8003466 <UART_SetConfig+0x2e6>
 80032cc:	2310      	movs	r3, #16
 80032ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032d2:	e0c8      	b.n	8003466 <UART_SetConfig+0x2e6>
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a5e      	ldr	r2, [pc, #376]	@ (8003454 <UART_SetConfig+0x2d4>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d125      	bne.n	800332a <UART_SetConfig+0x1aa>
 80032de:	4b5b      	ldr	r3, [pc, #364]	@ (800344c <UART_SetConfig+0x2cc>)
 80032e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032e4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80032e8:	2b30      	cmp	r3, #48	@ 0x30
 80032ea:	d016      	beq.n	800331a <UART_SetConfig+0x19a>
 80032ec:	2b30      	cmp	r3, #48	@ 0x30
 80032ee:	d818      	bhi.n	8003322 <UART_SetConfig+0x1a2>
 80032f0:	2b20      	cmp	r3, #32
 80032f2:	d00a      	beq.n	800330a <UART_SetConfig+0x18a>
 80032f4:	2b20      	cmp	r3, #32
 80032f6:	d814      	bhi.n	8003322 <UART_SetConfig+0x1a2>
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d002      	beq.n	8003302 <UART_SetConfig+0x182>
 80032fc:	2b10      	cmp	r3, #16
 80032fe:	d008      	beq.n	8003312 <UART_SetConfig+0x192>
 8003300:	e00f      	b.n	8003322 <UART_SetConfig+0x1a2>
 8003302:	2300      	movs	r3, #0
 8003304:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003308:	e0ad      	b.n	8003466 <UART_SetConfig+0x2e6>
 800330a:	2302      	movs	r3, #2
 800330c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003310:	e0a9      	b.n	8003466 <UART_SetConfig+0x2e6>
 8003312:	2304      	movs	r3, #4
 8003314:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003318:	e0a5      	b.n	8003466 <UART_SetConfig+0x2e6>
 800331a:	2308      	movs	r3, #8
 800331c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003320:	e0a1      	b.n	8003466 <UART_SetConfig+0x2e6>
 8003322:	2310      	movs	r3, #16
 8003324:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003328:	e09d      	b.n	8003466 <UART_SetConfig+0x2e6>
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a4a      	ldr	r2, [pc, #296]	@ (8003458 <UART_SetConfig+0x2d8>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d125      	bne.n	8003380 <UART_SetConfig+0x200>
 8003334:	4b45      	ldr	r3, [pc, #276]	@ (800344c <UART_SetConfig+0x2cc>)
 8003336:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800333a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800333e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003340:	d016      	beq.n	8003370 <UART_SetConfig+0x1f0>
 8003342:	2bc0      	cmp	r3, #192	@ 0xc0
 8003344:	d818      	bhi.n	8003378 <UART_SetConfig+0x1f8>
 8003346:	2b80      	cmp	r3, #128	@ 0x80
 8003348:	d00a      	beq.n	8003360 <UART_SetConfig+0x1e0>
 800334a:	2b80      	cmp	r3, #128	@ 0x80
 800334c:	d814      	bhi.n	8003378 <UART_SetConfig+0x1f8>
 800334e:	2b00      	cmp	r3, #0
 8003350:	d002      	beq.n	8003358 <UART_SetConfig+0x1d8>
 8003352:	2b40      	cmp	r3, #64	@ 0x40
 8003354:	d008      	beq.n	8003368 <UART_SetConfig+0x1e8>
 8003356:	e00f      	b.n	8003378 <UART_SetConfig+0x1f8>
 8003358:	2300      	movs	r3, #0
 800335a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800335e:	e082      	b.n	8003466 <UART_SetConfig+0x2e6>
 8003360:	2302      	movs	r3, #2
 8003362:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003366:	e07e      	b.n	8003466 <UART_SetConfig+0x2e6>
 8003368:	2304      	movs	r3, #4
 800336a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800336e:	e07a      	b.n	8003466 <UART_SetConfig+0x2e6>
 8003370:	2308      	movs	r3, #8
 8003372:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003376:	e076      	b.n	8003466 <UART_SetConfig+0x2e6>
 8003378:	2310      	movs	r3, #16
 800337a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800337e:	e072      	b.n	8003466 <UART_SetConfig+0x2e6>
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a35      	ldr	r2, [pc, #212]	@ (800345c <UART_SetConfig+0x2dc>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d12a      	bne.n	80033e0 <UART_SetConfig+0x260>
 800338a:	4b30      	ldr	r3, [pc, #192]	@ (800344c <UART_SetConfig+0x2cc>)
 800338c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003390:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003394:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003398:	d01a      	beq.n	80033d0 <UART_SetConfig+0x250>
 800339a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800339e:	d81b      	bhi.n	80033d8 <UART_SetConfig+0x258>
 80033a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80033a4:	d00c      	beq.n	80033c0 <UART_SetConfig+0x240>
 80033a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80033aa:	d815      	bhi.n	80033d8 <UART_SetConfig+0x258>
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d003      	beq.n	80033b8 <UART_SetConfig+0x238>
 80033b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033b4:	d008      	beq.n	80033c8 <UART_SetConfig+0x248>
 80033b6:	e00f      	b.n	80033d8 <UART_SetConfig+0x258>
 80033b8:	2300      	movs	r3, #0
 80033ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033be:	e052      	b.n	8003466 <UART_SetConfig+0x2e6>
 80033c0:	2302      	movs	r3, #2
 80033c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033c6:	e04e      	b.n	8003466 <UART_SetConfig+0x2e6>
 80033c8:	2304      	movs	r3, #4
 80033ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033ce:	e04a      	b.n	8003466 <UART_SetConfig+0x2e6>
 80033d0:	2308      	movs	r3, #8
 80033d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033d6:	e046      	b.n	8003466 <UART_SetConfig+0x2e6>
 80033d8:	2310      	movs	r3, #16
 80033da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033de:	e042      	b.n	8003466 <UART_SetConfig+0x2e6>
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a17      	ldr	r2, [pc, #92]	@ (8003444 <UART_SetConfig+0x2c4>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d13a      	bne.n	8003460 <UART_SetConfig+0x2e0>
 80033ea:	4b18      	ldr	r3, [pc, #96]	@ (800344c <UART_SetConfig+0x2cc>)
 80033ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033f0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80033f4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80033f8:	d01a      	beq.n	8003430 <UART_SetConfig+0x2b0>
 80033fa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80033fe:	d81b      	bhi.n	8003438 <UART_SetConfig+0x2b8>
 8003400:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003404:	d00c      	beq.n	8003420 <UART_SetConfig+0x2a0>
 8003406:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800340a:	d815      	bhi.n	8003438 <UART_SetConfig+0x2b8>
 800340c:	2b00      	cmp	r3, #0
 800340e:	d003      	beq.n	8003418 <UART_SetConfig+0x298>
 8003410:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003414:	d008      	beq.n	8003428 <UART_SetConfig+0x2a8>
 8003416:	e00f      	b.n	8003438 <UART_SetConfig+0x2b8>
 8003418:	2300      	movs	r3, #0
 800341a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800341e:	e022      	b.n	8003466 <UART_SetConfig+0x2e6>
 8003420:	2302      	movs	r3, #2
 8003422:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003426:	e01e      	b.n	8003466 <UART_SetConfig+0x2e6>
 8003428:	2304      	movs	r3, #4
 800342a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800342e:	e01a      	b.n	8003466 <UART_SetConfig+0x2e6>
 8003430:	2308      	movs	r3, #8
 8003432:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003436:	e016      	b.n	8003466 <UART_SetConfig+0x2e6>
 8003438:	2310      	movs	r3, #16
 800343a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800343e:	e012      	b.n	8003466 <UART_SetConfig+0x2e6>
 8003440:	efff69f3 	.word	0xefff69f3
 8003444:	40008000 	.word	0x40008000
 8003448:	40013800 	.word	0x40013800
 800344c:	40021000 	.word	0x40021000
 8003450:	40004400 	.word	0x40004400
 8003454:	40004800 	.word	0x40004800
 8003458:	40004c00 	.word	0x40004c00
 800345c:	40005000 	.word	0x40005000
 8003460:	2310      	movs	r3, #16
 8003462:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a9f      	ldr	r2, [pc, #636]	@ (80036e8 <UART_SetConfig+0x568>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d17a      	bne.n	8003566 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003470:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003474:	2b08      	cmp	r3, #8
 8003476:	d824      	bhi.n	80034c2 <UART_SetConfig+0x342>
 8003478:	a201      	add	r2, pc, #4	@ (adr r2, 8003480 <UART_SetConfig+0x300>)
 800347a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800347e:	bf00      	nop
 8003480:	080034a5 	.word	0x080034a5
 8003484:	080034c3 	.word	0x080034c3
 8003488:	080034ad 	.word	0x080034ad
 800348c:	080034c3 	.word	0x080034c3
 8003490:	080034b3 	.word	0x080034b3
 8003494:	080034c3 	.word	0x080034c3
 8003498:	080034c3 	.word	0x080034c3
 800349c:	080034c3 	.word	0x080034c3
 80034a0:	080034bb 	.word	0x080034bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034a4:	f7fe fcda 	bl	8001e5c <HAL_RCC_GetPCLK1Freq>
 80034a8:	61f8      	str	r0, [r7, #28]
        break;
 80034aa:	e010      	b.n	80034ce <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80034ac:	4b8f      	ldr	r3, [pc, #572]	@ (80036ec <UART_SetConfig+0x56c>)
 80034ae:	61fb      	str	r3, [r7, #28]
        break;
 80034b0:	e00d      	b.n	80034ce <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034b2:	f7fe fc3b 	bl	8001d2c <HAL_RCC_GetSysClockFreq>
 80034b6:	61f8      	str	r0, [r7, #28]
        break;
 80034b8:	e009      	b.n	80034ce <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80034be:	61fb      	str	r3, [r7, #28]
        break;
 80034c0:	e005      	b.n	80034ce <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80034c2:	2300      	movs	r3, #0
 80034c4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80034cc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80034ce:	69fb      	ldr	r3, [r7, #28]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	f000 80fb 	beq.w	80036cc <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	685a      	ldr	r2, [r3, #4]
 80034da:	4613      	mov	r3, r2
 80034dc:	005b      	lsls	r3, r3, #1
 80034de:	4413      	add	r3, r2
 80034e0:	69fa      	ldr	r2, [r7, #28]
 80034e2:	429a      	cmp	r2, r3
 80034e4:	d305      	bcc.n	80034f2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80034ec:	69fa      	ldr	r2, [r7, #28]
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d903      	bls.n	80034fa <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80034f8:	e0e8      	b.n	80036cc <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80034fa:	69fb      	ldr	r3, [r7, #28]
 80034fc:	2200      	movs	r2, #0
 80034fe:	461c      	mov	r4, r3
 8003500:	4615      	mov	r5, r2
 8003502:	f04f 0200 	mov.w	r2, #0
 8003506:	f04f 0300 	mov.w	r3, #0
 800350a:	022b      	lsls	r3, r5, #8
 800350c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003510:	0222      	lsls	r2, r4, #8
 8003512:	68f9      	ldr	r1, [r7, #12]
 8003514:	6849      	ldr	r1, [r1, #4]
 8003516:	0849      	lsrs	r1, r1, #1
 8003518:	2000      	movs	r0, #0
 800351a:	4688      	mov	r8, r1
 800351c:	4681      	mov	r9, r0
 800351e:	eb12 0a08 	adds.w	sl, r2, r8
 8003522:	eb43 0b09 	adc.w	fp, r3, r9
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	2200      	movs	r2, #0
 800352c:	603b      	str	r3, [r7, #0]
 800352e:	607a      	str	r2, [r7, #4]
 8003530:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003534:	4650      	mov	r0, sl
 8003536:	4659      	mov	r1, fp
 8003538:	f7fc fea2 	bl	8000280 <__aeabi_uldivmod>
 800353c:	4602      	mov	r2, r0
 800353e:	460b      	mov	r3, r1
 8003540:	4613      	mov	r3, r2
 8003542:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003544:	69bb      	ldr	r3, [r7, #24]
 8003546:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800354a:	d308      	bcc.n	800355e <UART_SetConfig+0x3de>
 800354c:	69bb      	ldr	r3, [r7, #24]
 800354e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003552:	d204      	bcs.n	800355e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	69ba      	ldr	r2, [r7, #24]
 800355a:	60da      	str	r2, [r3, #12]
 800355c:	e0b6      	b.n	80036cc <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003564:	e0b2      	b.n	80036cc <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	69db      	ldr	r3, [r3, #28]
 800356a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800356e:	d15e      	bne.n	800362e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003570:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003574:	2b08      	cmp	r3, #8
 8003576:	d828      	bhi.n	80035ca <UART_SetConfig+0x44a>
 8003578:	a201      	add	r2, pc, #4	@ (adr r2, 8003580 <UART_SetConfig+0x400>)
 800357a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800357e:	bf00      	nop
 8003580:	080035a5 	.word	0x080035a5
 8003584:	080035ad 	.word	0x080035ad
 8003588:	080035b5 	.word	0x080035b5
 800358c:	080035cb 	.word	0x080035cb
 8003590:	080035bb 	.word	0x080035bb
 8003594:	080035cb 	.word	0x080035cb
 8003598:	080035cb 	.word	0x080035cb
 800359c:	080035cb 	.word	0x080035cb
 80035a0:	080035c3 	.word	0x080035c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80035a4:	f7fe fc5a 	bl	8001e5c <HAL_RCC_GetPCLK1Freq>
 80035a8:	61f8      	str	r0, [r7, #28]
        break;
 80035aa:	e014      	b.n	80035d6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80035ac:	f7fe fc6c 	bl	8001e88 <HAL_RCC_GetPCLK2Freq>
 80035b0:	61f8      	str	r0, [r7, #28]
        break;
 80035b2:	e010      	b.n	80035d6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80035b4:	4b4d      	ldr	r3, [pc, #308]	@ (80036ec <UART_SetConfig+0x56c>)
 80035b6:	61fb      	str	r3, [r7, #28]
        break;
 80035b8:	e00d      	b.n	80035d6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80035ba:	f7fe fbb7 	bl	8001d2c <HAL_RCC_GetSysClockFreq>
 80035be:	61f8      	str	r0, [r7, #28]
        break;
 80035c0:	e009      	b.n	80035d6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80035c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80035c6:	61fb      	str	r3, [r7, #28]
        break;
 80035c8:	e005      	b.n	80035d6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80035ca:	2300      	movs	r3, #0
 80035cc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80035d4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d077      	beq.n	80036cc <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80035dc:	69fb      	ldr	r3, [r7, #28]
 80035de:	005a      	lsls	r2, r3, #1
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	085b      	lsrs	r3, r3, #1
 80035e6:	441a      	add	r2, r3
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80035f0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80035f2:	69bb      	ldr	r3, [r7, #24]
 80035f4:	2b0f      	cmp	r3, #15
 80035f6:	d916      	bls.n	8003626 <UART_SetConfig+0x4a6>
 80035f8:	69bb      	ldr	r3, [r7, #24]
 80035fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035fe:	d212      	bcs.n	8003626 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003600:	69bb      	ldr	r3, [r7, #24]
 8003602:	b29b      	uxth	r3, r3
 8003604:	f023 030f 	bic.w	r3, r3, #15
 8003608:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800360a:	69bb      	ldr	r3, [r7, #24]
 800360c:	085b      	lsrs	r3, r3, #1
 800360e:	b29b      	uxth	r3, r3
 8003610:	f003 0307 	and.w	r3, r3, #7
 8003614:	b29a      	uxth	r2, r3
 8003616:	8afb      	ldrh	r3, [r7, #22]
 8003618:	4313      	orrs	r3, r2
 800361a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	8afa      	ldrh	r2, [r7, #22]
 8003622:	60da      	str	r2, [r3, #12]
 8003624:	e052      	b.n	80036cc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800362c:	e04e      	b.n	80036cc <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800362e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003632:	2b08      	cmp	r3, #8
 8003634:	d827      	bhi.n	8003686 <UART_SetConfig+0x506>
 8003636:	a201      	add	r2, pc, #4	@ (adr r2, 800363c <UART_SetConfig+0x4bc>)
 8003638:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800363c:	08003661 	.word	0x08003661
 8003640:	08003669 	.word	0x08003669
 8003644:	08003671 	.word	0x08003671
 8003648:	08003687 	.word	0x08003687
 800364c:	08003677 	.word	0x08003677
 8003650:	08003687 	.word	0x08003687
 8003654:	08003687 	.word	0x08003687
 8003658:	08003687 	.word	0x08003687
 800365c:	0800367f 	.word	0x0800367f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003660:	f7fe fbfc 	bl	8001e5c <HAL_RCC_GetPCLK1Freq>
 8003664:	61f8      	str	r0, [r7, #28]
        break;
 8003666:	e014      	b.n	8003692 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003668:	f7fe fc0e 	bl	8001e88 <HAL_RCC_GetPCLK2Freq>
 800366c:	61f8      	str	r0, [r7, #28]
        break;
 800366e:	e010      	b.n	8003692 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003670:	4b1e      	ldr	r3, [pc, #120]	@ (80036ec <UART_SetConfig+0x56c>)
 8003672:	61fb      	str	r3, [r7, #28]
        break;
 8003674:	e00d      	b.n	8003692 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003676:	f7fe fb59 	bl	8001d2c <HAL_RCC_GetSysClockFreq>
 800367a:	61f8      	str	r0, [r7, #28]
        break;
 800367c:	e009      	b.n	8003692 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800367e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003682:	61fb      	str	r3, [r7, #28]
        break;
 8003684:	e005      	b.n	8003692 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003686:	2300      	movs	r3, #0
 8003688:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003690:	bf00      	nop
    }

    if (pclk != 0U)
 8003692:	69fb      	ldr	r3, [r7, #28]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d019      	beq.n	80036cc <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	085a      	lsrs	r2, r3, #1
 800369e:	69fb      	ldr	r3, [r7, #28]
 80036a0:	441a      	add	r2, r3
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80036aa:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80036ac:	69bb      	ldr	r3, [r7, #24]
 80036ae:	2b0f      	cmp	r3, #15
 80036b0:	d909      	bls.n	80036c6 <UART_SetConfig+0x546>
 80036b2:	69bb      	ldr	r3, [r7, #24]
 80036b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036b8:	d205      	bcs.n	80036c6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80036ba:	69bb      	ldr	r3, [r7, #24]
 80036bc:	b29a      	uxth	r2, r3
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	60da      	str	r2, [r3, #12]
 80036c4:	e002      	b.n	80036cc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2200      	movs	r2, #0
 80036d0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2200      	movs	r2, #0
 80036d6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80036d8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80036dc:	4618      	mov	r0, r3
 80036de:	3728      	adds	r7, #40	@ 0x28
 80036e0:	46bd      	mov	sp, r7
 80036e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036e6:	bf00      	nop
 80036e8:	40008000 	.word	0x40008000
 80036ec:	00f42400 	.word	0x00f42400

080036f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b083      	sub	sp, #12
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036fc:	f003 0308 	and.w	r3, r3, #8
 8003700:	2b00      	cmp	r3, #0
 8003702:	d00a      	beq.n	800371a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	430a      	orrs	r2, r1
 8003718:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800371e:	f003 0301 	and.w	r3, r3, #1
 8003722:	2b00      	cmp	r3, #0
 8003724:	d00a      	beq.n	800373c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	430a      	orrs	r2, r1
 800373a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003740:	f003 0302 	and.w	r3, r3, #2
 8003744:	2b00      	cmp	r3, #0
 8003746:	d00a      	beq.n	800375e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	430a      	orrs	r2, r1
 800375c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003762:	f003 0304 	and.w	r3, r3, #4
 8003766:	2b00      	cmp	r3, #0
 8003768:	d00a      	beq.n	8003780 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	430a      	orrs	r2, r1
 800377e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003784:	f003 0310 	and.w	r3, r3, #16
 8003788:	2b00      	cmp	r3, #0
 800378a:	d00a      	beq.n	80037a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	430a      	orrs	r2, r1
 80037a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037a6:	f003 0320 	and.w	r3, r3, #32
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d00a      	beq.n	80037c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	689b      	ldr	r3, [r3, #8]
 80037b4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	430a      	orrs	r2, r1
 80037c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d01a      	beq.n	8003806 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	430a      	orrs	r2, r1
 80037e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80037ee:	d10a      	bne.n	8003806 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	430a      	orrs	r2, r1
 8003804:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800380a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800380e:	2b00      	cmp	r3, #0
 8003810:	d00a      	beq.n	8003828 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	430a      	orrs	r2, r1
 8003826:	605a      	str	r2, [r3, #4]
  }
}
 8003828:	bf00      	nop
 800382a:	370c      	adds	r7, #12
 800382c:	46bd      	mov	sp, r7
 800382e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003832:	4770      	bx	lr

08003834 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b098      	sub	sp, #96	@ 0x60
 8003838:	af02      	add	r7, sp, #8
 800383a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2200      	movs	r2, #0
 8003840:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003844:	f7fd f9b0 	bl	8000ba8 <HAL_GetTick>
 8003848:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 0308 	and.w	r3, r3, #8
 8003854:	2b08      	cmp	r3, #8
 8003856:	d12e      	bne.n	80038b6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003858:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800385c:	9300      	str	r3, [sp, #0]
 800385e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003860:	2200      	movs	r2, #0
 8003862:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003866:	6878      	ldr	r0, [r7, #4]
 8003868:	f000 f88c 	bl	8003984 <UART_WaitOnFlagUntilTimeout>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d021      	beq.n	80038b6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003878:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800387a:	e853 3f00 	ldrex	r3, [r3]
 800387e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003880:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003882:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003886:	653b      	str	r3, [r7, #80]	@ 0x50
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	461a      	mov	r2, r3
 800388e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003890:	647b      	str	r3, [r7, #68]	@ 0x44
 8003892:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003894:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003896:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003898:	e841 2300 	strex	r3, r2, [r1]
 800389c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800389e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d1e6      	bne.n	8003872 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2220      	movs	r2, #32
 80038a8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2200      	movs	r2, #0
 80038ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80038b2:	2303      	movs	r3, #3
 80038b4:	e062      	b.n	800397c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f003 0304 	and.w	r3, r3, #4
 80038c0:	2b04      	cmp	r3, #4
 80038c2:	d149      	bne.n	8003958 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80038c4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80038c8:	9300      	str	r3, [sp, #0]
 80038ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038cc:	2200      	movs	r2, #0
 80038ce:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80038d2:	6878      	ldr	r0, [r7, #4]
 80038d4:	f000 f856 	bl	8003984 <UART_WaitOnFlagUntilTimeout>
 80038d8:	4603      	mov	r3, r0
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d03c      	beq.n	8003958 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038e6:	e853 3f00 	ldrex	r3, [r3]
 80038ea:	623b      	str	r3, [r7, #32]
   return(result);
 80038ec:	6a3b      	ldr	r3, [r7, #32]
 80038ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80038f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	461a      	mov	r2, r3
 80038fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80038fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80038fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003900:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003902:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003904:	e841 2300 	strex	r3, r2, [r1]
 8003908:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800390a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800390c:	2b00      	cmp	r3, #0
 800390e:	d1e6      	bne.n	80038de <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	3308      	adds	r3, #8
 8003916:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	e853 3f00 	ldrex	r3, [r3]
 800391e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	f023 0301 	bic.w	r3, r3, #1
 8003926:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	3308      	adds	r3, #8
 800392e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003930:	61fa      	str	r2, [r7, #28]
 8003932:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003934:	69b9      	ldr	r1, [r7, #24]
 8003936:	69fa      	ldr	r2, [r7, #28]
 8003938:	e841 2300 	strex	r3, r2, [r1]
 800393c:	617b      	str	r3, [r7, #20]
   return(result);
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d1e5      	bne.n	8003910 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2220      	movs	r2, #32
 8003948:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2200      	movs	r2, #0
 8003950:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003954:	2303      	movs	r3, #3
 8003956:	e011      	b.n	800397c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2220      	movs	r2, #32
 800395c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2220      	movs	r2, #32
 8003962:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2200      	movs	r2, #0
 8003970:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2200      	movs	r2, #0
 8003976:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800397a:	2300      	movs	r3, #0
}
 800397c:	4618      	mov	r0, r3
 800397e:	3758      	adds	r7, #88	@ 0x58
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}

08003984 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b084      	sub	sp, #16
 8003988:	af00      	add	r7, sp, #0
 800398a:	60f8      	str	r0, [r7, #12]
 800398c:	60b9      	str	r1, [r7, #8]
 800398e:	603b      	str	r3, [r7, #0]
 8003990:	4613      	mov	r3, r2
 8003992:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003994:	e04f      	b.n	8003a36 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003996:	69bb      	ldr	r3, [r7, #24]
 8003998:	f1b3 3fff 	cmp.w	r3, #4294967295
 800399c:	d04b      	beq.n	8003a36 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800399e:	f7fd f903 	bl	8000ba8 <HAL_GetTick>
 80039a2:	4602      	mov	r2, r0
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	1ad3      	subs	r3, r2, r3
 80039a8:	69ba      	ldr	r2, [r7, #24]
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d302      	bcc.n	80039b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80039ae:	69bb      	ldr	r3, [r7, #24]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d101      	bne.n	80039b8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80039b4:	2303      	movs	r3, #3
 80039b6:	e04e      	b.n	8003a56 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 0304 	and.w	r3, r3, #4
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d037      	beq.n	8003a36 <UART_WaitOnFlagUntilTimeout+0xb2>
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	2b80      	cmp	r3, #128	@ 0x80
 80039ca:	d034      	beq.n	8003a36 <UART_WaitOnFlagUntilTimeout+0xb2>
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	2b40      	cmp	r3, #64	@ 0x40
 80039d0:	d031      	beq.n	8003a36 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	69db      	ldr	r3, [r3, #28]
 80039d8:	f003 0308 	and.w	r3, r3, #8
 80039dc:	2b08      	cmp	r3, #8
 80039de:	d110      	bne.n	8003a02 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	2208      	movs	r2, #8
 80039e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80039e8:	68f8      	ldr	r0, [r7, #12]
 80039ea:	f000 f8ff 	bl	8003bec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	2208      	movs	r2, #8
 80039f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	2200      	movs	r2, #0
 80039fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e029      	b.n	8003a56 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	69db      	ldr	r3, [r3, #28]
 8003a08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a10:	d111      	bne.n	8003a36 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003a1a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003a1c:	68f8      	ldr	r0, [r7, #12]
 8003a1e:	f000 f8e5 	bl	8003bec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	2220      	movs	r2, #32
 8003a26:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003a32:	2303      	movs	r3, #3
 8003a34:	e00f      	b.n	8003a56 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	69da      	ldr	r2, [r3, #28]
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	4013      	ands	r3, r2
 8003a40:	68ba      	ldr	r2, [r7, #8]
 8003a42:	429a      	cmp	r2, r3
 8003a44:	bf0c      	ite	eq
 8003a46:	2301      	moveq	r3, #1
 8003a48:	2300      	movne	r3, #0
 8003a4a:	b2db      	uxtb	r3, r3
 8003a4c:	461a      	mov	r2, r3
 8003a4e:	79fb      	ldrb	r3, [r7, #7]
 8003a50:	429a      	cmp	r2, r3
 8003a52:	d0a0      	beq.n	8003996 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a54:	2300      	movs	r3, #0
}
 8003a56:	4618      	mov	r0, r3
 8003a58:	3710      	adds	r7, #16
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}
	...

08003a60 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b097      	sub	sp, #92	@ 0x5c
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	60f8      	str	r0, [r7, #12]
 8003a68:	60b9      	str	r1, [r7, #8]
 8003a6a:	4613      	mov	r3, r2
 8003a6c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	68ba      	ldr	r2, [r7, #8]
 8003a72:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	88fa      	ldrh	r2, [r7, #6]
 8003a78:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	88fa      	ldrh	r2, [r7, #6]
 8003a80:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2200      	movs	r2, #0
 8003a88:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a92:	d10e      	bne.n	8003ab2 <UART_Start_Receive_IT+0x52>
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	691b      	ldr	r3, [r3, #16]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d105      	bne.n	8003aa8 <UART_Start_Receive_IT+0x48>
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8003aa2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003aa6:	e02d      	b.n	8003b04 <UART_Start_Receive_IT+0xa4>
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	22ff      	movs	r2, #255	@ 0xff
 8003aac:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003ab0:	e028      	b.n	8003b04 <UART_Start_Receive_IT+0xa4>
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d10d      	bne.n	8003ad6 <UART_Start_Receive_IT+0x76>
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	691b      	ldr	r3, [r3, #16]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d104      	bne.n	8003acc <UART_Start_Receive_IT+0x6c>
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	22ff      	movs	r2, #255	@ 0xff
 8003ac6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003aca:	e01b      	b.n	8003b04 <UART_Start_Receive_IT+0xa4>
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	227f      	movs	r2, #127	@ 0x7f
 8003ad0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003ad4:	e016      	b.n	8003b04 <UART_Start_Receive_IT+0xa4>
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	689b      	ldr	r3, [r3, #8]
 8003ada:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003ade:	d10d      	bne.n	8003afc <UART_Start_Receive_IT+0x9c>
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	691b      	ldr	r3, [r3, #16]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d104      	bne.n	8003af2 <UART_Start_Receive_IT+0x92>
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	227f      	movs	r2, #127	@ 0x7f
 8003aec:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003af0:	e008      	b.n	8003b04 <UART_Start_Receive_IT+0xa4>
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	223f      	movs	r2, #63	@ 0x3f
 8003af6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003afa:	e003      	b.n	8003b04 <UART_Start_Receive_IT+0xa4>
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2200      	movs	r2, #0
 8003b00:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	2200      	movs	r2, #0
 8003b08:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2222      	movs	r2, #34	@ 0x22
 8003b10:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	3308      	adds	r3, #8
 8003b1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b1e:	e853 3f00 	ldrex	r3, [r3]
 8003b22:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b26:	f043 0301 	orr.w	r3, r3, #1
 8003b2a:	657b      	str	r3, [r7, #84]	@ 0x54
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	3308      	adds	r3, #8
 8003b32:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003b34:	64ba      	str	r2, [r7, #72]	@ 0x48
 8003b36:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b38:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003b3a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003b3c:	e841 2300 	strex	r3, r2, [r1]
 8003b40:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8003b42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d1e5      	bne.n	8003b14 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	689b      	ldr	r3, [r3, #8]
 8003b4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b50:	d107      	bne.n	8003b62 <UART_Start_Receive_IT+0x102>
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	691b      	ldr	r3, [r3, #16]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d103      	bne.n	8003b62 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	4a21      	ldr	r2, [pc, #132]	@ (8003be4 <UART_Start_Receive_IT+0x184>)
 8003b5e:	669a      	str	r2, [r3, #104]	@ 0x68
 8003b60:	e002      	b.n	8003b68 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	4a20      	ldr	r2, [pc, #128]	@ (8003be8 <UART_Start_Receive_IT+0x188>)
 8003b66:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	691b      	ldr	r3, [r3, #16]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d019      	beq.n	8003ba4 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b78:	e853 3f00 	ldrex	r3, [r3]
 8003b7c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b80:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8003b84:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	461a      	mov	r2, r3
 8003b8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b90:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b92:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003b94:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003b96:	e841 2300 	strex	r3, r2, [r1]
 8003b9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8003b9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d1e6      	bne.n	8003b70 <UART_Start_Receive_IT+0x110>
 8003ba2:	e018      	b.n	8003bd6 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	e853 3f00 	ldrex	r3, [r3]
 8003bb0:	613b      	str	r3, [r7, #16]
   return(result);
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	f043 0320 	orr.w	r3, r3, #32
 8003bb8:	653b      	str	r3, [r7, #80]	@ 0x50
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	461a      	mov	r2, r3
 8003bc0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003bc2:	623b      	str	r3, [r7, #32]
 8003bc4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bc6:	69f9      	ldr	r1, [r7, #28]
 8003bc8:	6a3a      	ldr	r2, [r7, #32]
 8003bca:	e841 2300 	strex	r3, r2, [r1]
 8003bce:	61bb      	str	r3, [r7, #24]
   return(result);
 8003bd0:	69bb      	ldr	r3, [r7, #24]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d1e6      	bne.n	8003ba4 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8003bd6:	2300      	movs	r3, #0
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	375c      	adds	r7, #92	@ 0x5c
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be2:	4770      	bx	lr
 8003be4:	08003ef1 	.word	0x08003ef1
 8003be8:	08003d35 	.word	0x08003d35

08003bec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b095      	sub	sp, #84	@ 0x54
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bfc:	e853 3f00 	ldrex	r3, [r3]
 8003c00:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c04:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003c08:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	461a      	mov	r2, r3
 8003c10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c12:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c14:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c16:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003c18:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003c1a:	e841 2300 	strex	r3, r2, [r1]
 8003c1e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003c20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d1e6      	bne.n	8003bf4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	3308      	adds	r3, #8
 8003c2c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c2e:	6a3b      	ldr	r3, [r7, #32]
 8003c30:	e853 3f00 	ldrex	r3, [r3]
 8003c34:	61fb      	str	r3, [r7, #28]
   return(result);
 8003c36:	69fb      	ldr	r3, [r7, #28]
 8003c38:	f023 0301 	bic.w	r3, r3, #1
 8003c3c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	3308      	adds	r3, #8
 8003c44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003c46:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c48:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c4a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c4c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c4e:	e841 2300 	strex	r3, r2, [r1]
 8003c52:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d1e5      	bne.n	8003c26 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d118      	bne.n	8003c94 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	e853 3f00 	ldrex	r3, [r3]
 8003c6e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	f023 0310 	bic.w	r3, r3, #16
 8003c76:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	461a      	mov	r2, r3
 8003c7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c80:	61bb      	str	r3, [r7, #24]
 8003c82:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c84:	6979      	ldr	r1, [r7, #20]
 8003c86:	69ba      	ldr	r2, [r7, #24]
 8003c88:	e841 2300 	strex	r3, r2, [r1]
 8003c8c:	613b      	str	r3, [r7, #16]
   return(result);
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d1e6      	bne.n	8003c62 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2220      	movs	r2, #32
 8003c98:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003ca8:	bf00      	nop
 8003caa:	3754      	adds	r7, #84	@ 0x54
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr

08003cb4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b084      	sub	sp, #16
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cc0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003cd2:	68f8      	ldr	r0, [r7, #12]
 8003cd4:	f7ff fa3e 	bl	8003154 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003cd8:	bf00      	nop
 8003cda:	3710      	adds	r7, #16
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}

08003ce0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b088      	sub	sp, #32
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	e853 3f00 	ldrex	r3, [r3]
 8003cf4:	60bb      	str	r3, [r7, #8]
   return(result);
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003cfc:	61fb      	str	r3, [r7, #28]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	461a      	mov	r2, r3
 8003d04:	69fb      	ldr	r3, [r7, #28]
 8003d06:	61bb      	str	r3, [r7, #24]
 8003d08:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d0a:	6979      	ldr	r1, [r7, #20]
 8003d0c:	69ba      	ldr	r2, [r7, #24]
 8003d0e:	e841 2300 	strex	r3, r2, [r1]
 8003d12:	613b      	str	r3, [r7, #16]
   return(result);
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d1e6      	bne.n	8003ce8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2220      	movs	r2, #32
 8003d1e:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003d26:	6878      	ldr	r0, [r7, #4]
 8003d28:	f7ff fa0a 	bl	8003140 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d2c:	bf00      	nop
 8003d2e:	3720      	adds	r7, #32
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}

08003d34 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b09c      	sub	sp, #112	@ 0x70
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003d42:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d4c:	2b22      	cmp	r3, #34	@ 0x22
 8003d4e:	f040 80be 	bne.w	8003ece <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003d58:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003d5c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8003d60:	b2d9      	uxtb	r1, r3
 8003d62:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8003d66:	b2da      	uxtb	r2, r3
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d6c:	400a      	ands	r2, r1
 8003d6e:	b2d2      	uxtb	r2, r2
 8003d70:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d76:	1c5a      	adds	r2, r3, #1
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003d82:	b29b      	uxth	r3, r3
 8003d84:	3b01      	subs	r3, #1
 8003d86:	b29a      	uxth	r2, r3
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003d94:	b29b      	uxth	r3, r3
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	f040 80a3 	bne.w	8003ee2 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003da2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003da4:	e853 3f00 	ldrex	r3, [r3]
 8003da8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003daa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003dac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003db0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	461a      	mov	r2, r3
 8003db8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003dba:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003dbc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dbe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003dc0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003dc2:	e841 2300 	strex	r3, r2, [r1]
 8003dc6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003dc8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d1e6      	bne.n	8003d9c <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	3308      	adds	r3, #8
 8003dd4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dd8:	e853 3f00 	ldrex	r3, [r3]
 8003ddc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003dde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003de0:	f023 0301 	bic.w	r3, r3, #1
 8003de4:	667b      	str	r3, [r7, #100]	@ 0x64
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	3308      	adds	r3, #8
 8003dec:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003dee:	647a      	str	r2, [r7, #68]	@ 0x44
 8003df0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003df2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003df4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003df6:	e841 2300 	strex	r3, r2, [r1]
 8003dfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003dfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d1e5      	bne.n	8003dce <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2220      	movs	r2, #32
 8003e06:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2200      	movs	r2, #0
 8003e14:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a34      	ldr	r2, [pc, #208]	@ (8003eec <UART_RxISR_8BIT+0x1b8>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d01f      	beq.n	8003e60 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d018      	beq.n	8003e60 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e36:	e853 3f00 	ldrex	r3, [r3]
 8003e3a:	623b      	str	r3, [r7, #32]
   return(result);
 8003e3c:	6a3b      	ldr	r3, [r7, #32]
 8003e3e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003e42:	663b      	str	r3, [r7, #96]	@ 0x60
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	461a      	mov	r2, r3
 8003e4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e4c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e4e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e50:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003e52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e54:	e841 2300 	strex	r3, r2, [r1]
 8003e58:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003e5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d1e6      	bne.n	8003e2e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d12e      	bne.n	8003ec6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	e853 3f00 	ldrex	r3, [r3]
 8003e7a:	60fb      	str	r3, [r7, #12]
   return(result);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	f023 0310 	bic.w	r3, r3, #16
 8003e82:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	461a      	mov	r2, r3
 8003e8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003e8c:	61fb      	str	r3, [r7, #28]
 8003e8e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e90:	69b9      	ldr	r1, [r7, #24]
 8003e92:	69fa      	ldr	r2, [r7, #28]
 8003e94:	e841 2300 	strex	r3, r2, [r1]
 8003e98:	617b      	str	r3, [r7, #20]
   return(result);
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d1e6      	bne.n	8003e6e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	69db      	ldr	r3, [r3, #28]
 8003ea6:	f003 0310 	and.w	r3, r3, #16
 8003eaa:	2b10      	cmp	r3, #16
 8003eac:	d103      	bne.n	8003eb6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	2210      	movs	r2, #16
 8003eb4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003ebc:	4619      	mov	r1, r3
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f7ff f952 	bl	8003168 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003ec4:	e00d      	b.n	8003ee2 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8003ec6:	6878      	ldr	r0, [r7, #4]
 8003ec8:	f7fc fc64 	bl	8000794 <HAL_UART_RxCpltCallback>
}
 8003ecc:	e009      	b.n	8003ee2 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	8b1b      	ldrh	r3, [r3, #24]
 8003ed4:	b29a      	uxth	r2, r3
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f042 0208 	orr.w	r2, r2, #8
 8003ede:	b292      	uxth	r2, r2
 8003ee0:	831a      	strh	r2, [r3, #24]
}
 8003ee2:	bf00      	nop
 8003ee4:	3770      	adds	r7, #112	@ 0x70
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}
 8003eea:	bf00      	nop
 8003eec:	40008000 	.word	0x40008000

08003ef0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b09c      	sub	sp, #112	@ 0x70
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003efe:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f08:	2b22      	cmp	r3, #34	@ 0x22
 8003f0a:	f040 80be 	bne.w	800408a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003f14:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f1c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8003f1e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8003f22:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8003f26:	4013      	ands	r3, r2
 8003f28:	b29a      	uxth	r2, r3
 8003f2a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003f2c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f32:	1c9a      	adds	r2, r3, #2
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	3b01      	subs	r3, #1
 8003f42:	b29a      	uxth	r2, r3
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003f50:	b29b      	uxth	r3, r3
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	f040 80a3 	bne.w	800409e <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003f60:	e853 3f00 	ldrex	r3, [r3]
 8003f64:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8003f66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f68:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f6c:	667b      	str	r3, [r7, #100]	@ 0x64
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	461a      	mov	r2, r3
 8003f74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003f76:	657b      	str	r3, [r7, #84]	@ 0x54
 8003f78:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f7a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003f7c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003f7e:	e841 2300 	strex	r3, r2, [r1]
 8003f82:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8003f84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d1e6      	bne.n	8003f58 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	3308      	adds	r3, #8
 8003f90:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f94:	e853 3f00 	ldrex	r3, [r3]
 8003f98:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003f9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f9c:	f023 0301 	bic.w	r3, r3, #1
 8003fa0:	663b      	str	r3, [r7, #96]	@ 0x60
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	3308      	adds	r3, #8
 8003fa8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003faa:	643a      	str	r2, [r7, #64]	@ 0x40
 8003fac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003fb0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003fb2:	e841 2300 	strex	r3, r2, [r1]
 8003fb6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003fb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d1e5      	bne.n	8003f8a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2220      	movs	r2, #32
 8003fc2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a34      	ldr	r2, [pc, #208]	@ (80040a8 <UART_RxISR_16BIT+0x1b8>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d01f      	beq.n	800401c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d018      	beq.n	800401c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ff0:	6a3b      	ldr	r3, [r7, #32]
 8003ff2:	e853 3f00 	ldrex	r3, [r3]
 8003ff6:	61fb      	str	r3, [r7, #28]
   return(result);
 8003ff8:	69fb      	ldr	r3, [r7, #28]
 8003ffa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003ffe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	461a      	mov	r2, r3
 8004006:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004008:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800400a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800400c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800400e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004010:	e841 2300 	strex	r3, r2, [r1]
 8004014:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004018:	2b00      	cmp	r3, #0
 800401a:	d1e6      	bne.n	8003fea <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004020:	2b01      	cmp	r3, #1
 8004022:	d12e      	bne.n	8004082 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2200      	movs	r2, #0
 8004028:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	e853 3f00 	ldrex	r3, [r3]
 8004036:	60bb      	str	r3, [r7, #8]
   return(result);
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	f023 0310 	bic.w	r3, r3, #16
 800403e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	461a      	mov	r2, r3
 8004046:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004048:	61bb      	str	r3, [r7, #24]
 800404a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800404c:	6979      	ldr	r1, [r7, #20]
 800404e:	69ba      	ldr	r2, [r7, #24]
 8004050:	e841 2300 	strex	r3, r2, [r1]
 8004054:	613b      	str	r3, [r7, #16]
   return(result);
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d1e6      	bne.n	800402a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	69db      	ldr	r3, [r3, #28]
 8004062:	f003 0310 	and.w	r3, r3, #16
 8004066:	2b10      	cmp	r3, #16
 8004068:	d103      	bne.n	8004072 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	2210      	movs	r2, #16
 8004070:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004078:	4619      	mov	r1, r3
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f7ff f874 	bl	8003168 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004080:	e00d      	b.n	800409e <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f7fc fb86 	bl	8000794 <HAL_UART_RxCpltCallback>
}
 8004088:	e009      	b.n	800409e <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	8b1b      	ldrh	r3, [r3, #24]
 8004090:	b29a      	uxth	r2, r3
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f042 0208 	orr.w	r2, r2, #8
 800409a:	b292      	uxth	r2, r2
 800409c:	831a      	strh	r2, [r3, #24]
}
 800409e:	bf00      	nop
 80040a0:	3770      	adds	r7, #112	@ 0x70
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}
 80040a6:	bf00      	nop
 80040a8:	40008000 	.word	0x40008000

080040ac <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b083      	sub	sp, #12
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80040b4:	bf00      	nop
 80040b6:	370c      	adds	r7, #12
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr

080040c0 <sniprintf>:
 80040c0:	b40c      	push	{r2, r3}
 80040c2:	b530      	push	{r4, r5, lr}
 80040c4:	4b17      	ldr	r3, [pc, #92]	@ (8004124 <sniprintf+0x64>)
 80040c6:	1e0c      	subs	r4, r1, #0
 80040c8:	681d      	ldr	r5, [r3, #0]
 80040ca:	b09d      	sub	sp, #116	@ 0x74
 80040cc:	da08      	bge.n	80040e0 <sniprintf+0x20>
 80040ce:	238b      	movs	r3, #139	@ 0x8b
 80040d0:	602b      	str	r3, [r5, #0]
 80040d2:	f04f 30ff 	mov.w	r0, #4294967295
 80040d6:	b01d      	add	sp, #116	@ 0x74
 80040d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80040dc:	b002      	add	sp, #8
 80040de:	4770      	bx	lr
 80040e0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80040e4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80040e8:	bf14      	ite	ne
 80040ea:	f104 33ff 	addne.w	r3, r4, #4294967295
 80040ee:	4623      	moveq	r3, r4
 80040f0:	9304      	str	r3, [sp, #16]
 80040f2:	9307      	str	r3, [sp, #28]
 80040f4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80040f8:	9002      	str	r0, [sp, #8]
 80040fa:	9006      	str	r0, [sp, #24]
 80040fc:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004100:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004102:	ab21      	add	r3, sp, #132	@ 0x84
 8004104:	a902      	add	r1, sp, #8
 8004106:	4628      	mov	r0, r5
 8004108:	9301      	str	r3, [sp, #4]
 800410a:	f000 f995 	bl	8004438 <_svfiprintf_r>
 800410e:	1c43      	adds	r3, r0, #1
 8004110:	bfbc      	itt	lt
 8004112:	238b      	movlt	r3, #139	@ 0x8b
 8004114:	602b      	strlt	r3, [r5, #0]
 8004116:	2c00      	cmp	r4, #0
 8004118:	d0dd      	beq.n	80040d6 <sniprintf+0x16>
 800411a:	9b02      	ldr	r3, [sp, #8]
 800411c:	2200      	movs	r2, #0
 800411e:	701a      	strb	r2, [r3, #0]
 8004120:	e7d9      	b.n	80040d6 <sniprintf+0x16>
 8004122:	bf00      	nop
 8004124:	2000000c 	.word	0x2000000c

08004128 <memset>:
 8004128:	4402      	add	r2, r0
 800412a:	4603      	mov	r3, r0
 800412c:	4293      	cmp	r3, r2
 800412e:	d100      	bne.n	8004132 <memset+0xa>
 8004130:	4770      	bx	lr
 8004132:	f803 1b01 	strb.w	r1, [r3], #1
 8004136:	e7f9      	b.n	800412c <memset+0x4>

08004138 <__errno>:
 8004138:	4b01      	ldr	r3, [pc, #4]	@ (8004140 <__errno+0x8>)
 800413a:	6818      	ldr	r0, [r3, #0]
 800413c:	4770      	bx	lr
 800413e:	bf00      	nop
 8004140:	2000000c 	.word	0x2000000c

08004144 <__libc_init_array>:
 8004144:	b570      	push	{r4, r5, r6, lr}
 8004146:	4d0d      	ldr	r5, [pc, #52]	@ (800417c <__libc_init_array+0x38>)
 8004148:	4c0d      	ldr	r4, [pc, #52]	@ (8004180 <__libc_init_array+0x3c>)
 800414a:	1b64      	subs	r4, r4, r5
 800414c:	10a4      	asrs	r4, r4, #2
 800414e:	2600      	movs	r6, #0
 8004150:	42a6      	cmp	r6, r4
 8004152:	d109      	bne.n	8004168 <__libc_init_array+0x24>
 8004154:	4d0b      	ldr	r5, [pc, #44]	@ (8004184 <__libc_init_array+0x40>)
 8004156:	4c0c      	ldr	r4, [pc, #48]	@ (8004188 <__libc_init_array+0x44>)
 8004158:	f000 fc66 	bl	8004a28 <_init>
 800415c:	1b64      	subs	r4, r4, r5
 800415e:	10a4      	asrs	r4, r4, #2
 8004160:	2600      	movs	r6, #0
 8004162:	42a6      	cmp	r6, r4
 8004164:	d105      	bne.n	8004172 <__libc_init_array+0x2e>
 8004166:	bd70      	pop	{r4, r5, r6, pc}
 8004168:	f855 3b04 	ldr.w	r3, [r5], #4
 800416c:	4798      	blx	r3
 800416e:	3601      	adds	r6, #1
 8004170:	e7ee      	b.n	8004150 <__libc_init_array+0xc>
 8004172:	f855 3b04 	ldr.w	r3, [r5], #4
 8004176:	4798      	blx	r3
 8004178:	3601      	adds	r6, #1
 800417a:	e7f2      	b.n	8004162 <__libc_init_array+0x1e>
 800417c:	08004af4 	.word	0x08004af4
 8004180:	08004af4 	.word	0x08004af4
 8004184:	08004af4 	.word	0x08004af4
 8004188:	08004af8 	.word	0x08004af8

0800418c <__retarget_lock_acquire_recursive>:
 800418c:	4770      	bx	lr

0800418e <__retarget_lock_release_recursive>:
 800418e:	4770      	bx	lr

08004190 <_free_r>:
 8004190:	b538      	push	{r3, r4, r5, lr}
 8004192:	4605      	mov	r5, r0
 8004194:	2900      	cmp	r1, #0
 8004196:	d041      	beq.n	800421c <_free_r+0x8c>
 8004198:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800419c:	1f0c      	subs	r4, r1, #4
 800419e:	2b00      	cmp	r3, #0
 80041a0:	bfb8      	it	lt
 80041a2:	18e4      	addlt	r4, r4, r3
 80041a4:	f000 f8e0 	bl	8004368 <__malloc_lock>
 80041a8:	4a1d      	ldr	r2, [pc, #116]	@ (8004220 <_free_r+0x90>)
 80041aa:	6813      	ldr	r3, [r2, #0]
 80041ac:	b933      	cbnz	r3, 80041bc <_free_r+0x2c>
 80041ae:	6063      	str	r3, [r4, #4]
 80041b0:	6014      	str	r4, [r2, #0]
 80041b2:	4628      	mov	r0, r5
 80041b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80041b8:	f000 b8dc 	b.w	8004374 <__malloc_unlock>
 80041bc:	42a3      	cmp	r3, r4
 80041be:	d908      	bls.n	80041d2 <_free_r+0x42>
 80041c0:	6820      	ldr	r0, [r4, #0]
 80041c2:	1821      	adds	r1, r4, r0
 80041c4:	428b      	cmp	r3, r1
 80041c6:	bf01      	itttt	eq
 80041c8:	6819      	ldreq	r1, [r3, #0]
 80041ca:	685b      	ldreq	r3, [r3, #4]
 80041cc:	1809      	addeq	r1, r1, r0
 80041ce:	6021      	streq	r1, [r4, #0]
 80041d0:	e7ed      	b.n	80041ae <_free_r+0x1e>
 80041d2:	461a      	mov	r2, r3
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	b10b      	cbz	r3, 80041dc <_free_r+0x4c>
 80041d8:	42a3      	cmp	r3, r4
 80041da:	d9fa      	bls.n	80041d2 <_free_r+0x42>
 80041dc:	6811      	ldr	r1, [r2, #0]
 80041de:	1850      	adds	r0, r2, r1
 80041e0:	42a0      	cmp	r0, r4
 80041e2:	d10b      	bne.n	80041fc <_free_r+0x6c>
 80041e4:	6820      	ldr	r0, [r4, #0]
 80041e6:	4401      	add	r1, r0
 80041e8:	1850      	adds	r0, r2, r1
 80041ea:	4283      	cmp	r3, r0
 80041ec:	6011      	str	r1, [r2, #0]
 80041ee:	d1e0      	bne.n	80041b2 <_free_r+0x22>
 80041f0:	6818      	ldr	r0, [r3, #0]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	6053      	str	r3, [r2, #4]
 80041f6:	4408      	add	r0, r1
 80041f8:	6010      	str	r0, [r2, #0]
 80041fa:	e7da      	b.n	80041b2 <_free_r+0x22>
 80041fc:	d902      	bls.n	8004204 <_free_r+0x74>
 80041fe:	230c      	movs	r3, #12
 8004200:	602b      	str	r3, [r5, #0]
 8004202:	e7d6      	b.n	80041b2 <_free_r+0x22>
 8004204:	6820      	ldr	r0, [r4, #0]
 8004206:	1821      	adds	r1, r4, r0
 8004208:	428b      	cmp	r3, r1
 800420a:	bf04      	itt	eq
 800420c:	6819      	ldreq	r1, [r3, #0]
 800420e:	685b      	ldreq	r3, [r3, #4]
 8004210:	6063      	str	r3, [r4, #4]
 8004212:	bf04      	itt	eq
 8004214:	1809      	addeq	r1, r1, r0
 8004216:	6021      	streq	r1, [r4, #0]
 8004218:	6054      	str	r4, [r2, #4]
 800421a:	e7ca      	b.n	80041b2 <_free_r+0x22>
 800421c:	bd38      	pop	{r3, r4, r5, pc}
 800421e:	bf00      	nop
 8004220:	20000250 	.word	0x20000250

08004224 <sbrk_aligned>:
 8004224:	b570      	push	{r4, r5, r6, lr}
 8004226:	4e0f      	ldr	r6, [pc, #60]	@ (8004264 <sbrk_aligned+0x40>)
 8004228:	460c      	mov	r4, r1
 800422a:	6831      	ldr	r1, [r6, #0]
 800422c:	4605      	mov	r5, r0
 800422e:	b911      	cbnz	r1, 8004236 <sbrk_aligned+0x12>
 8004230:	f000 fba6 	bl	8004980 <_sbrk_r>
 8004234:	6030      	str	r0, [r6, #0]
 8004236:	4621      	mov	r1, r4
 8004238:	4628      	mov	r0, r5
 800423a:	f000 fba1 	bl	8004980 <_sbrk_r>
 800423e:	1c43      	adds	r3, r0, #1
 8004240:	d103      	bne.n	800424a <sbrk_aligned+0x26>
 8004242:	f04f 34ff 	mov.w	r4, #4294967295
 8004246:	4620      	mov	r0, r4
 8004248:	bd70      	pop	{r4, r5, r6, pc}
 800424a:	1cc4      	adds	r4, r0, #3
 800424c:	f024 0403 	bic.w	r4, r4, #3
 8004250:	42a0      	cmp	r0, r4
 8004252:	d0f8      	beq.n	8004246 <sbrk_aligned+0x22>
 8004254:	1a21      	subs	r1, r4, r0
 8004256:	4628      	mov	r0, r5
 8004258:	f000 fb92 	bl	8004980 <_sbrk_r>
 800425c:	3001      	adds	r0, #1
 800425e:	d1f2      	bne.n	8004246 <sbrk_aligned+0x22>
 8004260:	e7ef      	b.n	8004242 <sbrk_aligned+0x1e>
 8004262:	bf00      	nop
 8004264:	2000024c 	.word	0x2000024c

08004268 <_malloc_r>:
 8004268:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800426c:	1ccd      	adds	r5, r1, #3
 800426e:	f025 0503 	bic.w	r5, r5, #3
 8004272:	3508      	adds	r5, #8
 8004274:	2d0c      	cmp	r5, #12
 8004276:	bf38      	it	cc
 8004278:	250c      	movcc	r5, #12
 800427a:	2d00      	cmp	r5, #0
 800427c:	4606      	mov	r6, r0
 800427e:	db01      	blt.n	8004284 <_malloc_r+0x1c>
 8004280:	42a9      	cmp	r1, r5
 8004282:	d904      	bls.n	800428e <_malloc_r+0x26>
 8004284:	230c      	movs	r3, #12
 8004286:	6033      	str	r3, [r6, #0]
 8004288:	2000      	movs	r0, #0
 800428a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800428e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004364 <_malloc_r+0xfc>
 8004292:	f000 f869 	bl	8004368 <__malloc_lock>
 8004296:	f8d8 3000 	ldr.w	r3, [r8]
 800429a:	461c      	mov	r4, r3
 800429c:	bb44      	cbnz	r4, 80042f0 <_malloc_r+0x88>
 800429e:	4629      	mov	r1, r5
 80042a0:	4630      	mov	r0, r6
 80042a2:	f7ff ffbf 	bl	8004224 <sbrk_aligned>
 80042a6:	1c43      	adds	r3, r0, #1
 80042a8:	4604      	mov	r4, r0
 80042aa:	d158      	bne.n	800435e <_malloc_r+0xf6>
 80042ac:	f8d8 4000 	ldr.w	r4, [r8]
 80042b0:	4627      	mov	r7, r4
 80042b2:	2f00      	cmp	r7, #0
 80042b4:	d143      	bne.n	800433e <_malloc_r+0xd6>
 80042b6:	2c00      	cmp	r4, #0
 80042b8:	d04b      	beq.n	8004352 <_malloc_r+0xea>
 80042ba:	6823      	ldr	r3, [r4, #0]
 80042bc:	4639      	mov	r1, r7
 80042be:	4630      	mov	r0, r6
 80042c0:	eb04 0903 	add.w	r9, r4, r3
 80042c4:	f000 fb5c 	bl	8004980 <_sbrk_r>
 80042c8:	4581      	cmp	r9, r0
 80042ca:	d142      	bne.n	8004352 <_malloc_r+0xea>
 80042cc:	6821      	ldr	r1, [r4, #0]
 80042ce:	1a6d      	subs	r5, r5, r1
 80042d0:	4629      	mov	r1, r5
 80042d2:	4630      	mov	r0, r6
 80042d4:	f7ff ffa6 	bl	8004224 <sbrk_aligned>
 80042d8:	3001      	adds	r0, #1
 80042da:	d03a      	beq.n	8004352 <_malloc_r+0xea>
 80042dc:	6823      	ldr	r3, [r4, #0]
 80042de:	442b      	add	r3, r5
 80042e0:	6023      	str	r3, [r4, #0]
 80042e2:	f8d8 3000 	ldr.w	r3, [r8]
 80042e6:	685a      	ldr	r2, [r3, #4]
 80042e8:	bb62      	cbnz	r2, 8004344 <_malloc_r+0xdc>
 80042ea:	f8c8 7000 	str.w	r7, [r8]
 80042ee:	e00f      	b.n	8004310 <_malloc_r+0xa8>
 80042f0:	6822      	ldr	r2, [r4, #0]
 80042f2:	1b52      	subs	r2, r2, r5
 80042f4:	d420      	bmi.n	8004338 <_malloc_r+0xd0>
 80042f6:	2a0b      	cmp	r2, #11
 80042f8:	d917      	bls.n	800432a <_malloc_r+0xc2>
 80042fa:	1961      	adds	r1, r4, r5
 80042fc:	42a3      	cmp	r3, r4
 80042fe:	6025      	str	r5, [r4, #0]
 8004300:	bf18      	it	ne
 8004302:	6059      	strne	r1, [r3, #4]
 8004304:	6863      	ldr	r3, [r4, #4]
 8004306:	bf08      	it	eq
 8004308:	f8c8 1000 	streq.w	r1, [r8]
 800430c:	5162      	str	r2, [r4, r5]
 800430e:	604b      	str	r3, [r1, #4]
 8004310:	4630      	mov	r0, r6
 8004312:	f000 f82f 	bl	8004374 <__malloc_unlock>
 8004316:	f104 000b 	add.w	r0, r4, #11
 800431a:	1d23      	adds	r3, r4, #4
 800431c:	f020 0007 	bic.w	r0, r0, #7
 8004320:	1ac2      	subs	r2, r0, r3
 8004322:	bf1c      	itt	ne
 8004324:	1a1b      	subne	r3, r3, r0
 8004326:	50a3      	strne	r3, [r4, r2]
 8004328:	e7af      	b.n	800428a <_malloc_r+0x22>
 800432a:	6862      	ldr	r2, [r4, #4]
 800432c:	42a3      	cmp	r3, r4
 800432e:	bf0c      	ite	eq
 8004330:	f8c8 2000 	streq.w	r2, [r8]
 8004334:	605a      	strne	r2, [r3, #4]
 8004336:	e7eb      	b.n	8004310 <_malloc_r+0xa8>
 8004338:	4623      	mov	r3, r4
 800433a:	6864      	ldr	r4, [r4, #4]
 800433c:	e7ae      	b.n	800429c <_malloc_r+0x34>
 800433e:	463c      	mov	r4, r7
 8004340:	687f      	ldr	r7, [r7, #4]
 8004342:	e7b6      	b.n	80042b2 <_malloc_r+0x4a>
 8004344:	461a      	mov	r2, r3
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	42a3      	cmp	r3, r4
 800434a:	d1fb      	bne.n	8004344 <_malloc_r+0xdc>
 800434c:	2300      	movs	r3, #0
 800434e:	6053      	str	r3, [r2, #4]
 8004350:	e7de      	b.n	8004310 <_malloc_r+0xa8>
 8004352:	230c      	movs	r3, #12
 8004354:	6033      	str	r3, [r6, #0]
 8004356:	4630      	mov	r0, r6
 8004358:	f000 f80c 	bl	8004374 <__malloc_unlock>
 800435c:	e794      	b.n	8004288 <_malloc_r+0x20>
 800435e:	6005      	str	r5, [r0, #0]
 8004360:	e7d6      	b.n	8004310 <_malloc_r+0xa8>
 8004362:	bf00      	nop
 8004364:	20000250 	.word	0x20000250

08004368 <__malloc_lock>:
 8004368:	4801      	ldr	r0, [pc, #4]	@ (8004370 <__malloc_lock+0x8>)
 800436a:	f7ff bf0f 	b.w	800418c <__retarget_lock_acquire_recursive>
 800436e:	bf00      	nop
 8004370:	20000248 	.word	0x20000248

08004374 <__malloc_unlock>:
 8004374:	4801      	ldr	r0, [pc, #4]	@ (800437c <__malloc_unlock+0x8>)
 8004376:	f7ff bf0a 	b.w	800418e <__retarget_lock_release_recursive>
 800437a:	bf00      	nop
 800437c:	20000248 	.word	0x20000248

08004380 <__ssputs_r>:
 8004380:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004384:	688e      	ldr	r6, [r1, #8]
 8004386:	461f      	mov	r7, r3
 8004388:	42be      	cmp	r6, r7
 800438a:	680b      	ldr	r3, [r1, #0]
 800438c:	4682      	mov	sl, r0
 800438e:	460c      	mov	r4, r1
 8004390:	4690      	mov	r8, r2
 8004392:	d82d      	bhi.n	80043f0 <__ssputs_r+0x70>
 8004394:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004398:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800439c:	d026      	beq.n	80043ec <__ssputs_r+0x6c>
 800439e:	6965      	ldr	r5, [r4, #20]
 80043a0:	6909      	ldr	r1, [r1, #16]
 80043a2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80043a6:	eba3 0901 	sub.w	r9, r3, r1
 80043aa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80043ae:	1c7b      	adds	r3, r7, #1
 80043b0:	444b      	add	r3, r9
 80043b2:	106d      	asrs	r5, r5, #1
 80043b4:	429d      	cmp	r5, r3
 80043b6:	bf38      	it	cc
 80043b8:	461d      	movcc	r5, r3
 80043ba:	0553      	lsls	r3, r2, #21
 80043bc:	d527      	bpl.n	800440e <__ssputs_r+0x8e>
 80043be:	4629      	mov	r1, r5
 80043c0:	f7ff ff52 	bl	8004268 <_malloc_r>
 80043c4:	4606      	mov	r6, r0
 80043c6:	b360      	cbz	r0, 8004422 <__ssputs_r+0xa2>
 80043c8:	6921      	ldr	r1, [r4, #16]
 80043ca:	464a      	mov	r2, r9
 80043cc:	f000 fae8 	bl	80049a0 <memcpy>
 80043d0:	89a3      	ldrh	r3, [r4, #12]
 80043d2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80043d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043da:	81a3      	strh	r3, [r4, #12]
 80043dc:	6126      	str	r6, [r4, #16]
 80043de:	6165      	str	r5, [r4, #20]
 80043e0:	444e      	add	r6, r9
 80043e2:	eba5 0509 	sub.w	r5, r5, r9
 80043e6:	6026      	str	r6, [r4, #0]
 80043e8:	60a5      	str	r5, [r4, #8]
 80043ea:	463e      	mov	r6, r7
 80043ec:	42be      	cmp	r6, r7
 80043ee:	d900      	bls.n	80043f2 <__ssputs_r+0x72>
 80043f0:	463e      	mov	r6, r7
 80043f2:	6820      	ldr	r0, [r4, #0]
 80043f4:	4632      	mov	r2, r6
 80043f6:	4641      	mov	r1, r8
 80043f8:	f000 faa8 	bl	800494c <memmove>
 80043fc:	68a3      	ldr	r3, [r4, #8]
 80043fe:	1b9b      	subs	r3, r3, r6
 8004400:	60a3      	str	r3, [r4, #8]
 8004402:	6823      	ldr	r3, [r4, #0]
 8004404:	4433      	add	r3, r6
 8004406:	6023      	str	r3, [r4, #0]
 8004408:	2000      	movs	r0, #0
 800440a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800440e:	462a      	mov	r2, r5
 8004410:	f000 fad4 	bl	80049bc <_realloc_r>
 8004414:	4606      	mov	r6, r0
 8004416:	2800      	cmp	r0, #0
 8004418:	d1e0      	bne.n	80043dc <__ssputs_r+0x5c>
 800441a:	6921      	ldr	r1, [r4, #16]
 800441c:	4650      	mov	r0, sl
 800441e:	f7ff feb7 	bl	8004190 <_free_r>
 8004422:	230c      	movs	r3, #12
 8004424:	f8ca 3000 	str.w	r3, [sl]
 8004428:	89a3      	ldrh	r3, [r4, #12]
 800442a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800442e:	81a3      	strh	r3, [r4, #12]
 8004430:	f04f 30ff 	mov.w	r0, #4294967295
 8004434:	e7e9      	b.n	800440a <__ssputs_r+0x8a>
	...

08004438 <_svfiprintf_r>:
 8004438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800443c:	4698      	mov	r8, r3
 800443e:	898b      	ldrh	r3, [r1, #12]
 8004440:	061b      	lsls	r3, r3, #24
 8004442:	b09d      	sub	sp, #116	@ 0x74
 8004444:	4607      	mov	r7, r0
 8004446:	460d      	mov	r5, r1
 8004448:	4614      	mov	r4, r2
 800444a:	d510      	bpl.n	800446e <_svfiprintf_r+0x36>
 800444c:	690b      	ldr	r3, [r1, #16]
 800444e:	b973      	cbnz	r3, 800446e <_svfiprintf_r+0x36>
 8004450:	2140      	movs	r1, #64	@ 0x40
 8004452:	f7ff ff09 	bl	8004268 <_malloc_r>
 8004456:	6028      	str	r0, [r5, #0]
 8004458:	6128      	str	r0, [r5, #16]
 800445a:	b930      	cbnz	r0, 800446a <_svfiprintf_r+0x32>
 800445c:	230c      	movs	r3, #12
 800445e:	603b      	str	r3, [r7, #0]
 8004460:	f04f 30ff 	mov.w	r0, #4294967295
 8004464:	b01d      	add	sp, #116	@ 0x74
 8004466:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800446a:	2340      	movs	r3, #64	@ 0x40
 800446c:	616b      	str	r3, [r5, #20]
 800446e:	2300      	movs	r3, #0
 8004470:	9309      	str	r3, [sp, #36]	@ 0x24
 8004472:	2320      	movs	r3, #32
 8004474:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004478:	f8cd 800c 	str.w	r8, [sp, #12]
 800447c:	2330      	movs	r3, #48	@ 0x30
 800447e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800461c <_svfiprintf_r+0x1e4>
 8004482:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004486:	f04f 0901 	mov.w	r9, #1
 800448a:	4623      	mov	r3, r4
 800448c:	469a      	mov	sl, r3
 800448e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004492:	b10a      	cbz	r2, 8004498 <_svfiprintf_r+0x60>
 8004494:	2a25      	cmp	r2, #37	@ 0x25
 8004496:	d1f9      	bne.n	800448c <_svfiprintf_r+0x54>
 8004498:	ebba 0b04 	subs.w	fp, sl, r4
 800449c:	d00b      	beq.n	80044b6 <_svfiprintf_r+0x7e>
 800449e:	465b      	mov	r3, fp
 80044a0:	4622      	mov	r2, r4
 80044a2:	4629      	mov	r1, r5
 80044a4:	4638      	mov	r0, r7
 80044a6:	f7ff ff6b 	bl	8004380 <__ssputs_r>
 80044aa:	3001      	adds	r0, #1
 80044ac:	f000 80a7 	beq.w	80045fe <_svfiprintf_r+0x1c6>
 80044b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80044b2:	445a      	add	r2, fp
 80044b4:	9209      	str	r2, [sp, #36]	@ 0x24
 80044b6:	f89a 3000 	ldrb.w	r3, [sl]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	f000 809f 	beq.w	80045fe <_svfiprintf_r+0x1c6>
 80044c0:	2300      	movs	r3, #0
 80044c2:	f04f 32ff 	mov.w	r2, #4294967295
 80044c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80044ca:	f10a 0a01 	add.w	sl, sl, #1
 80044ce:	9304      	str	r3, [sp, #16]
 80044d0:	9307      	str	r3, [sp, #28]
 80044d2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80044d6:	931a      	str	r3, [sp, #104]	@ 0x68
 80044d8:	4654      	mov	r4, sl
 80044da:	2205      	movs	r2, #5
 80044dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80044e0:	484e      	ldr	r0, [pc, #312]	@ (800461c <_svfiprintf_r+0x1e4>)
 80044e2:	f7fb fe7d 	bl	80001e0 <memchr>
 80044e6:	9a04      	ldr	r2, [sp, #16]
 80044e8:	b9d8      	cbnz	r0, 8004522 <_svfiprintf_r+0xea>
 80044ea:	06d0      	lsls	r0, r2, #27
 80044ec:	bf44      	itt	mi
 80044ee:	2320      	movmi	r3, #32
 80044f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80044f4:	0711      	lsls	r1, r2, #28
 80044f6:	bf44      	itt	mi
 80044f8:	232b      	movmi	r3, #43	@ 0x2b
 80044fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80044fe:	f89a 3000 	ldrb.w	r3, [sl]
 8004502:	2b2a      	cmp	r3, #42	@ 0x2a
 8004504:	d015      	beq.n	8004532 <_svfiprintf_r+0xfa>
 8004506:	9a07      	ldr	r2, [sp, #28]
 8004508:	4654      	mov	r4, sl
 800450a:	2000      	movs	r0, #0
 800450c:	f04f 0c0a 	mov.w	ip, #10
 8004510:	4621      	mov	r1, r4
 8004512:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004516:	3b30      	subs	r3, #48	@ 0x30
 8004518:	2b09      	cmp	r3, #9
 800451a:	d94b      	bls.n	80045b4 <_svfiprintf_r+0x17c>
 800451c:	b1b0      	cbz	r0, 800454c <_svfiprintf_r+0x114>
 800451e:	9207      	str	r2, [sp, #28]
 8004520:	e014      	b.n	800454c <_svfiprintf_r+0x114>
 8004522:	eba0 0308 	sub.w	r3, r0, r8
 8004526:	fa09 f303 	lsl.w	r3, r9, r3
 800452a:	4313      	orrs	r3, r2
 800452c:	9304      	str	r3, [sp, #16]
 800452e:	46a2      	mov	sl, r4
 8004530:	e7d2      	b.n	80044d8 <_svfiprintf_r+0xa0>
 8004532:	9b03      	ldr	r3, [sp, #12]
 8004534:	1d19      	adds	r1, r3, #4
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	9103      	str	r1, [sp, #12]
 800453a:	2b00      	cmp	r3, #0
 800453c:	bfbb      	ittet	lt
 800453e:	425b      	neglt	r3, r3
 8004540:	f042 0202 	orrlt.w	r2, r2, #2
 8004544:	9307      	strge	r3, [sp, #28]
 8004546:	9307      	strlt	r3, [sp, #28]
 8004548:	bfb8      	it	lt
 800454a:	9204      	strlt	r2, [sp, #16]
 800454c:	7823      	ldrb	r3, [r4, #0]
 800454e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004550:	d10a      	bne.n	8004568 <_svfiprintf_r+0x130>
 8004552:	7863      	ldrb	r3, [r4, #1]
 8004554:	2b2a      	cmp	r3, #42	@ 0x2a
 8004556:	d132      	bne.n	80045be <_svfiprintf_r+0x186>
 8004558:	9b03      	ldr	r3, [sp, #12]
 800455a:	1d1a      	adds	r2, r3, #4
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	9203      	str	r2, [sp, #12]
 8004560:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004564:	3402      	adds	r4, #2
 8004566:	9305      	str	r3, [sp, #20]
 8004568:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800462c <_svfiprintf_r+0x1f4>
 800456c:	7821      	ldrb	r1, [r4, #0]
 800456e:	2203      	movs	r2, #3
 8004570:	4650      	mov	r0, sl
 8004572:	f7fb fe35 	bl	80001e0 <memchr>
 8004576:	b138      	cbz	r0, 8004588 <_svfiprintf_r+0x150>
 8004578:	9b04      	ldr	r3, [sp, #16]
 800457a:	eba0 000a 	sub.w	r0, r0, sl
 800457e:	2240      	movs	r2, #64	@ 0x40
 8004580:	4082      	lsls	r2, r0
 8004582:	4313      	orrs	r3, r2
 8004584:	3401      	adds	r4, #1
 8004586:	9304      	str	r3, [sp, #16]
 8004588:	f814 1b01 	ldrb.w	r1, [r4], #1
 800458c:	4824      	ldr	r0, [pc, #144]	@ (8004620 <_svfiprintf_r+0x1e8>)
 800458e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004592:	2206      	movs	r2, #6
 8004594:	f7fb fe24 	bl	80001e0 <memchr>
 8004598:	2800      	cmp	r0, #0
 800459a:	d036      	beq.n	800460a <_svfiprintf_r+0x1d2>
 800459c:	4b21      	ldr	r3, [pc, #132]	@ (8004624 <_svfiprintf_r+0x1ec>)
 800459e:	bb1b      	cbnz	r3, 80045e8 <_svfiprintf_r+0x1b0>
 80045a0:	9b03      	ldr	r3, [sp, #12]
 80045a2:	3307      	adds	r3, #7
 80045a4:	f023 0307 	bic.w	r3, r3, #7
 80045a8:	3308      	adds	r3, #8
 80045aa:	9303      	str	r3, [sp, #12]
 80045ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80045ae:	4433      	add	r3, r6
 80045b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80045b2:	e76a      	b.n	800448a <_svfiprintf_r+0x52>
 80045b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80045b8:	460c      	mov	r4, r1
 80045ba:	2001      	movs	r0, #1
 80045bc:	e7a8      	b.n	8004510 <_svfiprintf_r+0xd8>
 80045be:	2300      	movs	r3, #0
 80045c0:	3401      	adds	r4, #1
 80045c2:	9305      	str	r3, [sp, #20]
 80045c4:	4619      	mov	r1, r3
 80045c6:	f04f 0c0a 	mov.w	ip, #10
 80045ca:	4620      	mov	r0, r4
 80045cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80045d0:	3a30      	subs	r2, #48	@ 0x30
 80045d2:	2a09      	cmp	r2, #9
 80045d4:	d903      	bls.n	80045de <_svfiprintf_r+0x1a6>
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d0c6      	beq.n	8004568 <_svfiprintf_r+0x130>
 80045da:	9105      	str	r1, [sp, #20]
 80045dc:	e7c4      	b.n	8004568 <_svfiprintf_r+0x130>
 80045de:	fb0c 2101 	mla	r1, ip, r1, r2
 80045e2:	4604      	mov	r4, r0
 80045e4:	2301      	movs	r3, #1
 80045e6:	e7f0      	b.n	80045ca <_svfiprintf_r+0x192>
 80045e8:	ab03      	add	r3, sp, #12
 80045ea:	9300      	str	r3, [sp, #0]
 80045ec:	462a      	mov	r2, r5
 80045ee:	4b0e      	ldr	r3, [pc, #56]	@ (8004628 <_svfiprintf_r+0x1f0>)
 80045f0:	a904      	add	r1, sp, #16
 80045f2:	4638      	mov	r0, r7
 80045f4:	f3af 8000 	nop.w
 80045f8:	1c42      	adds	r2, r0, #1
 80045fa:	4606      	mov	r6, r0
 80045fc:	d1d6      	bne.n	80045ac <_svfiprintf_r+0x174>
 80045fe:	89ab      	ldrh	r3, [r5, #12]
 8004600:	065b      	lsls	r3, r3, #25
 8004602:	f53f af2d 	bmi.w	8004460 <_svfiprintf_r+0x28>
 8004606:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004608:	e72c      	b.n	8004464 <_svfiprintf_r+0x2c>
 800460a:	ab03      	add	r3, sp, #12
 800460c:	9300      	str	r3, [sp, #0]
 800460e:	462a      	mov	r2, r5
 8004610:	4b05      	ldr	r3, [pc, #20]	@ (8004628 <_svfiprintf_r+0x1f0>)
 8004612:	a904      	add	r1, sp, #16
 8004614:	4638      	mov	r0, r7
 8004616:	f000 f879 	bl	800470c <_printf_i>
 800461a:	e7ed      	b.n	80045f8 <_svfiprintf_r+0x1c0>
 800461c:	08004ab8 	.word	0x08004ab8
 8004620:	08004ac2 	.word	0x08004ac2
 8004624:	00000000 	.word	0x00000000
 8004628:	08004381 	.word	0x08004381
 800462c:	08004abe 	.word	0x08004abe

08004630 <_printf_common>:
 8004630:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004634:	4616      	mov	r6, r2
 8004636:	4698      	mov	r8, r3
 8004638:	688a      	ldr	r2, [r1, #8]
 800463a:	690b      	ldr	r3, [r1, #16]
 800463c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004640:	4293      	cmp	r3, r2
 8004642:	bfb8      	it	lt
 8004644:	4613      	movlt	r3, r2
 8004646:	6033      	str	r3, [r6, #0]
 8004648:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800464c:	4607      	mov	r7, r0
 800464e:	460c      	mov	r4, r1
 8004650:	b10a      	cbz	r2, 8004656 <_printf_common+0x26>
 8004652:	3301      	adds	r3, #1
 8004654:	6033      	str	r3, [r6, #0]
 8004656:	6823      	ldr	r3, [r4, #0]
 8004658:	0699      	lsls	r1, r3, #26
 800465a:	bf42      	ittt	mi
 800465c:	6833      	ldrmi	r3, [r6, #0]
 800465e:	3302      	addmi	r3, #2
 8004660:	6033      	strmi	r3, [r6, #0]
 8004662:	6825      	ldr	r5, [r4, #0]
 8004664:	f015 0506 	ands.w	r5, r5, #6
 8004668:	d106      	bne.n	8004678 <_printf_common+0x48>
 800466a:	f104 0a19 	add.w	sl, r4, #25
 800466e:	68e3      	ldr	r3, [r4, #12]
 8004670:	6832      	ldr	r2, [r6, #0]
 8004672:	1a9b      	subs	r3, r3, r2
 8004674:	42ab      	cmp	r3, r5
 8004676:	dc26      	bgt.n	80046c6 <_printf_common+0x96>
 8004678:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800467c:	6822      	ldr	r2, [r4, #0]
 800467e:	3b00      	subs	r3, #0
 8004680:	bf18      	it	ne
 8004682:	2301      	movne	r3, #1
 8004684:	0692      	lsls	r2, r2, #26
 8004686:	d42b      	bmi.n	80046e0 <_printf_common+0xb0>
 8004688:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800468c:	4641      	mov	r1, r8
 800468e:	4638      	mov	r0, r7
 8004690:	47c8      	blx	r9
 8004692:	3001      	adds	r0, #1
 8004694:	d01e      	beq.n	80046d4 <_printf_common+0xa4>
 8004696:	6823      	ldr	r3, [r4, #0]
 8004698:	6922      	ldr	r2, [r4, #16]
 800469a:	f003 0306 	and.w	r3, r3, #6
 800469e:	2b04      	cmp	r3, #4
 80046a0:	bf02      	ittt	eq
 80046a2:	68e5      	ldreq	r5, [r4, #12]
 80046a4:	6833      	ldreq	r3, [r6, #0]
 80046a6:	1aed      	subeq	r5, r5, r3
 80046a8:	68a3      	ldr	r3, [r4, #8]
 80046aa:	bf0c      	ite	eq
 80046ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80046b0:	2500      	movne	r5, #0
 80046b2:	4293      	cmp	r3, r2
 80046b4:	bfc4      	itt	gt
 80046b6:	1a9b      	subgt	r3, r3, r2
 80046b8:	18ed      	addgt	r5, r5, r3
 80046ba:	2600      	movs	r6, #0
 80046bc:	341a      	adds	r4, #26
 80046be:	42b5      	cmp	r5, r6
 80046c0:	d11a      	bne.n	80046f8 <_printf_common+0xc8>
 80046c2:	2000      	movs	r0, #0
 80046c4:	e008      	b.n	80046d8 <_printf_common+0xa8>
 80046c6:	2301      	movs	r3, #1
 80046c8:	4652      	mov	r2, sl
 80046ca:	4641      	mov	r1, r8
 80046cc:	4638      	mov	r0, r7
 80046ce:	47c8      	blx	r9
 80046d0:	3001      	adds	r0, #1
 80046d2:	d103      	bne.n	80046dc <_printf_common+0xac>
 80046d4:	f04f 30ff 	mov.w	r0, #4294967295
 80046d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046dc:	3501      	adds	r5, #1
 80046de:	e7c6      	b.n	800466e <_printf_common+0x3e>
 80046e0:	18e1      	adds	r1, r4, r3
 80046e2:	1c5a      	adds	r2, r3, #1
 80046e4:	2030      	movs	r0, #48	@ 0x30
 80046e6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80046ea:	4422      	add	r2, r4
 80046ec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80046f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80046f4:	3302      	adds	r3, #2
 80046f6:	e7c7      	b.n	8004688 <_printf_common+0x58>
 80046f8:	2301      	movs	r3, #1
 80046fa:	4622      	mov	r2, r4
 80046fc:	4641      	mov	r1, r8
 80046fe:	4638      	mov	r0, r7
 8004700:	47c8      	blx	r9
 8004702:	3001      	adds	r0, #1
 8004704:	d0e6      	beq.n	80046d4 <_printf_common+0xa4>
 8004706:	3601      	adds	r6, #1
 8004708:	e7d9      	b.n	80046be <_printf_common+0x8e>
	...

0800470c <_printf_i>:
 800470c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004710:	7e0f      	ldrb	r7, [r1, #24]
 8004712:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004714:	2f78      	cmp	r7, #120	@ 0x78
 8004716:	4691      	mov	r9, r2
 8004718:	4680      	mov	r8, r0
 800471a:	460c      	mov	r4, r1
 800471c:	469a      	mov	sl, r3
 800471e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004722:	d807      	bhi.n	8004734 <_printf_i+0x28>
 8004724:	2f62      	cmp	r7, #98	@ 0x62
 8004726:	d80a      	bhi.n	800473e <_printf_i+0x32>
 8004728:	2f00      	cmp	r7, #0
 800472a:	f000 80d2 	beq.w	80048d2 <_printf_i+0x1c6>
 800472e:	2f58      	cmp	r7, #88	@ 0x58
 8004730:	f000 80b9 	beq.w	80048a6 <_printf_i+0x19a>
 8004734:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004738:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800473c:	e03a      	b.n	80047b4 <_printf_i+0xa8>
 800473e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004742:	2b15      	cmp	r3, #21
 8004744:	d8f6      	bhi.n	8004734 <_printf_i+0x28>
 8004746:	a101      	add	r1, pc, #4	@ (adr r1, 800474c <_printf_i+0x40>)
 8004748:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800474c:	080047a5 	.word	0x080047a5
 8004750:	080047b9 	.word	0x080047b9
 8004754:	08004735 	.word	0x08004735
 8004758:	08004735 	.word	0x08004735
 800475c:	08004735 	.word	0x08004735
 8004760:	08004735 	.word	0x08004735
 8004764:	080047b9 	.word	0x080047b9
 8004768:	08004735 	.word	0x08004735
 800476c:	08004735 	.word	0x08004735
 8004770:	08004735 	.word	0x08004735
 8004774:	08004735 	.word	0x08004735
 8004778:	080048b9 	.word	0x080048b9
 800477c:	080047e3 	.word	0x080047e3
 8004780:	08004873 	.word	0x08004873
 8004784:	08004735 	.word	0x08004735
 8004788:	08004735 	.word	0x08004735
 800478c:	080048db 	.word	0x080048db
 8004790:	08004735 	.word	0x08004735
 8004794:	080047e3 	.word	0x080047e3
 8004798:	08004735 	.word	0x08004735
 800479c:	08004735 	.word	0x08004735
 80047a0:	0800487b 	.word	0x0800487b
 80047a4:	6833      	ldr	r3, [r6, #0]
 80047a6:	1d1a      	adds	r2, r3, #4
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	6032      	str	r2, [r6, #0]
 80047ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80047b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80047b4:	2301      	movs	r3, #1
 80047b6:	e09d      	b.n	80048f4 <_printf_i+0x1e8>
 80047b8:	6833      	ldr	r3, [r6, #0]
 80047ba:	6820      	ldr	r0, [r4, #0]
 80047bc:	1d19      	adds	r1, r3, #4
 80047be:	6031      	str	r1, [r6, #0]
 80047c0:	0606      	lsls	r6, r0, #24
 80047c2:	d501      	bpl.n	80047c8 <_printf_i+0xbc>
 80047c4:	681d      	ldr	r5, [r3, #0]
 80047c6:	e003      	b.n	80047d0 <_printf_i+0xc4>
 80047c8:	0645      	lsls	r5, r0, #25
 80047ca:	d5fb      	bpl.n	80047c4 <_printf_i+0xb8>
 80047cc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80047d0:	2d00      	cmp	r5, #0
 80047d2:	da03      	bge.n	80047dc <_printf_i+0xd0>
 80047d4:	232d      	movs	r3, #45	@ 0x2d
 80047d6:	426d      	negs	r5, r5
 80047d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80047dc:	4859      	ldr	r0, [pc, #356]	@ (8004944 <_printf_i+0x238>)
 80047de:	230a      	movs	r3, #10
 80047e0:	e011      	b.n	8004806 <_printf_i+0xfa>
 80047e2:	6821      	ldr	r1, [r4, #0]
 80047e4:	6833      	ldr	r3, [r6, #0]
 80047e6:	0608      	lsls	r0, r1, #24
 80047e8:	f853 5b04 	ldr.w	r5, [r3], #4
 80047ec:	d402      	bmi.n	80047f4 <_printf_i+0xe8>
 80047ee:	0649      	lsls	r1, r1, #25
 80047f0:	bf48      	it	mi
 80047f2:	b2ad      	uxthmi	r5, r5
 80047f4:	2f6f      	cmp	r7, #111	@ 0x6f
 80047f6:	4853      	ldr	r0, [pc, #332]	@ (8004944 <_printf_i+0x238>)
 80047f8:	6033      	str	r3, [r6, #0]
 80047fa:	bf14      	ite	ne
 80047fc:	230a      	movne	r3, #10
 80047fe:	2308      	moveq	r3, #8
 8004800:	2100      	movs	r1, #0
 8004802:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004806:	6866      	ldr	r6, [r4, #4]
 8004808:	60a6      	str	r6, [r4, #8]
 800480a:	2e00      	cmp	r6, #0
 800480c:	bfa2      	ittt	ge
 800480e:	6821      	ldrge	r1, [r4, #0]
 8004810:	f021 0104 	bicge.w	r1, r1, #4
 8004814:	6021      	strge	r1, [r4, #0]
 8004816:	b90d      	cbnz	r5, 800481c <_printf_i+0x110>
 8004818:	2e00      	cmp	r6, #0
 800481a:	d04b      	beq.n	80048b4 <_printf_i+0x1a8>
 800481c:	4616      	mov	r6, r2
 800481e:	fbb5 f1f3 	udiv	r1, r5, r3
 8004822:	fb03 5711 	mls	r7, r3, r1, r5
 8004826:	5dc7      	ldrb	r7, [r0, r7]
 8004828:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800482c:	462f      	mov	r7, r5
 800482e:	42bb      	cmp	r3, r7
 8004830:	460d      	mov	r5, r1
 8004832:	d9f4      	bls.n	800481e <_printf_i+0x112>
 8004834:	2b08      	cmp	r3, #8
 8004836:	d10b      	bne.n	8004850 <_printf_i+0x144>
 8004838:	6823      	ldr	r3, [r4, #0]
 800483a:	07df      	lsls	r7, r3, #31
 800483c:	d508      	bpl.n	8004850 <_printf_i+0x144>
 800483e:	6923      	ldr	r3, [r4, #16]
 8004840:	6861      	ldr	r1, [r4, #4]
 8004842:	4299      	cmp	r1, r3
 8004844:	bfde      	ittt	le
 8004846:	2330      	movle	r3, #48	@ 0x30
 8004848:	f806 3c01 	strble.w	r3, [r6, #-1]
 800484c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004850:	1b92      	subs	r2, r2, r6
 8004852:	6122      	str	r2, [r4, #16]
 8004854:	f8cd a000 	str.w	sl, [sp]
 8004858:	464b      	mov	r3, r9
 800485a:	aa03      	add	r2, sp, #12
 800485c:	4621      	mov	r1, r4
 800485e:	4640      	mov	r0, r8
 8004860:	f7ff fee6 	bl	8004630 <_printf_common>
 8004864:	3001      	adds	r0, #1
 8004866:	d14a      	bne.n	80048fe <_printf_i+0x1f2>
 8004868:	f04f 30ff 	mov.w	r0, #4294967295
 800486c:	b004      	add	sp, #16
 800486e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004872:	6823      	ldr	r3, [r4, #0]
 8004874:	f043 0320 	orr.w	r3, r3, #32
 8004878:	6023      	str	r3, [r4, #0]
 800487a:	4833      	ldr	r0, [pc, #204]	@ (8004948 <_printf_i+0x23c>)
 800487c:	2778      	movs	r7, #120	@ 0x78
 800487e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004882:	6823      	ldr	r3, [r4, #0]
 8004884:	6831      	ldr	r1, [r6, #0]
 8004886:	061f      	lsls	r7, r3, #24
 8004888:	f851 5b04 	ldr.w	r5, [r1], #4
 800488c:	d402      	bmi.n	8004894 <_printf_i+0x188>
 800488e:	065f      	lsls	r7, r3, #25
 8004890:	bf48      	it	mi
 8004892:	b2ad      	uxthmi	r5, r5
 8004894:	6031      	str	r1, [r6, #0]
 8004896:	07d9      	lsls	r1, r3, #31
 8004898:	bf44      	itt	mi
 800489a:	f043 0320 	orrmi.w	r3, r3, #32
 800489e:	6023      	strmi	r3, [r4, #0]
 80048a0:	b11d      	cbz	r5, 80048aa <_printf_i+0x19e>
 80048a2:	2310      	movs	r3, #16
 80048a4:	e7ac      	b.n	8004800 <_printf_i+0xf4>
 80048a6:	4827      	ldr	r0, [pc, #156]	@ (8004944 <_printf_i+0x238>)
 80048a8:	e7e9      	b.n	800487e <_printf_i+0x172>
 80048aa:	6823      	ldr	r3, [r4, #0]
 80048ac:	f023 0320 	bic.w	r3, r3, #32
 80048b0:	6023      	str	r3, [r4, #0]
 80048b2:	e7f6      	b.n	80048a2 <_printf_i+0x196>
 80048b4:	4616      	mov	r6, r2
 80048b6:	e7bd      	b.n	8004834 <_printf_i+0x128>
 80048b8:	6833      	ldr	r3, [r6, #0]
 80048ba:	6825      	ldr	r5, [r4, #0]
 80048bc:	6961      	ldr	r1, [r4, #20]
 80048be:	1d18      	adds	r0, r3, #4
 80048c0:	6030      	str	r0, [r6, #0]
 80048c2:	062e      	lsls	r6, r5, #24
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	d501      	bpl.n	80048cc <_printf_i+0x1c0>
 80048c8:	6019      	str	r1, [r3, #0]
 80048ca:	e002      	b.n	80048d2 <_printf_i+0x1c6>
 80048cc:	0668      	lsls	r0, r5, #25
 80048ce:	d5fb      	bpl.n	80048c8 <_printf_i+0x1bc>
 80048d0:	8019      	strh	r1, [r3, #0]
 80048d2:	2300      	movs	r3, #0
 80048d4:	6123      	str	r3, [r4, #16]
 80048d6:	4616      	mov	r6, r2
 80048d8:	e7bc      	b.n	8004854 <_printf_i+0x148>
 80048da:	6833      	ldr	r3, [r6, #0]
 80048dc:	1d1a      	adds	r2, r3, #4
 80048de:	6032      	str	r2, [r6, #0]
 80048e0:	681e      	ldr	r6, [r3, #0]
 80048e2:	6862      	ldr	r2, [r4, #4]
 80048e4:	2100      	movs	r1, #0
 80048e6:	4630      	mov	r0, r6
 80048e8:	f7fb fc7a 	bl	80001e0 <memchr>
 80048ec:	b108      	cbz	r0, 80048f2 <_printf_i+0x1e6>
 80048ee:	1b80      	subs	r0, r0, r6
 80048f0:	6060      	str	r0, [r4, #4]
 80048f2:	6863      	ldr	r3, [r4, #4]
 80048f4:	6123      	str	r3, [r4, #16]
 80048f6:	2300      	movs	r3, #0
 80048f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80048fc:	e7aa      	b.n	8004854 <_printf_i+0x148>
 80048fe:	6923      	ldr	r3, [r4, #16]
 8004900:	4632      	mov	r2, r6
 8004902:	4649      	mov	r1, r9
 8004904:	4640      	mov	r0, r8
 8004906:	47d0      	blx	sl
 8004908:	3001      	adds	r0, #1
 800490a:	d0ad      	beq.n	8004868 <_printf_i+0x15c>
 800490c:	6823      	ldr	r3, [r4, #0]
 800490e:	079b      	lsls	r3, r3, #30
 8004910:	d413      	bmi.n	800493a <_printf_i+0x22e>
 8004912:	68e0      	ldr	r0, [r4, #12]
 8004914:	9b03      	ldr	r3, [sp, #12]
 8004916:	4298      	cmp	r0, r3
 8004918:	bfb8      	it	lt
 800491a:	4618      	movlt	r0, r3
 800491c:	e7a6      	b.n	800486c <_printf_i+0x160>
 800491e:	2301      	movs	r3, #1
 8004920:	4632      	mov	r2, r6
 8004922:	4649      	mov	r1, r9
 8004924:	4640      	mov	r0, r8
 8004926:	47d0      	blx	sl
 8004928:	3001      	adds	r0, #1
 800492a:	d09d      	beq.n	8004868 <_printf_i+0x15c>
 800492c:	3501      	adds	r5, #1
 800492e:	68e3      	ldr	r3, [r4, #12]
 8004930:	9903      	ldr	r1, [sp, #12]
 8004932:	1a5b      	subs	r3, r3, r1
 8004934:	42ab      	cmp	r3, r5
 8004936:	dcf2      	bgt.n	800491e <_printf_i+0x212>
 8004938:	e7eb      	b.n	8004912 <_printf_i+0x206>
 800493a:	2500      	movs	r5, #0
 800493c:	f104 0619 	add.w	r6, r4, #25
 8004940:	e7f5      	b.n	800492e <_printf_i+0x222>
 8004942:	bf00      	nop
 8004944:	08004ac9 	.word	0x08004ac9
 8004948:	08004ada 	.word	0x08004ada

0800494c <memmove>:
 800494c:	4288      	cmp	r0, r1
 800494e:	b510      	push	{r4, lr}
 8004950:	eb01 0402 	add.w	r4, r1, r2
 8004954:	d902      	bls.n	800495c <memmove+0x10>
 8004956:	4284      	cmp	r4, r0
 8004958:	4623      	mov	r3, r4
 800495a:	d807      	bhi.n	800496c <memmove+0x20>
 800495c:	1e43      	subs	r3, r0, #1
 800495e:	42a1      	cmp	r1, r4
 8004960:	d008      	beq.n	8004974 <memmove+0x28>
 8004962:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004966:	f803 2f01 	strb.w	r2, [r3, #1]!
 800496a:	e7f8      	b.n	800495e <memmove+0x12>
 800496c:	4402      	add	r2, r0
 800496e:	4601      	mov	r1, r0
 8004970:	428a      	cmp	r2, r1
 8004972:	d100      	bne.n	8004976 <memmove+0x2a>
 8004974:	bd10      	pop	{r4, pc}
 8004976:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800497a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800497e:	e7f7      	b.n	8004970 <memmove+0x24>

08004980 <_sbrk_r>:
 8004980:	b538      	push	{r3, r4, r5, lr}
 8004982:	4d06      	ldr	r5, [pc, #24]	@ (800499c <_sbrk_r+0x1c>)
 8004984:	2300      	movs	r3, #0
 8004986:	4604      	mov	r4, r0
 8004988:	4608      	mov	r0, r1
 800498a:	602b      	str	r3, [r5, #0]
 800498c:	f7fc f82a 	bl	80009e4 <_sbrk>
 8004990:	1c43      	adds	r3, r0, #1
 8004992:	d102      	bne.n	800499a <_sbrk_r+0x1a>
 8004994:	682b      	ldr	r3, [r5, #0]
 8004996:	b103      	cbz	r3, 800499a <_sbrk_r+0x1a>
 8004998:	6023      	str	r3, [r4, #0]
 800499a:	bd38      	pop	{r3, r4, r5, pc}
 800499c:	20000244 	.word	0x20000244

080049a0 <memcpy>:
 80049a0:	440a      	add	r2, r1
 80049a2:	4291      	cmp	r1, r2
 80049a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80049a8:	d100      	bne.n	80049ac <memcpy+0xc>
 80049aa:	4770      	bx	lr
 80049ac:	b510      	push	{r4, lr}
 80049ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80049b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80049b6:	4291      	cmp	r1, r2
 80049b8:	d1f9      	bne.n	80049ae <memcpy+0xe>
 80049ba:	bd10      	pop	{r4, pc}

080049bc <_realloc_r>:
 80049bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049c0:	4680      	mov	r8, r0
 80049c2:	4615      	mov	r5, r2
 80049c4:	460c      	mov	r4, r1
 80049c6:	b921      	cbnz	r1, 80049d2 <_realloc_r+0x16>
 80049c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80049cc:	4611      	mov	r1, r2
 80049ce:	f7ff bc4b 	b.w	8004268 <_malloc_r>
 80049d2:	b92a      	cbnz	r2, 80049e0 <_realloc_r+0x24>
 80049d4:	f7ff fbdc 	bl	8004190 <_free_r>
 80049d8:	2400      	movs	r4, #0
 80049da:	4620      	mov	r0, r4
 80049dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80049e0:	f000 f81a 	bl	8004a18 <_malloc_usable_size_r>
 80049e4:	4285      	cmp	r5, r0
 80049e6:	4606      	mov	r6, r0
 80049e8:	d802      	bhi.n	80049f0 <_realloc_r+0x34>
 80049ea:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80049ee:	d8f4      	bhi.n	80049da <_realloc_r+0x1e>
 80049f0:	4629      	mov	r1, r5
 80049f2:	4640      	mov	r0, r8
 80049f4:	f7ff fc38 	bl	8004268 <_malloc_r>
 80049f8:	4607      	mov	r7, r0
 80049fa:	2800      	cmp	r0, #0
 80049fc:	d0ec      	beq.n	80049d8 <_realloc_r+0x1c>
 80049fe:	42b5      	cmp	r5, r6
 8004a00:	462a      	mov	r2, r5
 8004a02:	4621      	mov	r1, r4
 8004a04:	bf28      	it	cs
 8004a06:	4632      	movcs	r2, r6
 8004a08:	f7ff ffca 	bl	80049a0 <memcpy>
 8004a0c:	4621      	mov	r1, r4
 8004a0e:	4640      	mov	r0, r8
 8004a10:	f7ff fbbe 	bl	8004190 <_free_r>
 8004a14:	463c      	mov	r4, r7
 8004a16:	e7e0      	b.n	80049da <_realloc_r+0x1e>

08004a18 <_malloc_usable_size_r>:
 8004a18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a1c:	1f18      	subs	r0, r3, #4
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	bfbc      	itt	lt
 8004a22:	580b      	ldrlt	r3, [r1, r0]
 8004a24:	18c0      	addlt	r0, r0, r3
 8004a26:	4770      	bx	lr

08004a28 <_init>:
 8004a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a2a:	bf00      	nop
 8004a2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a2e:	bc08      	pop	{r3}
 8004a30:	469e      	mov	lr, r3
 8004a32:	4770      	bx	lr

08004a34 <_fini>:
 8004a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a36:	bf00      	nop
 8004a38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a3a:	bc08      	pop	{r3}
 8004a3c:	469e      	mov	lr, r3
 8004a3e:	4770      	bx	lr
