

Implementation tool: Xilinx Vivado v.2017.4
Project:             canny
Solution:            solution1
Device target:       xc7z020clg400-1
Report date:         Mon Jun 25 14:42:54 +0200 2018

#=== Post-Implementation Resource usage ===
SLICE:         1331
LUT:           3538
FF:            3249
DSP:             32
BRAM:            19
SRL:             19
#=== Final timing ===
CP required:    6.000
CP achieved post-synthesis:    6.454
CP achieved post-implementation:    5.924
Timing met
