module ram_2port (
address_a,
address_b,
clock,
data_a,
data_b,
wren_a,
wren_b,
q_a,
q_b);
input [7:0] address_a;
input [7:0] address_b;
input clock;
input [5:0] data_a;
input [5:0] data_b;
input wren_a;
input wren_b;
output [5:0] q_a;
output [5:0] q_b;
'ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
'endif
tri1 clock;
tri0 wren_a;
tri0 wren_b;
'ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
'endif
endmodule
