GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\data_storage_controller.v'
Undeclared symbol 'posedge_data_in_valid', assumed default net type 'wire'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\data_storage_controller.v":142)
Undeclared symbol 'fifo_read_clk', assumed default net type 'wire'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\data_storage_controller.v":231)
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\fifo_hs_lane_to_psram\fifo_hs_lane_to_psram.v'
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\gowin_clkdiv\gowin_clkdiv.v'
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\mipi_byte_aligner.v'
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\mipi_lane_state_detection.v'
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\mipi_multi_lane_aligner.v'
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\mipi_rx_advance\mipi_rx_advance.v'
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\psram_memory_interface_hs\psram_memory_interface_hs.v'
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\test_mipi_rx.v'
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\top.v'
WARN  (EX3628) : Redeclaration of ANSI port 'hs_data0' is not allowed("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\top.v":54)
WARN  (EX3628) : Redeclaration of ANSI port 'hs_data1' is not allowed("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\top.v":55)
WARN  (EX3628) : Redeclaration of ANSI port 'hs_burst_flag' is not allowed("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\top.v":214)
WARN  (EX3628) : Redeclaration of ANSI port 'byte_clk' is not allowed("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\top.v":215)
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\uart_protocol_processor.v'
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\uart_rx.v'
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\uart_tx.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Back to file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_expression.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'
Analyzing included file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing included file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_parameter.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
Compiling module 'top'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\top.v":1)
Compiling module 'Gowin_CLKDIV'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\gowin_clkdiv\gowin_clkdiv.v":10)
Compiling module 'mipi_lane_state_detection'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\mipi_lane_state_detection.v":1)
WARN  (EX2420) : Latch inferred for net 'next_rx_state[3]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\mipi_lane_state_detection.v":63)
Compiling module 'gw_gao'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Compiling module 'GW_JTAG'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\gw_jtag.v":1)
Compiling module '**'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Compiling module '**'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Compiling module '**'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Compiling module '**'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":74)
Compiling module '**'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input sys_clk_27 is unused("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\top.v":2)
WARN  (CV0016) : Input mc20901_lp_c_p is unused("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\top.v":17)
WARN  (CV0016) : Input mc20901_lp_c_n is unused("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\top.v":18)
WARN  (CV0016) : Input mc20901_lp_e_p is unused("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\top.v":21)
WARN  (CV0016) : Input mc20901_lp_e_n is unused("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\top.v":22)
WARN  (CV0016) : Input d is unused("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\top.v":51)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
WARN  (DI0003) : Latch inferred for net 'next_rx_state[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\mipi_lane_state_detection.v":63)
WARN  (DI0003) : Latch inferred for net 'next_rx_state[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\src\mipi_lane_state_detection.v":63)
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\impl\gwsynthesis\mipi_dphy_protocol_analyzer.vg" completed
[100%] Generate report file "C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\mipi_dphy_protocol_analyzer\impl\gwsynthesis\mipi_dphy_protocol_analyzer_syn.rpt.html" completed
GowinSynthesis finish
