{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614541905316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614541905332 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2019  Intel Corporation. All rights reserved. " "Copyright (C) 2019  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614541905332 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614541905332 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614541905332 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614541905332 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614541905332 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614541905332 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614541905332 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614541905332 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614541905332 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614541905332 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614541905332 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614541905332 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614541905332 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614541905332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 28 22:51:45 2021 " "Processing started: Sun Feb 28 22:51:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614541905332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1614541905332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory=C:/Users/grind/Desktop/projects/learn/university/circuit-design/sem2/lab3/simulation/qsim/ lab3 -c lab3 " "Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory=C:/Users/grind/Desktop/projects/learn/university/circuit-design/sem2/lab3/simulation/qsim/ lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1614541905332 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1614541905643 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_6_1200mv_85c_slow.vo C:/Users/grind/Desktop/projects/learn/university/circuit-design/sem2/lab3/simulation/qsim// simulation " "Generated file lab3_6_1200mv_85c_slow.vo in folder \"C:/Users/grind/Desktop/projects/learn/university/circuit-design/sem2/lab3/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1614541905737 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_6_1200mv_0c_slow.vo C:/Users/grind/Desktop/projects/learn/university/circuit-design/sem2/lab3/simulation/qsim// simulation " "Generated file lab3_6_1200mv_0c_slow.vo in folder \"C:/Users/grind/Desktop/projects/learn/university/circuit-design/sem2/lab3/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1614541905758 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_min_1200mv_0c_fast.vo C:/Users/grind/Desktop/projects/learn/university/circuit-design/sem2/lab3/simulation/qsim// simulation " "Generated file lab3_min_1200mv_0c_fast.vo in folder \"C:/Users/grind/Desktop/projects/learn/university/circuit-design/sem2/lab3/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1614541905779 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3.vo C:/Users/grind/Desktop/projects/learn/university/circuit-design/sem2/lab3/simulation/qsim// simulation " "Generated file lab3.vo in folder \"C:/Users/grind/Desktop/projects/learn/university/circuit-design/sem2/lab3/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1614541905795 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_6_1200mv_85c_v_slow.sdo C:/Users/grind/Desktop/projects/learn/university/circuit-design/sem2/lab3/simulation/qsim// simulation " "Generated file lab3_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/grind/Desktop/projects/learn/university/circuit-design/sem2/lab3/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1614541905826 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_6_1200mv_0c_v_slow.sdo C:/Users/grind/Desktop/projects/learn/university/circuit-design/sem2/lab3/simulation/qsim// simulation " "Generated file lab3_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/grind/Desktop/projects/learn/university/circuit-design/sem2/lab3/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1614541905842 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_min_1200mv_0c_v_fast.sdo C:/Users/grind/Desktop/projects/learn/university/circuit-design/sem2/lab3/simulation/qsim// simulation " "Generated file lab3_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/grind/Desktop/projects/learn/university/circuit-design/sem2/lab3/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1614541905873 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_v.sdo C:/Users/grind/Desktop/projects/learn/university/circuit-design/sem2/lab3/simulation/qsim// simulation " "Generated file lab3_v.sdo in folder \"C:/Users/grind/Desktop/projects/learn/university/circuit-design/sem2/lab3/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1614541905889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614541905951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 28 22:51:45 2021 " "Processing ended: Sun Feb 28 22:51:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614541905951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614541905951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614541905951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1614541905951 ""}
