# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
# Load canceled
vsim -gui work.fetch_stage
# vsim -gui work.fetch_stage 
# Start time: 18:48:44 on Apr 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.instructioncache(rtl)
add wave -position end  sim:/fetch_stage/addres_2
add wave -position end  sim:/fetch_stage/ADDRESS_EXP_HANDLER
add wave -position end  sim:/fetch_stage/branch_predict
add wave -position end  sim:/fetch_stage/clk
add wave -position end  sim:/fetch_stage/datain
add wave -position end  sim:/fetch_stage/enable
add wave -position end  sim:/fetch_stage/exception_out
add wave -position end  sim:/fetch_stage/excution_predict
add wave -position end  sim:/fetch_stage/I_PC
add wave -position end  sim:/fetch_stage/instruction
add wave -position end  sim:/fetch_stage/interuppt_signal
add wave -position end  sim:/fetch_stage/JMP_LABEL
add wave -position end  sim:/fetch_stage/out_current_address
add wave -position end  sim:/fetch_stage/out_mux2
add wave -position end  sim:/fetch_stage/out_mux41
add wave -position end  sim:/fetch_stage/out_mux42
add wave -position end  sim:/fetch_stage/out_nor
add wave -position end  sim:/fetch_stage/out_or
add wave -position end  sim:/fetch_stage/overflow_signal
add wave -position end  sim:/fetch_stage/PC_old
add wave -position end  sim:/fetch_stage/PC_plus
add wave -position end  sim:/fetch_stage/PC_plus_one
add wave -position end  sim:/fetch_stage/PC_RESET_VALUE
add wave -position end  sim:/fetch_stage/PCold
add wave -position end  sim:/fetch_stage/Protected_signal
add wave -position end  sim:/fetch_stage/reset
add wave -position end  sim:/fetch_stage/resetvalue
add wave -position end  sim:/fetch_stage/return_selection
add wave -position end  sim:/fetch_stage/return_signal
add wave -position end  sim:/fetch_stage/select_mux41
add wave -position end  sim:/fetch_stage/select_mux42
add wave -position end  sim:/fetch_stage/selection
add wave -position end  sim:/fetch_stage/WRITE_REG_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kiroh  Hostname: KIRO-PC  ProcessID: 12364
#           Attempting to use alternate WLF file "./wlft5n70vm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5n70vm
force -freeze sim:/fetch_stage/reset 1 0
force -freeze sim:/fetch_stage/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fetch_stage/enable 1 0
force -freeze sim:/fetch_stage/exception_out 1 0
force -freeze sim:/fetch_stage/exception_out 0 0
force -freeze sim:/fetch_stage/instruction 16'h0000 0
force -freeze sim:/fetch_stage/out_nor 0 0
force -freeze sim:/fetch_stage/out_nor {} 0
# ** UI-Msg: (vsim-4026) Value "" does not represent a literal of the enumeration type.
# ** UI-Msg: (vsim-4011) Invalid force value: {} 0.
# 
force -freeze sim:/fetch_stage/out_nor 1 0
force -freeze sim:/fetch_stage/out_or 0 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
run
mem load -i D:/PipelinedProject/project.mem /fetch_stage/instruction_cache/ram
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
mem load -i D:/PipelinedProject/project.mem /fetch_stage/instruction_cache/ram
force -freeze sim:/fetch_stage/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fetch_stage/enable 1 0
force -freeze sim:/fetch_stage/exception_out 0 0
force -freeze sim:/fetch_stage/excution_predict 0 0
force -freeze sim:/fetch_stage/reset 1 0
force -freeze sim:/fetch_stage/out_nor 1 0
force -freeze sim:/fetch_stage/out_or 0 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -1574961152 is not in bounds of subtype NATURAL.
#    Time: 50 ps  Iteration: 1  Instance: /fetch_stage/instruction_cache
# ** Fatal: (vsim-3734) Index value -1574961152 is out of range 0 to 1999.
#    Time: 50 ps  Iteration: 1  Process: /fetch_stage/instruction_cache/line__31 File: D:/PipelinedProject/Fetch/projetc-arch/instructioncache.vhd
# Fatal error in Architecture rtl at D:/PipelinedProject/Fetch/projetc-arch/instructioncache.vhd line 31
# 
# HDL call sequence:
# Stopped at D:/PipelinedProject/Fetch/projetc-arch/instructioncache.vhd 31 Architecture rtl
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/PipelinedProject/Fetch/projetc-arch/instructioncache.vhd 31 Architecture rtl
# 
quit -sim
# End time: 18:59:56 on Apr 22,2024, Elapsed time: 0:11:12
# Errors: 1, Warnings: 3
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.fetch_stage
# vsim -gui work.fetch_stage 
# Start time: 19:00:14 on Apr 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.instructioncache(rtl)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
add wave -position end  sim:/fetch_stage/addres_2
add wave -position end  sim:/fetch_stage/ADDRESS_EXP_HANDLER
add wave -position end  sim:/fetch_stage/branch_predict
add wave -position end  sim:/fetch_stage/clk
add wave -position end  sim:/fetch_stage/datain
add wave -position end  sim:/fetch_stage/enable
add wave -position end  sim:/fetch_stage/exception_out
add wave -position end  sim:/fetch_stage/excution_predict
add wave -position end  sim:/fetch_stage/I_PC
add wave -position end  sim:/fetch_stage/instruction
add wave -position end  sim:/fetch_stage/interuppt_signal
add wave -position end  sim:/fetch_stage/JMP_LABEL
add wave -position end  sim:/fetch_stage/out_current_address
add wave -position end  sim:/fetch_stage/out_mux2
add wave -position end  sim:/fetch_stage/out_mux41
add wave -position end  sim:/fetch_stage/out_mux42
add wave -position end  sim:/fetch_stage/out_nor
add wave -position end  sim:/fetch_stage/out_or
add wave -position end  sim:/fetch_stage/overflow_signal
add wave -position end  sim:/fetch_stage/PC_old
add wave -position end  sim:/fetch_stage/PC_plus
add wave -position end  sim:/fetch_stage/PC_plus_one
add wave -position end  sim:/fetch_stage/PC_RESET_VALUE
add wave -position end  sim:/fetch_stage/PCold
add wave -position end  sim:/fetch_stage/Protected_signal
add wave -position end  sim:/fetch_stage/reset
add wave -position end  sim:/fetch_stage/resetvalue
add wave -position end  sim:/fetch_stage/return_selection
add wave -position end  sim:/fetch_stage/return_signal
add wave -position end  sim:/fetch_stage/select_mux41
add wave -position end  sim:/fetch_stage/select_mux42
add wave -position end  sim:/fetch_stage/selection
add wave -position end  sim:/fetch_stage/WRITE_REG_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kiroh  Hostname: KIRO-PC  ProcessID: 12364
#           Attempting to use alternate WLF file "./wlftz4rn70".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz4rn70
mem load -i D:/PipelinedProject/project.mem /fetch_stage/instruction_cache/ram
force -freeze sim:/fetch_stage/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fetch_stage/enable 1 0
force -freeze sim:/fetch_stage/exception_out 0 0
force -freeze sim:/fetch_stage/reset 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -1574961152 is not in bounds of subtype NATURAL.
#    Time: 50 ps  Iteration: 1  Instance: /fetch_stage/instruction_cache
# ** Fatal: (vsim-3734) Index value -1574961152 is out of range 0 to 1999.
#    Time: 50 ps  Iteration: 1  Process: /fetch_stage/instruction_cache/line__31 File: D:/PipelinedProject/Fetch/projetc-arch/instructioncache.vhd
# Fatal error in Architecture rtl at D:/PipelinedProject/Fetch/projetc-arch/instructioncache.vhd line 31
# 
# HDL call sequence:
# Stopped at D:/PipelinedProject/Fetch/projetc-arch/instructioncache.vhd 31 Architecture rtl
# 
quit -sim
# End time: 19:03:12 on Apr 22,2024, Elapsed time: 0:02:58
# Errors: 1, Warnings: 6
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.fetch_stage
# vsim -gui work.fetch_stage 
# Start time: 19:03:28 on Apr 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.instructioncache(rtl)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
add wave -position end  sim:/fetch_stage/addres_2
add wave -position end  sim:/fetch_stage/ADDRESS_EXP_HANDLER
add wave -position end  sim:/fetch_stage/branch_predict
add wave -position end  sim:/fetch_stage/clk
add wave -position end  sim:/fetch_stage/datain
add wave -position end  sim:/fetch_stage/enable
add wave -position end  sim:/fetch_stage/exception_out
add wave -position end  sim:/fetch_stage/excution_predict
add wave -position end  sim:/fetch_stage/I_PC
add wave -position end  sim:/fetch_stage/instruction
add wave -position end  sim:/fetch_stage/interuppt_signal
add wave -position end  sim:/fetch_stage/JMP_LABEL
add wave -position end  sim:/fetch_stage/out_current_address
add wave -position end  sim:/fetch_stage/out_mux2
add wave -position end  sim:/fetch_stage/out_mux41
add wave -position end  sim:/fetch_stage/out_mux42
add wave -position end  sim:/fetch_stage/out_nor
add wave -position end  sim:/fetch_stage/out_or
add wave -position end  sim:/fetch_stage/overflow_signal
add wave -position end  sim:/fetch_stage/PC_old
add wave -position end  sim:/fetch_stage/PC_plus
add wave -position end  sim:/fetch_stage/PC_plus_one
add wave -position end  sim:/fetch_stage/PC_RESET_VALUE
add wave -position end  sim:/fetch_stage/PCold
add wave -position end  sim:/fetch_stage/Protected_signal
add wave -position end  sim:/fetch_stage/reset
add wave -position end  sim:/fetch_stage/resetvalue
add wave -position end  sim:/fetch_stage/return_selection
add wave -position end  sim:/fetch_stage/return_signal
add wave -position end  sim:/fetch_stage/select_mux41
add wave -position end  sim:/fetch_stage/select_mux42
add wave -position end  sim:/fetch_stage/selection
add wave -position end  sim:/fetch_stage/WRITE_REG_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kiroh  Hostname: KIRO-PC  ProcessID: 12364
#           Attempting to use alternate WLF file "./wlftjxzia7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjxzia7
mem load -i D:/PipelinedProject/project.mem /fetch_stage/instruction_cache/ram
force -freeze sim:/fetch_stage/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fetch_stage/enable 1 0
force -freeze sim:/fetch_stage/exception_out 0 0
force -freeze sim:/fetch_stage/reset 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -1574961152 is not in bounds of subtype NATURAL.
#    Time: 50 ps  Iteration: 1  Instance: /fetch_stage/instruction_cache
# ** Fatal: (vsim-3734) Index value -1574961152 is out of range 0 to 1999.
#    Time: 50 ps  Iteration: 1  Process: /fetch_stage/instruction_cache/line__31 File: D:/PipelinedProject/Fetch/projetc-arch/instructioncache.vhd
# Fatal error in Architecture rtl at D:/PipelinedProject/Fetch/projetc-arch/instructioncache.vhd line 31
# 
# HDL call sequence:
# Stopped at D:/PipelinedProject/Fetch/projetc-arch/instructioncache.vhd 31 Architecture rtl
# 
quit -sim
# End time: 19:06:19 on Apr 22,2024, Elapsed time: 0:02:51
# Errors: 1, Warnings: 6
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.fetch_stage
# vsim -gui work.fetch_stage 
# Start time: 19:06:34 on Apr 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.instructioncache(rtl)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
add wave -position end  sim:/fetch_stage/addres_2
add wave -position end  sim:/fetch_stage/ADDRESS_EXP_HANDLER
add wave -position end  sim:/fetch_stage/branch_predict
add wave -position end  sim:/fetch_stage/clk
add wave -position end  sim:/fetch_stage/datain
add wave -position end  sim:/fetch_stage/enable
add wave -position end  sim:/fetch_stage/exception_out
add wave -position end  sim:/fetch_stage/excution_predict
add wave -position end  sim:/fetch_stage/I_PC
add wave -position end  sim:/fetch_stage/instruction
add wave -position end  sim:/fetch_stage/interuppt_signal
add wave -position end  sim:/fetch_stage/JMP_LABEL
add wave -position end  sim:/fetch_stage/out_current_address
add wave -position end  sim:/fetch_stage/out_mux2
add wave -position end  sim:/fetch_stage/out_mux41
add wave -position end  sim:/fetch_stage/out_mux42
add wave -position end  sim:/fetch_stage/out_nor
add wave -position end  sim:/fetch_stage/out_or
add wave -position end  sim:/fetch_stage/overflow_signal
add wave -position end  sim:/fetch_stage/PC_old
add wave -position end  sim:/fetch_stage/PC_plus
add wave -position end  sim:/fetch_stage/PC_plus_one
add wave -position end  sim:/fetch_stage/PC_RESET_VALUE
add wave -position end  sim:/fetch_stage/PCold
add wave -position end  sim:/fetch_stage/Protected_signal
add wave -position end  sim:/fetch_stage/reset
add wave -position end  sim:/fetch_stage/resetvalue
add wave -position end  sim:/fetch_stage/return_selection
add wave -position end  sim:/fetch_stage/return_signal
add wave -position end  sim:/fetch_stage/select_mux41
add wave -position end  sim:/fetch_stage/select_mux42
add wave -position end  sim:/fetch_stage/selection
add wave -position end  sim:/fetch_stage/WRITE_REG_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kiroh  Hostname: KIRO-PC  ProcessID: 12364
#           Attempting to use alternate WLF file "./wlft41r58a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft41r58a
mem load -i D:/PipelinedProject/project.mem /fetch_stage/instruction_cache/ram
force -freeze sim:/fetch_stage/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fetch_stage/enable 1 0
force -freeze sim:/fetch_stage/exception_out 0 0
force -freeze sim:/fetch_stage/reset 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -1574961152 is not in bounds of subtype NATURAL.
#    Time: 50 ps  Iteration: 1  Instance: /fetch_stage/instruction_cache
# ** Fatal: (vsim-3734) Index value -1574961152 is out of range 0 to 1999.
#    Time: 50 ps  Iteration: 1  Process: /fetch_stage/instruction_cache/line__31 File: D:/PipelinedProject/Fetch/projetc-arch/instructioncache.vhd
# Fatal error in Architecture rtl at D:/PipelinedProject/Fetch/projetc-arch/instructioncache.vhd line 31
# 
# HDL call sequence:
# Stopped at D:/PipelinedProject/Fetch/projetc-arch/instructioncache.vhd 31 Architecture rtl
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/PipelinedProject/Fetch/projetc-arch/instructioncache.vhd 31 Architecture rtl
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/PipelinedProject/Fetch/projetc-arch/instructioncache.vhd 31 Architecture rtl
# 
quit -sim
# End time: 19:08:58 on Apr 22,2024, Elapsed time: 0:02:24
# Errors: 1, Warnings: 6
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
# Load canceled
vsim -gui work.fetch_stage
# vsim -gui work.fetch_stage 
# Start time: 19:09:45 on Apr 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.instructioncache(rtl)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
add wave -position end  sim:/fetch_stage/addres_2
add wave -position end  sim:/fetch_stage/ADDRESS_EXP_HANDLER
add wave -position end  sim:/fetch_stage/branch_predict
add wave -position end  sim:/fetch_stage/clk
add wave -position end  sim:/fetch_stage/datain
add wave -position end  sim:/fetch_stage/enable
add wave -position end  sim:/fetch_stage/exception_out
add wave -position end  sim:/fetch_stage/excution_predict
add wave -position end  sim:/fetch_stage/I_PC
add wave -position end  sim:/fetch_stage/instruction
add wave -position end  sim:/fetch_stage/interuppt_signal
add wave -position end  sim:/fetch_stage/JMP_LABEL
add wave -position end  sim:/fetch_stage/out_current_address
add wave -position end  sim:/fetch_stage/out_mux2
add wave -position end  sim:/fetch_stage/out_mux41
add wave -position end  sim:/fetch_stage/out_mux42
add wave -position end  sim:/fetch_stage/out_nor
add wave -position end  sim:/fetch_stage/out_or
add wave -position end  sim:/fetch_stage/overflow_signal
add wave -position end  sim:/fetch_stage/PC_old
add wave -position end  sim:/fetch_stage/PC_plus
add wave -position end  sim:/fetch_stage/PC_plus_one
add wave -position end  sim:/fetch_stage/PC_RESET_VALUE
add wave -position end  sim:/fetch_stage/PCold
add wave -position end  sim:/fetch_stage/Protected_signal
add wave -position end  sim:/fetch_stage/reset
add wave -position end  sim:/fetch_stage/resetvalue
add wave -position end  sim:/fetch_stage/return_selection
add wave -position end  sim:/fetch_stage/return_signal
add wave -position end  sim:/fetch_stage/select_mux41
add wave -position end  sim:/fetch_stage/select_mux42
add wave -position end  sim:/fetch_stage/selection
add wave -position end  sim:/fetch_stage/WRITE_REG_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kiroh  Hostname: KIRO-PC  ProcessID: 12364
#           Attempting to use alternate WLF file "./wlft3dhmzx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3dhmzx
mem load -i D:/PipelinedProject/project.mem /fetch_stage/instruction_cache/ram
force -freeze sim:/fetch_stage/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fetch_stage/enable 1 0
force -freeze sim:/fetch_stage/exception_out 0 0
force -freeze sim:/fetch_stage/reset 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -1574961152 is not in bounds of subtype NATURAL.
#    Time: 50 ps  Iteration: 1  Instance: /fetch_stage/instruction_cache
# ** Fatal: (vsim-3734) Index value -1574961152 is out of range 0 to 1999.
#    Time: 50 ps  Iteration: 1  Process: /fetch_stage/instruction_cache/line__31 File: D:/PipelinedProject/Fetch/projetc-arch/instructioncache.vhd
# Fatal error in Architecture rtl at D:/PipelinedProject/Fetch/projetc-arch/instructioncache.vhd line 31
# 
# HDL call sequence:
# Stopped at D:/PipelinedProject/Fetch/projetc-arch/instructioncache.vhd 31 Architecture rtl
# 
quit -sim
# End time: 19:10:50 on Apr 22,2024, Elapsed time: 0:01:05
# Errors: 1, Warnings: 6
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.fetch_stage
# vsim -gui work.fetch_stage 
# Start time: 19:11:10 on Apr 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.instructioncache(rtl)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
add wave -position end  sim:/fetch_stage/addres_2
add wave -position end  sim:/fetch_stage/ADDRESS_EXP_HANDLER
add wave -position end  sim:/fetch_stage/branch_predict
add wave -position end  sim:/fetch_stage/clk
add wave -position end  sim:/fetch_stage/datain
add wave -position end  sim:/fetch_stage/enable
add wave -position end  sim:/fetch_stage/exception_out
add wave -position end  sim:/fetch_stage/excution_predict
add wave -position end  sim:/fetch_stage/I_PC
add wave -position end  sim:/fetch_stage/instruction
add wave -position end  sim:/fetch_stage/interuppt_signal
add wave -position end  sim:/fetch_stage/JMP_LABEL
add wave -position end  sim:/fetch_stage/out_current_address
add wave -position end  sim:/fetch_stage/out_mux2
add wave -position end  sim:/fetch_stage/out_mux41
add wave -position end  sim:/fetch_stage/out_mux42
add wave -position end  sim:/fetch_stage/out_nor
add wave -position end  sim:/fetch_stage/out_or
add wave -position end  sim:/fetch_stage/overflow_signal
add wave -position end  sim:/fetch_stage/PC_old
add wave -position end  sim:/fetch_stage/PC_plus
add wave -position end  sim:/fetch_stage/PC_plus_one
add wave -position end  sim:/fetch_stage/PC_RESET_VALUE
add wave -position end  sim:/fetch_stage/PCold
add wave -position end  sim:/fetch_stage/Protected_signal
add wave -position end  sim:/fetch_stage/reset
add wave -position end  sim:/fetch_stage/resetvalue
add wave -position end  sim:/fetch_stage/return_selection
add wave -position end  sim:/fetch_stage/return_signal
add wave -position end  sim:/fetch_stage/select_mux41
add wave -position end  sim:/fetch_stage/select_mux42
add wave -position end  sim:/fetch_stage/selection
add wave -position end  sim:/fetch_stage/WRITE_REG_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kiroh  Hostname: KIRO-PC  ProcessID: 12364
#           Attempting to use alternate WLF file "./wlft06zfsa".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft06zfsa
em load -i D:/PipelinedProject/project.mem /fetch_stage/instruction_cache/ram
# bad option "load": must be blank, cget, configure, copy, data, get, put, read, redither, transparency, or write
force -freeze sim:/fetch_stage/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fetch_stage/enable 1 0
force -freeze sim:/fetch_stage/exception_out 0 0
force -freeze sim:/fetch_stage/reset 1 0
mem load -i D:/PipelinedProject/project.mem /fetch_stage/instruction_cache/ram
force -freeze sim:/fetch_stage/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fetch_stage/enable 1 0
force -freeze sim:/fetch_stage/exception_out 0 0
force -freeze sim:/fetch_stage/reset 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
run
run
run
force -freeze sim:/fetch_stage/reset 0 0
run
run
quit -sim
# End time: 19:14:39 on Apr 22,2024, Elapsed time: 0:03:29
# Errors: 0, Warnings: 5
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.fetch_stage
# vsim -gui work.fetch_stage 
# Start time: 19:14:55 on Apr 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.instructioncache(rtl)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
add wave -position end  sim:/fetch_stage/addres_2
add wave -position end  sim:/fetch_stage/ADDRESS_EXP_HANDLER
add wave -position end  sim:/fetch_stage/branch_predict
add wave -position end  sim:/fetch_stage/clk
add wave -position end  sim:/fetch_stage/datain
add wave -position end  sim:/fetch_stage/enable
add wave -position end  sim:/fetch_stage/exception_out
add wave -position end  sim:/fetch_stage/excution_predict
add wave -position end  sim:/fetch_stage/I_PC
add wave -position end  sim:/fetch_stage/instruction
add wave -position end  sim:/fetch_stage/interuppt_signal
add wave -position end  sim:/fetch_stage/JMP_LABEL
add wave -position end  sim:/fetch_stage/out_current_address
add wave -position end  sim:/fetch_stage/out_mux2
add wave -position end  sim:/fetch_stage/out_mux41
add wave -position end  sim:/fetch_stage/out_mux42
add wave -position end  sim:/fetch_stage/out_nor
add wave -position end  sim:/fetch_stage/out_or
add wave -position end  sim:/fetch_stage/overflow_signal
add wave -position end  sim:/fetch_stage/PC_old
add wave -position end  sim:/fetch_stage/PC_plus
add wave -position end  sim:/fetch_stage/PC_plus_one
add wave -position end  sim:/fetch_stage/PC_RESET_VALUE
add wave -position end  sim:/fetch_stage/PCold
add wave -position end  sim:/fetch_stage/Protected_signal
add wave -position end  sim:/fetch_stage/reset
add wave -position end  sim:/fetch_stage/resetvalue
add wave -position end  sim:/fetch_stage/return_selection
add wave -position end  sim:/fetch_stage/return_signal
add wave -position end  sim:/fetch_stage/select_mux41
add wave -position end  sim:/fetch_stage/select_mux42
add wave -position end  sim:/fetch_stage/selection
add wave -position end  sim:/fetch_stage/WRITE_REG_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kiroh  Hostname: KIRO-PC  ProcessID: 12364
#           Attempting to use alternate WLF file "./wlftdbkrxh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdbkrxh
em load -i D:/PipelinedProject/project.mem /fetch_stage/instruction_cache/ram
# bad option "load": must be blank, cget, configure, copy, data, get, put, read, redither, transparency, or write
force -freeze sim:/fetch_stage/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fetch_stage/enable 1 0
force -freeze sim:/fetch_stage/exception_out 0 0
force -freeze sim:/fetch_stage/reset 1 0
mem load -i D:/PipelinedProject/project.mem /fetch_stage/instruction_cache/ram
force -freeze sim:/fetch_stage/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fetch_stage/enable 1 0
force -freeze sim:/fetch_stage/exception_out 0 0
force -freeze sim:/fetch_stage/reset 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -1574961152 is not in bounds of subtype NATURAL.
#    Time: 50 ps  Iteration: 1  Instance: /fetch_stage/instruction_cache
# ** Fatal: (vsim-3734) Index value -1574961152 is out of range 0 to 1999.
#    Time: 50 ps  Iteration: 1  Process: /fetch_stage/instruction_cache/line__31 File: D:/PipelinedProject/Fetch/projetc-arch/instructioncache.vhd
# Fatal error in Architecture rtl at D:/PipelinedProject/Fetch/projetc-arch/instructioncache.vhd line 31
# 
# HDL call sequence:
# Stopped at D:/PipelinedProject/Fetch/projetc-arch/instructioncache.vhd 31 Architecture rtl
# 
quit -sim
# End time: 19:30:01 on Apr 22,2024, Elapsed time: 0:15:06
# Errors: 1, Warnings: 6
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.fetch_stage
# vsim -gui work.fetch_stage 
# Start time: 19:30:19 on Apr 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.instructioncache(rtl)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
add wave -position end  sim:/fetch_stage/addres_2
add wave -position end  sim:/fetch_stage/ADDRESS_EXP_HANDLER
add wave -position end  sim:/fetch_stage/branch_predict
add wave -position end  sim:/fetch_stage/clk
add wave -position end  sim:/fetch_stage/datain
add wave -position end  sim:/fetch_stage/enable
add wave -position end  sim:/fetch_stage/exception_out
add wave -position end  sim:/fetch_stage/excution_predict
add wave -position end  sim:/fetch_stage/I_PC
add wave -position end  sim:/fetch_stage/instruction
add wave -position end  sim:/fetch_stage/interuppt_signal
add wave -position end  sim:/fetch_stage/JMP_LABEL
add wave -position end  sim:/fetch_stage/out_current_address
add wave -position end  sim:/fetch_stage/out_mux2
add wave -position end  sim:/fetch_stage/out_mux41
add wave -position end  sim:/fetch_stage/out_mux42
add wave -position end  sim:/fetch_stage/out_nor
add wave -position end  sim:/fetch_stage/out_or
add wave -position end  sim:/fetch_stage/overflow_signal
add wave -position end  sim:/fetch_stage/PC_old
add wave -position end  sim:/fetch_stage/PC_plus
add wave -position end  sim:/fetch_stage/PC_plus_one
add wave -position end  sim:/fetch_stage/PC_RESET_VALUE
add wave -position end  sim:/fetch_stage/PCold
add wave -position end  sim:/fetch_stage/Protected_signal
add wave -position end  sim:/fetch_stage/reset
add wave -position end  sim:/fetch_stage/resetvalue
add wave -position end  sim:/fetch_stage/return_selection
add wave -position end  sim:/fetch_stage/return_signal
add wave -position end  sim:/fetch_stage/select_mux41
add wave -position end  sim:/fetch_stage/select_mux42
add wave -position end  sim:/fetch_stage/selection
add wave -position end  sim:/fetch_stage/WRITE_REG_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kiroh  Hostname: KIRO-PC  ProcessID: 12364
#           Attempting to use alternate WLF file "./wlftb2j23e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftb2j23e
mem load -i D:/PipelinedProject/project.mem /fetch_stage/instruction_cache/ram
force -freeze sim:/fetch_stage/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fetch_stage/enable 1 0
force -freeze sim:/fetch_stage/exception_out 0 0
force -freeze sim:/fetch_stage/reset 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -1574961152 is not in bounds of subtype NATURAL.
#    Time: 50 ps  Iteration: 1  Instance: /fetch_stage/instruction_cache
# ** Fatal: (vsim-3734) Index value -1574961152 is out of range 0 to 1999.
#    Time: 50 ps  Iteration: 1  Process: /fetch_stage/instruction_cache/line__37 File: D:/PipelinedProject/Fetch/projetc-arch/instructioncache.vhd
# Fatal error in Architecture rtl at D:/PipelinedProject/Fetch/projetc-arch/instructioncache.vhd line 37
# 
# HDL call sequence:
# Stopped at D:/PipelinedProject/Fetch/projetc-arch/instructioncache.vhd 37 Architecture rtl
# 
mem load -filltype value -filldata 000000000000000 -fillradix symbolic /fetch_stage/instruction_cache/ram(1)
mem save -o project.mem -f mti -data symbolic -addr hex /fetch_stage/instruction_cache/ram
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
mem load -i D:/PipelinedProject/project.mem /fetch_stage/instruction_cache/ram
force -freeze sim:/fetch_stage/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fetch_stage/enable 1 0
force -freeze sim:/fetch_stage/exception_out 0 0
force -freeze sim:/fetch_stage/reset 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
run
run
force -freeze sim:/fetch_stage/clk 1 0, 0 {50 ps} -r 100
run
run
run
run
run
force -freeze sim:/fetch_stage/reset 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 19:40:14 on Apr 22,2024, Elapsed time: 0:09:55
# Errors: 0, Warnings: 2
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.fetch_stage
# vsim -gui work.fetch_stage 
# Start time: 19:41:53 on Apr 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.instructioncache(rtl)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
add wave -position end  sim:/fetch_stage/addres_2
add wave -position end  sim:/fetch_stage/ADDRESS_EXP_HANDLER
add wave -position end  sim:/fetch_stage/branch_predict
add wave -position end  sim:/fetch_stage/clk
add wave -position end  sim:/fetch_stage/datain
add wave -position end  sim:/fetch_stage/enable
add wave -position end  sim:/fetch_stage/exception_out
add wave -position end  sim:/fetch_stage/excution_predict
add wave -position end  sim:/fetch_stage/I_PC
add wave -position end  sim:/fetch_stage/instruction
add wave -position end  sim:/fetch_stage/interuppt_signal
add wave -position end  sim:/fetch_stage/JMP_LABEL
add wave -position end  sim:/fetch_stage/out_current_address
add wave -position end  sim:/fetch_stage/out_mux2
add wave -position end  sim:/fetch_stage/out_mux41
add wave -position end  sim:/fetch_stage/out_mux42
add wave -position end  sim:/fetch_stage/out_nor
add wave -position end  sim:/fetch_stage/out_or
add wave -position end  sim:/fetch_stage/overflow_signal
add wave -position end  sim:/fetch_stage/PC_old
add wave -position end  sim:/fetch_stage/PC_plus
add wave -position end  sim:/fetch_stage/PC_plus_one
add wave -position end  sim:/fetch_stage/PC_RESET_VALUE
add wave -position end  sim:/fetch_stage/PCold
add wave -position end  sim:/fetch_stage/Protected_signal
add wave -position end  sim:/fetch_stage/reset
add wave -position end  sim:/fetch_stage/resetvalue
add wave -position end  sim:/fetch_stage/return_selection
add wave -position end  sim:/fetch_stage/return_signal
add wave -position end  sim:/fetch_stage/select_mux41
add wave -position end  sim:/fetch_stage/select_mux42
add wave -position end  sim:/fetch_stage/selection
add wave -position end  sim:/fetch_stage/WRITE_REG_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kiroh  Hostname: KIRO-PC  ProcessID: 12364
#           Attempting to use alternate WLF file "./wlftdwsqxq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdwsqxq
mem load -i D:/PipelinedProject/project.mem /fetch_stage/instruction_cache/ram
force -freeze sim:/fetch_stage/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fetch_stage/enable 1 0
force -freeze sim:/fetch_stage/exception_out 0 0
force -freeze sim:/fetch_stage/reset 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
force -freeze sim:/fetch_stage/reset 0 0
run
run
run
run
run
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
mem load -i D:/PipelinedProject/project.mem /fetch_stage/instruction_cache/ram
mem load -filltype value -filldata {0000000000000001 } -fillradix symbolic /fetch_stage/instruction_cache/ram(0)
force -freeze sim:/fetch_stage/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fetch_stage/enable 1 0
force -freeze sim:/fetch_stage/exception_out 0 0
force -freeze sim:/fetch_stage/reset 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
force -freeze sim:/fetch_stage/reset 0 0
run
run
run
run
run
quit -sim
# End time: 19:50:00 on Apr 22,2024, Elapsed time: 0:08:07
# Errors: 0, Warnings: 2
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.memoryfreeprotect
# vsim -gui work.memoryfreeprotect 
# Start time: 20:07:47 on Apr 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memoryfreeprotect(rtl)
# Loading work.mux2x1(dataflow)
# Loading work.myand(mynordesign)
add wave -position end  sim:/memoryfreeprotect/allones
add wave -position end  sim:/memoryfreeprotect/allzeros
add wave -position end  sim:/memoryfreeprotect/bits
add wave -position end  sim:/memoryfreeprotect/branch
add wave -position end  sim:/memoryfreeprotect/clk
add wave -position end  sim:/memoryfreeprotect/conduncond
add wave -position end  sim:/memoryfreeprotect/onebit
add wave -position end  sim:/memoryfreeprotect/out_mux2
add wave -position end  sim:/memoryfreeprotect/output_branch
add wave -position end  sim:/memoryfreeprotect/ram
add wave -position end  sim:/memoryfreeprotect/readadd
add wave -position end  sim:/memoryfreeprotect/readaddress
add wave -position end  sim:/memoryfreeprotect/readEN
add wave -position end  sim:/memoryfreeprotect/readport
add wave -position end  sim:/memoryfreeprotect/Rst
add wave -position end  sim:/memoryfreeprotect/writeEN
add wave -position end  sim:/memoryfreeprotect/writeport
add wave -position end  sim:/memoryfreeprotect/zero_flag
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kiroh  Hostname: KIRO-PC  ProcessID: 12364
#           Attempting to use alternate WLF file "./wlftkwmmkk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkwmmkk
mem load -filltype value -filldata 0 -fillradix symbolic -skip 0 /memoryfreeprotect/ram
force -freeze sim:/memoryfreeprotect/branch 0 0
force -freeze sim:/memoryfreeprotect/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/memoryfreeprotect/conduncond 0 0
force -freeze sim:/memoryfreeprotect/readaddress 16'AA200000 0
# Invalid radix for based number: A.
# ** UI-Msg: (vsim-4011) Invalid force value: 16'AA200000 0.
# 
force -freeze sim:/memoryfreeprotect/readaddress 16'hAA200000 0
force -freeze sim:/memoryfreeprotect/readEN 1 0
force -freeze sim:/memoryfreeprotect/writeEN 0 0
force -freeze sim:/memoryfreeprotect/zero_flag 0 0
run
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -1440743424 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /memoryfreeprotect
# ** Fatal: (vsim-3734) Index value -2147483648 is out of range 0 to 2048.
#    Time: 0 ps  Iteration: 0  Process: /memoryfreeprotect/line__46 File: D:/PipelinedProject/MemoryPF/memoryfreeprotect.vhd
# Fatal error in Process line__46 at D:/PipelinedProject/MemoryPF/memoryfreeprotect.vhd line 60
# 
# HDL call sequence:
# Stopped at D:/PipelinedProject/MemoryPF/memoryfreeprotect.vhd 60 Process line__46
# 
force -freeze sim:/memoryfreeprotect/readaddress 16'h0FFFFFFF 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
force -freeze sim:/memoryfreeprotect/readaddress 16'h0FFFFFFF 0
force -freeze sim:/memoryfreeprotect/readaddress 16'hAA200000 0
force -freeze sim:/memoryfreeprotect/readEN 1 0
force -freeze sim:/memoryfreeprotect/writeEN 0 0
force -freeze sim:/memoryfreeprotect/zero_flag 0 0
mem load -filltype value -filldata 0 -fillradix symbolic -skip 0 /memoryfreeprotect/ram
force -freeze sim:/memoryfreeprotect/branch 0 0
force -freeze sim:/memoryfreeprotect/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/memoryfreeprotect/conduncond 0 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -1440743424 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /memoryfreeprotect
# ** Fatal: (vsim-3734) Index value -2147483648 is out of range 0 to 2048.
#    Time: 0 ps  Iteration: 0  Process: /memoryfreeprotect/line__46 File: D:/PipelinedProject/MemoryPF/memoryfreeprotect.vhd
# Fatal error in Process line__46 at D:/PipelinedProject/MemoryPF/memoryfreeprotect.vhd line 60
# 
# HDL call sequence:
# Stopped at D:/PipelinedProject/MemoryPF/memoryfreeprotect.vhd 60 Process line__46
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
force -freeze sim:/memoryfreeprotect/readaddress 16'h0FFFFFFF 0
force -freeze sim:/memoryfreeprotect/readEN 1 0
force -freeze sim:/memoryfreeprotect/writeEN 0 0
force -freeze sim:/memoryfreeprotect/zero_flag 0 0
mem load -filltype value -filldata 0 -fillradix symbolic -skip 0 /memoryfreeprotect/ram
force -freeze sim:/memoryfreeprotect/branch 0 0
force -freeze sim:/memoryfreeprotect/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/memoryfreeprotect/conduncond 0 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Fatal: (vsim-3734) Index value -2147483648 is out of range 0 to 2048.
#    Time: 0 ps  Iteration: 0  Process: /memoryfreeprotect/line__46 File: D:/PipelinedProject/MemoryPF/memoryfreeprotect.vhd
# Fatal error in Process line__46 at D:/PipelinedProject/MemoryPF/memoryfreeprotect.vhd line 60
# 
# HDL call sequence:
# Stopped at D:/PipelinedProject/MemoryPF/memoryfreeprotect.vhd 60 Process line__46
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
restart
force -freeze sim:/memoryfreeprotect/readaddress 16'h00000802 0
force -freeze sim:/memoryfreeprotect/readEN 1 0
force -freeze sim:/memoryfreeprotect/writeEN 0 0
force -freeze sim:/memoryfreeprotect/zero_flag 0 0
mem load -filltype value -filldata 0 -fillradix symbolic -skip 0 /memoryfreeprotect/ram
force -freeze sim:/memoryfreeprotect/branch 0 0
force -freeze sim:/memoryfreeprotect/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/memoryfreeprotect/conduncond 0 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Fatal: (vsim-3734) Index value -2147483648 is out of range 0 to 2048.
#    Time: 0 ps  Iteration: 0  Process: /memoryfreeprotect/line__46 File: D:/PipelinedProject/MemoryPF/memoryfreeprotect.vhd
# Fatal error in Process line__46 at D:/PipelinedProject/MemoryPF/memoryfreeprotect.vhd line 60
# 
# HDL call sequence:
# Stopped at D:/PipelinedProject/MemoryPF/memoryfreeprotect.vhd 60 Process line__46
# 
quit -sim
# End time: 20:17:13 on Apr 22,2024, Elapsed time: 0:09:26
# Errors: 1, Warnings: 1
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
vsim -gui work.memoryfreeprotect
# vsim -gui work.memoryfreeprotect 
# Start time: 20:23:10 on Apr 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memoryfreeprotect(rtl)
# Loading work.mux2x1(dataflow)
# Loading work.myand(mynordesign)
add wave -position end  sim:/memoryfreeprotect/allones
add wave -position end  sim:/memoryfreeprotect/allzeros
add wave -position end  sim:/memoryfreeprotect/bits
add wave -position end  sim:/memoryfreeprotect/branch
add wave -position end  sim:/memoryfreeprotect/clk
add wave -position end  sim:/memoryfreeprotect/conduncond
add wave -position end  sim:/memoryfreeprotect/onebit
add wave -position end  sim:/memoryfreeprotect/out_mux2
add wave -position end  sim:/memoryfreeprotect/output_branch
add wave -position end  sim:/memoryfreeprotect/ram
add wave -position end  sim:/memoryfreeprotect/readadd
add wave -position end  sim:/memoryfreeprotect/readaddress
add wave -position end  sim:/memoryfreeprotect/readEN
add wave -position end  sim:/memoryfreeprotect/readport
add wave -position end  sim:/memoryfreeprotect/rm
add wave -position end  sim:/memoryfreeprotect/Rst
add wave -position end  sim:/memoryfreeprotect/writeEN
add wave -position end  sim:/memoryfreeprotect/writeport
add wave -position end  sim:/memoryfreeprotect/zero_flag
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kiroh  Hostname: KIRO-PC  ProcessID: 12364
#           Attempting to use alternate WLF file "./wlfttmyjn2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttmyjn2
force -freeze sim:/memoryfreeprotect/readaddress 16'h00000802 0
force -freeze sim:/memoryfreeprotect/readEN 1 0
force -freeze sim:/memoryfreeprotect/writeEN 0 0
force -freeze sim:/memoryfreeprotect/zero_flag 0 0
mem load -filltype value -filldata 0 -fillradix symbolic -skip 0 /memoryfreeprotect/ram
force -freeze sim:/memoryfreeprotect/branch 0 0
force -freeze sim:/memoryfreeprotect/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/memoryfreeprotect/conduncond 0 0
run
# ** Fatal: (vsim-3734) Index value -2147483648 is out of range 0 to 2048.
#    Time: 0 ps  Iteration: 0  Process: /memoryfreeprotect/line__47 File: D:/PipelinedProject/MemoryPF/memoryfreeprotect.vhd
# Fatal error in Process line__47 at D:/PipelinedProject/MemoryPF/memoryfreeprotect.vhd line 61
# 
# HDL call sequence:
# Stopped at D:/PipelinedProject/MemoryPF/memoryfreeprotect.vhd 61 Process line__47
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
force -freeze sim:/memoryfreeprotect/readaddress 16'h00000002 0
force -freeze sim:/memoryfreeprotect/readEN 1 0
force -freeze sim:/memoryfreeprotect/writeEN 0 0
force -freeze sim:/memoryfreeprotect/zero_flag 0 0
mem load -filltype value -filldata 0 -fillradix symbolic -skip 0 /memoryfreeprotect/ram
force -freeze sim:/memoryfreeprotect/branch 0 0
force -freeze sim:/memoryfreeprotect/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/memoryfreeprotect/conduncond 0 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
quit -sim
# End time: 20:26:01 on Apr 22,2024, Elapsed time: 0:02:51
# Errors: 0, Warnings: 1
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
# Compile of adder_16bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of ProjectArch.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of DecodeStage.vhd was successful.
# Compile of MUX21.vhd was successful.
# Compile of MUX41.vhd was successful.
# Compile of Register_FileP.vhd was successful.
# Compile of Sign_ExtendImm.vhd was successful.
# Compile of ALUController.vhd was successful.
# Compile of ALUProject.vhd was successful.
# Compile of ExecuteStage.vhd was successful.
# Compile of PartAALU.vhd was successful.
# Compile of PartBALU.vhd was successful.
# Compile of PartCALU.vhd was successful.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of my_nDFFM.vhd was successful.
# Compile of RamM.vhd was successful.
# Compile of SPAdderM.vhd was successful.
# Compile of spAluM.vhd was successful.
# Compile of excutememory.vhd was successful.
# Compile of memoryfreeprotect.vhd was successful.
# Compile of myand.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of WB.vhd was successful.
# 39 compiles, 0 failed with no errors.
