proc init_targets {} {
	adapter_khz 2000
	reset_config trst_and_srst
	jtag newtap syntacore_riscv32_v2 cpu -irlen 4 -expected-id 0xdeb01001 -expected-id 0xdeb03001 -expected-id 0xdeb04001 -expected-id 0xdeb05001
	target create scr.cpu syntacore_riscv32_v2 -endian little -chain-position syntacore_riscv32_v2.cpu
}

proc sw_reset_halt {} {
    soft_reset_halt
}
