Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Fri Jan  8 22:45:53 2016
| Host         : megalit.local running 64-bit Fedora release 22 (Twenty Two)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ZynqDesign_wrapper_timing_summary_routed.rpt -rpx ZynqDesign_wrapper_timing_summary_routed.rpx
| Design       : ZynqDesign_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.441        0.000                      0                 6823        0.042        0.000                      0                 6807        3.750        0.000                       0                  3021  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                   ------------       ----------      --------------
ZynqDesign_i/clk_wiz_0/inst/clk_in1     {0.000 10.000}     20.000          50.000          
  clk_out1_ZynqDesign_clk_wiz_0_0       {10.000 20.000}    20.000          50.000          
  clkfbout_ZynqDesign_clk_wiz_0_0       {0.000 10.000}     20.000          50.000          
ZynqDesign_i/ethernetlite_0/phy_rx_clk  {0.000 20.000}     40.000          25.000          
ZynqDesign_i/ethernetlite_0/phy_tx_clk  {0.000 20.000}     40.000          25.000          
clk_fpga_0                              {0.000 5.000}      10.000          100.000         
clk_fpga_1                              {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ZynqDesign_i/clk_wiz_0/inst/clk_in1                                                                                                                                                       7.000        0.000                       0                     1  
  clk_out1_ZynqDesign_clk_wiz_0_0            12.576        0.000                      0                 1291        0.091        0.000                      0                 1291        9.020        0.000                       0                   552  
  clkfbout_ZynqDesign_clk_wiz_0_0                                                                                                                                                        17.845        0.000                       0                     3  
ZynqDesign_i/ethernetlite_0/phy_rx_clk       36.721        0.000                      0                  117        0.077        0.000                      0                  117       18.750        0.000                       0                    78  
ZynqDesign_i/ethernetlite_0/phy_tx_clk       36.548        0.000                      0                  164        0.077        0.000                      0                  164       18.750        0.000                       0                   123  
clk_fpga_0                                    2.441        0.000                      0                 5140        0.052        0.000                      0                 5140        3.750        0.000                       0                  2340  
clk_fpga_1                                                                                                                                                                               17.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                              clk_out1_ZynqDesign_clk_wiz_0_0               4.379        0.000                      0                   34        0.042        0.000                      0                   34  
clk_out1_ZynqDesign_clk_wiz_0_0         ZynqDesign_i/ethernetlite_0/phy_rx_clk        9.703        0.000                      0                    6        8.298        0.000                      0                    6  
clk_fpga_0                              ZynqDesign_i/ethernetlite_0/phy_rx_clk        8.229        0.000                      0                    4                                                                        
clk_out1_ZynqDesign_clk_wiz_0_0         ZynqDesign_i/ethernetlite_0/phy_tx_clk        9.727        0.000                      0                    6        8.239        0.000                      0                    6  
clk_fpga_0                              ZynqDesign_i/ethernetlite_0/phy_tx_clk        7.932        0.000                      0                    8                                                                        
clk_out1_ZynqDesign_clk_wiz_0_0         clk_fpga_0                                    6.942        0.000                      0                  170        0.155        0.000                      0                  170  
ZynqDesign_i/ethernetlite_0/phy_rx_clk  clk_fpga_0                                   38.445        0.000                      0                    4                                                                        
ZynqDesign_i/ethernetlite_0/phy_tx_clk  clk_fpga_0                                   38.409        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                              From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              ----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                       ZynqDesign_i/ethernetlite_0/phy_rx_clk  ZynqDesign_i/ethernetlite_0/phy_rx_clk       38.410        0.000                      0                    2        0.447        0.000                      0                    2  
**async_default**                       ZynqDesign_i/ethernetlite_0/phy_tx_clk  ZynqDesign_i/ethernetlite_0/phy_tx_clk       38.410        0.000                      0                    2        0.447        0.000                      0                    2  
**async_default**                       clk_fpga_0                              clk_fpga_0                                    8.195        0.000                      0                    2        0.220        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ZynqDesign_i/clk_wiz_0/inst/clk_in1
  To Clock:  ZynqDesign_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ZynqDesign_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ZynqDesign_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ZynqDesign_clk_wiz_0_0
  To Clock:  clk_out1_ZynqDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.576ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[b_commit]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[wptr_at_end]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        7.305ns  (logic 1.452ns (19.878%)  route 5.853ns (80.122%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 31.568 - 30.000 ) 
    Source Clock Delay      (SCD):    1.746ns = ( 11.746 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.743    11.746    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/ref_clk
    SLICE_X26Y38         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[b_commit]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.518    12.264 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[b_commit]/Q
                         net (fo=52, routed)          2.256    14.520    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/b_commit
    SLICE_X24Y31         LUT2 (Prop_lut2_I0_O)        0.124    14.644 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[wptr][7]_i_3/O
                         net (fo=11, routed)          0.748    15.392    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[b_commit]
    SLICE_X23Y33         LUT6 (Prop_lut6_I5_O)        0.124    15.516 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r[wptr_at_end]_i_14/O
                         net (fo=2, routed)           0.895    16.410    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r[wptr_at_end]_i_14_n_0
    SLICE_X23Y33         LUT6 (Prop_lut6_I5_O)        0.124    16.534 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r[wptr_at_end]_i_18/O
                         net (fo=4, routed)           1.172    17.706    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r[wptr_at_end]_i_18_n_0
    SLICE_X22Y32         LUT5 (Prop_lut5_I2_O)        0.124    17.830 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r[wptr_at_end]_i_8/O
                         net (fo=1, routed)           0.782    18.613    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r[wptr_at_end]_i_8_n_0
    SLICE_X23Y31         LUT6 (Prop_lut6_I4_O)        0.124    18.737 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r[wptr_at_end]_i_2/O
                         net (fo=1, routed)           0.000    18.737    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r[wptr_at_end]_i_2_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    19.051 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[wptr_at_end]_i_1/CO[2]
                         net (fo=1, routed)           0.000    19.051    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/rin[wptr_at_end]
    SLICE_X23Y31         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[wptr_at_end]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.565    31.568    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/ref_clk
    SLICE_X23Y31         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[wptr_at_end]/C
                         clock pessimism              0.115    31.683    
                         clock uncertainty           -0.102    31.581    
    SLICE_X23Y31         FDRE (Setup_fdre_C_D)        0.046    31.627    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[wptr_at_end]
  -------------------------------------------------------------------
                         required time                         31.627    
                         arrival time                         -19.051    
  -------------------------------------------------------------------
                         slack                                 12.576    

Slack (MET) :             13.913ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii2bs/r_reg[dt][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r_reg[state][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        6.047ns  (logic 1.444ns (23.878%)  route 4.603ns (76.122%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 31.570 - 30.000 ) 
    Source Clock Delay      (SCD):    1.738ns = ( 11.738 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.735    11.738    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii2bs/ref_clk
    SLICE_X24Y31         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii2bs/r_reg[dt][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.419    12.157 f  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii2bs/r_reg[dt][7]/Q
                         net (fo=16, routed)          1.632    13.789    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii2bs/Q[7]
    SLICE_X30Y40         LUT2 (Prop_lut2_I1_O)        0.325    14.114 f  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii2bs/FSM_sequential_r[state][2]_i_37/O
                         net (fo=1, routed)           0.851    14.965    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii2bs/FSM_sequential_r[state][2]_i_37_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I0_O)        0.328    15.293 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii2bs/FSM_sequential_r[state][2]_i_26/O
                         net (fo=1, routed)           0.636    15.929    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii2bs/FSM_sequential_r[state][2]_i_26_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I1_O)        0.124    16.053 f  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii2bs/FSM_sequential_r[state][2]_i_15/O
                         net (fo=1, routed)           0.602    16.655    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[dt][4]
    SLICE_X26Y38         LUT6 (Prop_lut6_I1_O)        0.124    16.779 f  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r[state][2]_i_5/O
                         net (fo=3, routed)           0.882    17.661    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r[state][2]_i_5_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.785 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r[state][2]_i_1/O
                         net (fo=1, routed)           0.000    17.785    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r[state][2]_i_1_n_0
    SLICE_X26Y39         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r_reg[state][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.567    31.570    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/ref_clk
    SLICE_X26Y39         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r_reg[state][2]/C
                         clock pessimism              0.152    31.722    
                         clock uncertainty           -0.102    31.620    
    SLICE_X26Y39         FDRE (Setup_fdre_C_D)        0.079    31.699    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r_reg[state][2]
  -------------------------------------------------------------------
                         required time                         31.699    
                         arrival time                         -17.785    
  -------------------------------------------------------------------
                         slack                                 13.913    

Slack (MET) :             14.159ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[t_dt][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        5.787ns  (logic 2.826ns (48.831%)  route 2.961ns (51.169%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 31.647 - 30.000 ) 
    Source Clock Delay      (SCD):    1.790ns = ( 11.790 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.787    11.790    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/ref_clk
    RAMB18_X0Y12         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      2.454    14.244 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/DOBDO[2]
                         net (fo=1, routed)           1.188    15.433    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/m2_rdt[18]
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    15.557 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/r[t_dt][2]_i_3/O
                         net (fo=1, routed)           0.877    16.433    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/memory_reg_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I5_O)        0.124    16.557 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r[t_dt][2]_i_2/O
                         net (fo=1, routed)           0.896    17.454    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/fcs_checker/memory_reg_3
    SLICE_X6Y30          LUT5 (Prop_lut5_I0_O)        0.124    17.578 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/fcs_checker/r[t_dt][2]_i_1/O
                         net (fo=1, routed)           0.000    17.578    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/v[t_dt][2]
    SLICE_X6Y30          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[t_dt][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.644    31.647    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/ref_clk
    SLICE_X6Y30          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[t_dt][2]/C
                         clock pessimism              0.115    31.762    
                         clock uncertainty           -0.102    31.660    
    SLICE_X6Y30          FDRE (Setup_fdre_C_D)        0.077    31.737    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[t_dt][2]
  -------------------------------------------------------------------
                         required time                         31.737    
                         arrival time                         -17.578    
  -------------------------------------------------------------------
                         slack                                 14.159    

Slack (MET) :             14.299ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii2bs/r_reg[dt][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r_reg[state][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        5.663ns  (logic 1.444ns (25.497%)  route 4.219ns (74.503%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 31.570 - 30.000 ) 
    Source Clock Delay      (SCD):    1.738ns = ( 11.738 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.735    11.738    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii2bs/ref_clk
    SLICE_X24Y31         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii2bs/r_reg[dt][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.419    12.157 f  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii2bs/r_reg[dt][7]/Q
                         net (fo=16, routed)          1.632    13.789    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii2bs/Q[7]
    SLICE_X30Y40         LUT2 (Prop_lut2_I1_O)        0.325    14.114 f  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii2bs/FSM_sequential_r[state][2]_i_37/O
                         net (fo=1, routed)           0.851    14.965    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii2bs/FSM_sequential_r[state][2]_i_37_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I0_O)        0.328    15.293 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii2bs/FSM_sequential_r[state][2]_i_26/O
                         net (fo=1, routed)           0.636    15.929    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii2bs/FSM_sequential_r[state][2]_i_26_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I1_O)        0.124    16.053 f  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii2bs/FSM_sequential_r[state][2]_i_15/O
                         net (fo=1, routed)           0.602    16.655    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[dt][4]
    SLICE_X26Y38         LUT6 (Prop_lut6_I1_O)        0.124    16.779 f  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r[state][2]_i_5/O
                         net (fo=3, routed)           0.498    17.277    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r[state][2]_i_5_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.401 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r[state][1]_i_1/O
                         net (fo=1, routed)           0.000    17.401    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r[state][1]_i_1_n_0
    SLICE_X26Y39         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r_reg[state][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.567    31.570    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/ref_clk
    SLICE_X26Y39         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r_reg[state][1]/C
                         clock pessimism              0.152    31.722    
                         clock uncertainty           -0.102    31.620    
    SLICE_X26Y39         FDRE (Setup_fdre_C_D)        0.081    31.701    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r_reg[state][1]
  -------------------------------------------------------------------
                         required time                         31.701    
                         arrival time                         -17.401    
  -------------------------------------------------------------------
                         slack                                 14.299    

Slack (MET) :             14.301ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[frlen][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        5.142ns  (logic 1.463ns (28.453%)  route 3.679ns (71.547%))
  Logic Levels:           6  (LUT4=2 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 31.616 - 30.000 ) 
    Source Clock Delay      (SCD):    1.742ns = ( 11.742 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.739    11.742    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/ref_clk
    SLICE_X17Y28         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[frlen][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.456    12.198 f  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[frlen][3]/Q
                         net (fo=5, routed)           1.034    13.232    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[frlen][3]
    SLICE_X16Y28         LUT5 (Prop_lut5_I3_O)        0.124    13.356 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r[frlen][6]_i_2/O
                         net (fo=3, routed)           0.324    13.679    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r[frlen][6]_i_2_n_0
    SLICE_X18Y28         LUT5 (Prop_lut5_I4_O)        0.124    13.803 f  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r[crc_calc]_i_2/O
                         net (fo=4, routed)           0.972    14.775    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r[crc_calc]_i_2_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124    14.899 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/FSM_sequential_r[state][2]_i_4/O
                         net (fo=1, routed)           0.000    14.899    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/FSM_sequential_r[state][2]_i_4_n_0
    SLICE_X12Y30         MUXF7 (Prop_muxf7_I1_O)      0.214    15.113 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/FSM_sequential_r_reg[state][2]_i_2/O
                         net (fo=3, routed)           0.322    15.436    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/FSM_sequential_r_reg[state][2]_i_2_n_0
    SLICE_X12Y31         LUT4 (Prop_lut4_I3_O)        0.297    15.733 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/FSM_sequential_r[state][1]_i_1__1/O
                         net (fo=2, routed)           0.506    16.239    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/pwropt_1
    SLICE_X8Y32          LUT4 (Prop_lut4_I0_O)        0.124    16.363 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.521    16.884    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg_ENARDEN_cooolgate_en_sig_1
    RAMB18_X0Y12         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.613    31.616    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/ref_clk
    RAMB18_X0Y12         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/CLKARDCLK
                         clock pessimism              0.115    31.730    
                         clock uncertainty           -0.102    31.628    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    31.185    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg
  -------------------------------------------------------------------
                         required time                         31.185    
                         arrival time                         -16.884    
  -------------------------------------------------------------------
                         slack                                 14.301    

Slack (MET) :             14.306ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii2bs/r_reg[dt][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r_reg[state][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        5.652ns  (logic 1.444ns (25.547%)  route 4.208ns (74.453%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 31.570 - 30.000 ) 
    Source Clock Delay      (SCD):    1.738ns = ( 11.738 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.735    11.738    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii2bs/ref_clk
    SLICE_X24Y31         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii2bs/r_reg[dt][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.419    12.157 f  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii2bs/r_reg[dt][7]/Q
                         net (fo=16, routed)          1.632    13.789    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii2bs/Q[7]
    SLICE_X30Y40         LUT2 (Prop_lut2_I1_O)        0.325    14.114 f  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii2bs/FSM_sequential_r[state][2]_i_37/O
                         net (fo=1, routed)           0.851    14.965    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii2bs/FSM_sequential_r[state][2]_i_37_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I0_O)        0.328    15.293 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii2bs/FSM_sequential_r[state][2]_i_26/O
                         net (fo=1, routed)           0.636    15.929    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii2bs/FSM_sequential_r[state][2]_i_26_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I1_O)        0.124    16.053 f  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii2bs/FSM_sequential_r[state][2]_i_15/O
                         net (fo=1, routed)           0.602    16.655    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[dt][4]
    SLICE_X26Y38         LUT6 (Prop_lut6_I1_O)        0.124    16.779 f  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r[state][2]_i_5/O
                         net (fo=3, routed)           0.487    17.266    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r[state][2]_i_5_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.390 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r[state][0]_i_1/O
                         net (fo=1, routed)           0.000    17.390    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r[state][0]_i_1_n_0
    SLICE_X26Y39         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r_reg[state][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.567    31.570    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/ref_clk
    SLICE_X26Y39         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r_reg[state][0]/C
                         clock pessimism              0.152    31.722    
                         clock uncertainty           -0.102    31.620    
    SLICE_X26Y39         FDRE (Setup_fdre_C_D)        0.077    31.697    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r_reg[state][0]
  -------------------------------------------------------------------
                         required time                         31.697    
                         arrival time                         -17.390    
  -------------------------------------------------------------------
                         slack                                 14.306    

Slack (MET) :             14.399ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[t_dt][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        5.499ns  (logic 2.826ns (51.392%)  route 2.673ns (48.608%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 31.647 - 30.000 ) 
    Source Clock Delay      (SCD):    1.790ns = ( 11.790 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.787    11.790    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/ref_clk
    RAMB18_X0Y12         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454    14.244 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/DOADO[14]
                         net (fo=1, routed)           1.168    15.413    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/m2_rdt[14]
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.124    15.537 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/r[t_dt][6]_i_3/O
                         net (fo=1, routed)           0.433    15.970    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/memory_reg_2
    SLICE_X9Y31          LUT6 (Prop_lut6_I5_O)        0.124    16.094 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r[t_dt][6]_i_2/O
                         net (fo=1, routed)           1.072    17.165    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/fcs_checker/memory_reg_5
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.124    17.289 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/fcs_checker/r[t_dt][6]_i_1/O
                         net (fo=1, routed)           0.000    17.289    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/v[t_dt][6]
    SLICE_X5Y29          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[t_dt][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.644    31.647    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/ref_clk
    SLICE_X5Y29          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[t_dt][6]/C
                         clock pessimism              0.115    31.762    
                         clock uncertainty           -0.102    31.660    
    SLICE_X5Y29          FDRE (Setup_fdre_C_D)        0.029    31.689    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[t_dt][6]
  -------------------------------------------------------------------
                         required time                         31.689    
                         arrival time                         -17.289    
  -------------------------------------------------------------------
                         slack                                 14.399    

Slack (MET) :             14.542ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[t_dt][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        5.358ns  (logic 2.826ns (52.745%)  route 2.532ns (47.255%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 31.647 - 30.000 ) 
    Source Clock Delay      (SCD):    1.790ns = ( 11.790 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.787    11.790    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/ref_clk
    RAMB18_X0Y12         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454    14.244 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/DOADO[7]
                         net (fo=1, routed)           1.164    15.408    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/m2_rdt[7]
    SLICE_X8Y32          LUT5 (Prop_lut5_I4_O)        0.124    15.532 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/r[t_dt][7]_i_4/O
                         net (fo=1, routed)           0.590    16.122    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/memory_reg_3
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.124    16.246 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r[t_dt][7]_i_3/O
                         net (fo=1, routed)           0.778    17.024    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/fcs_checker/memory_reg_2
    SLICE_X5Y29          LUT5 (Prop_lut5_I4_O)        0.124    17.148 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/fcs_checker/r[t_dt][7]_i_2/O
                         net (fo=1, routed)           0.000    17.148    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/v[t_dt][7]
    SLICE_X5Y29          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[t_dt][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.644    31.647    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/ref_clk
    SLICE_X5Y29          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[t_dt][7]/C
                         clock pessimism              0.115    31.762    
                         clock uncertainty           -0.102    31.660    
    SLICE_X5Y29          FDRE (Setup_fdre_C_D)        0.031    31.691    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[t_dt][7]
  -------------------------------------------------------------------
                         required time                         31.691    
                         arrival time                         -17.148    
  -------------------------------------------------------------------
                         slack                                 14.542    

Slack (MET) :             14.858ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[t_dt][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        5.090ns  (logic 2.826ns (55.521%)  route 2.264ns (44.479%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 31.647 - 30.000 ) 
    Source Clock Delay      (SCD):    1.790ns = ( 11.790 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.787    11.790    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/ref_clk
    RAMB18_X0Y12         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454    14.244 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/DOADO[8]
                         net (fo=1, routed)           1.156    15.400    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/m2_rdt[8]
    SLICE_X8Y30          LUT5 (Prop_lut5_I2_O)        0.124    15.524 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/r[t_dt][0]_i_3/O
                         net (fo=1, routed)           0.452    15.976    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/memory_reg
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.124    16.100 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r[t_dt][0]_i_2/O
                         net (fo=1, routed)           0.656    16.756    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/fcs_checker/memory_reg_6
    SLICE_X6Y30          LUT5 (Prop_lut5_I0_O)        0.124    16.880 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/fcs_checker/r[t_dt][0]_i_1/O
                         net (fo=1, routed)           0.000    16.880    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/v[t_dt][0]
    SLICE_X6Y30          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[t_dt][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.644    31.647    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/ref_clk
    SLICE_X6Y30          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[t_dt][0]/C
                         clock pessimism              0.115    31.762    
                         clock uncertainty           -0.102    31.660    
    SLICE_X6Y30          FDRE (Setup_fdre_C_D)        0.079    31.739    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[t_dt][0]
  -------------------------------------------------------------------
                         required time                         31.739    
                         arrival time                         -16.880    
  -------------------------------------------------------------------
                         slack                                 14.858    

Slack (MET) :             14.880ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[t_dt][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        5.018ns  (logic 2.702ns (53.848%)  route 2.316ns (46.152%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 31.647 - 30.000 ) 
    Source Clock Delay      (SCD):    1.790ns = ( 11.790 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.787    11.790    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/ref_clk
    RAMB18_X0Y12         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    14.244 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/DOADO[3]
                         net (fo=1, routed)           1.297    15.542    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/m2_rdt[3]
    SLICE_X8Y30          LUT5 (Prop_lut5_I4_O)        0.124    15.666 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/r[t_dt][3]_i_2/O
                         net (fo=1, routed)           1.019    16.684    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/fcs_checker/memory_reg_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I3_O)        0.124    16.808 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/fcs_checker/r[t_dt][3]_i_1/O
                         net (fo=1, routed)           0.000    16.808    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/v[t_dt][3]
    SLICE_X7Y30          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[t_dt][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.644    31.647    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/ref_clk
    SLICE_X7Y30          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[t_dt][3]/C
                         clock pessimism              0.115    31.762    
                         clock uncertainty           -0.102    31.660    
    SLICE_X7Y30          FDRE (Setup_fdre_C_D)        0.029    31.689    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[t_dt][3]
  -------------------------------------------------------------------
                         required time                         31.689    
                         arrival time                         -16.808    
  -------------------------------------------------------------------
                         slack                                 14.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.173%)  route 0.302ns (64.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 10.900 - 10.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 10.588 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.586    10.588    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/ref_clk
    SLICE_X26Y37         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDRE (Prop_fdre_C_Q)         0.164    10.752 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[27]/Q
                         net (fo=1, routed)           0.302    11.054    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt[27]
    RAMB18_X1Y14         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.898    10.900    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/ref_clk
    RAMB18_X1Y14         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/CLKBWRCLK
                         clock pessimism             -0.233    10.667    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.296    10.963    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg
  -------------------------------------------------------------------
                         required time                        -10.963    
                         arrival time                          11.054    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/bs2rmii/r_reg[dt][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/bs2rmii/r_reg[dt][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns = ( 10.884 - 10.000 ) 
    Source Clock Delay      (SCD):    0.617ns = ( 10.617 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.615    10.617    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/bs2rmii/ref_clk
    SLICE_X5Y30          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/bs2rmii/r_reg[dt][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141    10.758 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/bs2rmii/r_reg[dt][5]/Q
                         net (fo=1, routed)           0.054    10.812    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/bs2rmii/r_reg[dt][5]
    SLICE_X4Y30          LUT4 (Prop_lut4_I0_O)        0.045    10.857 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/bs2rmii/r[dt][3]_i_1/O
                         net (fo=1, routed)           0.000    10.857    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/bs2rmii/p_1_in[3]
    SLICE_X4Y30          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/bs2rmii/r_reg[dt][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.882    10.884    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/bs2rmii/ref_clk
    SLICE_X4Y30          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/bs2rmii/r_reg[dt][3]/C
                         clock pessimism             -0.254    10.630    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.121    10.751    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/bs2rmii/r_reg[dt][3]
  -------------------------------------------------------------------
                         required time                        -10.751    
                         arrival time                          10.857    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/port2_rdelay_2.rm2_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.332%)  route 0.209ns (59.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 10.900 - 10.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 10.588 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.586    10.588    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/ref_clk
    SLICE_X9Y30          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/port2_rdelay_2.rm2_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    10.729 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/port2_rdelay_2.rm2_addr_reg[0]/Q
                         net (fo=1, routed)           0.209    10.937    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/rm2_addr[0]
    RAMB18_X0Y12         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.898    10.900    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/ref_clk
    RAMB18_X0Y12         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/CLKARDCLK
                         clock pessimism             -0.253    10.647    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    10.830    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg
  -------------------------------------------------------------------
                         required time                        -10.830    
                         arrival time                          10.937    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.968%)  route 0.319ns (66.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 10.900 - 10.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 10.588 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.586    10.588    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/ref_clk
    SLICE_X26Y37         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDRE (Prop_fdre_C_Q)         0.164    10.752 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[26]/Q
                         net (fo=1, routed)           0.319    11.070    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt[26]
    RAMB18_X1Y14         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.898    10.900    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/ref_clk
    RAMB18_X1Y14         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/CLKBWRCLK
                         clock pessimism             -0.233    10.667    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.296    10.963    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg
  -------------------------------------------------------------------
                         required time                        -10.963    
                         arrival time                          11.070    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[m_wdt][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[m_wdt][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 10.853 - 10.000 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 10.587 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.585    10.587    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/ref_clk
    SLICE_X25Y34         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[m_wdt][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.141    10.728 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[m_wdt][16]/Q
                         net (fo=2, routed)           0.056    10.783    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[m_wdt][23]_0[16]
    SLICE_X25Y34         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[m_wdt][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.851    10.853    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/ref_clk
    SLICE_X25Y34         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[m_wdt][8]/C
                         clock pessimism             -0.266    10.587    
    SLICE_X25Y34         FDRE (Hold_fdre_C_D)         0.071    10.658    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[m_wdt][8]
  -------------------------------------------------------------------
                         required time                        -10.658    
                         arrival time                          10.783    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.449ns  (logic 0.128ns (28.533%)  route 0.321ns (71.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 10.900 - 10.000 ) 
    Source Clock Delay      (SCD):    0.589ns = ( 10.589 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.587    10.589    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/ref_clk
    SLICE_X24Y38         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.128    10.717 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[5]/Q
                         net (fo=1, routed)           0.321    11.037    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt[5]
    RAMB18_X1Y14         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.898    10.900    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/ref_clk
    RAMB18_X1Y14         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/CLKBWRCLK
                         clock pessimism             -0.233    10.667    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.243    10.910    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg
  -------------------------------------------------------------------
                         required time                        -10.910    
                         arrival time                          11.037    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/port2_rdelay_2.rm2_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.200%)  route 0.207ns (55.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 10.900 - 10.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 10.588 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.586    10.588    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/ref_clk
    SLICE_X8Y30          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/port2_rdelay_2.rm2_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    10.752 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/port2_rdelay_2.rm2_addr_reg[1]/Q
                         net (fo=1, routed)           0.207    10.959    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/rm2_addr[1]
    RAMB18_X0Y12         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.898    10.900    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/ref_clk
    RAMB18_X0Y12         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/CLKARDCLK
                         clock pessimism             -0.253    10.647    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    10.830    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg
  -------------------------------------------------------------------
                         required time                        -10.830    
                         arrival time                          10.959    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.451ns  (logic 0.128ns (28.370%)  route 0.323ns (71.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 10.900 - 10.000 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 10.587 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.585    10.587    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/ref_clk
    SLICE_X24Y34         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDRE (Prop_fdre_C_Q)         0.128    10.715 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[16]/Q
                         net (fo=1, routed)           0.323    11.038    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt[16]
    RAMB18_X1Y14         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.898    10.900    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/ref_clk
    RAMB18_X1Y14         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/CLKBWRCLK
                         clock pessimism             -0.233    10.667    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.242    10.909    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg
  -------------------------------------------------------------------
                         required time                        -10.909    
                         arrival time                          11.038    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/port2_rdelay_2.rm2_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.928%)  route 0.209ns (56.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 10.900 - 10.000 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 10.587 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.585    10.587    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/ref_clk
    SLICE_X8Y29          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/port2_rdelay_2.rm2_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164    10.751 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/port2_rdelay_2.rm2_addr_reg[7]/Q
                         net (fo=1, routed)           0.209    10.960    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/rm2_addr[7]
    RAMB18_X0Y12         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.898    10.900    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/ref_clk
    RAMB18_X0Y12         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/CLKARDCLK
                         clock pessimism             -0.253    10.647    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    10.830    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg
  -------------------------------------------------------------------
                         required time                        -10.830    
                         arrival time                          10.960    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/port2_rdelay_2.rm2_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.963%)  route 0.209ns (56.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 10.900 - 10.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 10.588 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.586    10.588    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/ref_clk
    SLICE_X8Y30          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/port2_rdelay_2.rm2_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    10.752 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/port2_rdelay_2.rm2_addr_reg[8]/Q
                         net (fo=1, routed)           0.209    10.961    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/rm2_addr[8]
    RAMB18_X0Y12         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.898    10.900    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/ref_clk
    RAMB18_X0Y12         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/CLKARDCLK
                         clock pessimism             -0.253    10.647    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    10.830    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg
  -------------------------------------------------------------------
                         required time                        -10.830    
                         arrival time                          10.961    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ZynqDesign_clk_wiz_0_0
Waveform(ns):       { 10.000 20.000 }
Period(ns):         20.000
Sources:            { ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y14     ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y12     ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X22Y36     ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X22Y37     ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X22Y37     ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X20Y36     ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X20Y38     ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X20Y38     ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y76     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y76     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y76     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y76     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y76     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y76     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y76     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y76     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y40     ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y40     ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[17]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y76     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y76     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y76     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y76     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y76     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y76     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y76     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y76     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y38     ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y38     ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ZynqDesign_clk_wiz_0_0
  To Clock:  clkfbout_ZynqDesign_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ZynqDesign_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    ZynqDesign_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ZynqDesign_i/ethernetlite_0/phy_rx_clk
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       36.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.721ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.839ns (26.929%)  route 2.277ns (73.071%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 43.095 - 40.000 ) 
    Source Clock Delay      (SCD):    3.534ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.784     1.784    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.885 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.649     3.534    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/C
    SLICE_X47Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.419     3.953 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/Q
                         net (fo=2, routed)           0.827     4.780    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rd_pntr_bin_reg[3][0]
    SLICE_X49Y85         LUT4 (Prop_lut4_I3_O)        0.296     5.076 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.920     5.997    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_reg_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.121 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.529     6.650    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X49Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.530    41.530    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.621 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.474    43.095    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.378    43.473    
                         clock uncertainty           -0.035    43.438    
    SLICE_X49Y84         FDPE (Setup_fdpe_C_D)       -0.067    43.371    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         43.371    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                 36.721    

Slack (MET) :             36.896ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 0.839ns (28.671%)  route 2.087ns (71.329%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 43.095 - 40.000 ) 
    Source Clock Delay      (SCD):    3.534ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.784     1.784    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.885 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.649     3.534    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/C
    SLICE_X47Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.419     3.953 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/Q
                         net (fo=2, routed)           0.827     4.780    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rd_pntr_bin_reg[3][0]
    SLICE_X49Y85         LUT4 (Prop_lut4_I3_O)        0.296     5.076 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.920     5.997    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_reg_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.121 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.340     6.460    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X49Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.530    41.530    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.621 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.474    43.095    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.378    43.473    
                         clock uncertainty           -0.035    43.438    
    SLICE_X49Y84         FDPE (Setup_fdpe_C_D)       -0.081    43.357    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         43.357    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                 36.896    

Slack (MET) :             37.286ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.580ns (27.751%)  route 1.510ns (72.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 43.097 - 40.000 ) 
    Source Clock Delay      (SCD):    3.531ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.784     1.784    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.885 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.646     3.531    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDPE (Prop_fdpe_C_Q)         0.456     3.987 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=2, routed)           0.944     4.931    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i__0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124     5.055 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.566     5.621    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.530    41.530    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.621 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.476    43.097    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.378    43.475    
                         clock uncertainty           -0.035    43.440    
    SLICE_X46Y85         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    42.907    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         42.907    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                 37.286    

Slack (MET) :             37.286ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.580ns (27.751%)  route 1.510ns (72.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 43.097 - 40.000 ) 
    Source Clock Delay      (SCD):    3.531ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.784     1.784    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.885 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.646     3.531    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDPE (Prop_fdpe_C_Q)         0.456     3.987 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=2, routed)           0.944     4.931    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i__0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124     5.055 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.566     5.621    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.530    41.530    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.621 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.476    43.097    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.378    43.475    
                         clock uncertainty           -0.035    43.440    
    SLICE_X46Y85         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    42.907    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         42.907    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                 37.286    

Slack (MET) :             37.286ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.580ns (27.751%)  route 1.510ns (72.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 43.097 - 40.000 ) 
    Source Clock Delay      (SCD):    3.531ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.784     1.784    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.885 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.646     3.531    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDPE (Prop_fdpe_C_Q)         0.456     3.987 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=2, routed)           0.944     4.931    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i__0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124     5.055 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.566     5.621    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.530    41.530    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.621 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.476    43.097    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.378    43.475    
                         clock uncertainty           -0.035    43.440    
    SLICE_X46Y85         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    42.907    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         42.907    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                 37.286    

Slack (MET) :             37.286ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.580ns (27.751%)  route 1.510ns (72.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 43.097 - 40.000 ) 
    Source Clock Delay      (SCD):    3.531ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.784     1.784    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.885 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.646     3.531    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDPE (Prop_fdpe_C_Q)         0.456     3.987 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=2, routed)           0.944     4.931    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i__0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124     5.055 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.566     5.621    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.530    41.530    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.621 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.476    43.097    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.378    43.475    
                         clock uncertainty           -0.035    43.440    
    SLICE_X46Y85         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    42.907    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         42.907    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                 37.286    

Slack (MET) :             37.286ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.580ns (27.751%)  route 1.510ns (72.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 43.097 - 40.000 ) 
    Source Clock Delay      (SCD):    3.531ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.784     1.784    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.885 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.646     3.531    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDPE (Prop_fdpe_C_Q)         0.456     3.987 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=2, routed)           0.944     4.931    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i__0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124     5.055 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.566     5.621    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.530    41.530    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.621 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.476    43.097    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.378    43.475    
                         clock uncertainty           -0.035    43.440    
    SLICE_X46Y85         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    42.907    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         42.907    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                 37.286    

Slack (MET) :             37.286ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.580ns (27.751%)  route 1.510ns (72.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 43.097 - 40.000 ) 
    Source Clock Delay      (SCD):    3.531ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.784     1.784    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.885 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.646     3.531    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDPE (Prop_fdpe_C_Q)         0.456     3.987 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=2, routed)           0.944     4.931    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i__0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124     5.055 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.566     5.621    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.530    41.530    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.621 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.476    43.097    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.378    43.475    
                         clock uncertainty           -0.035    43.440    
    SLICE_X46Y85         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    42.907    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         42.907    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                 37.286    

Slack (MET) :             37.286ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.580ns (27.751%)  route 1.510ns (72.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 43.097 - 40.000 ) 
    Source Clock Delay      (SCD):    3.531ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.784     1.784    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.885 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.646     3.531    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDPE (Prop_fdpe_C_Q)         0.456     3.987 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=2, routed)           0.944     4.931    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i__0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124     5.055 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.566     5.621    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y85         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.530    41.530    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.621 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.476    43.097    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.378    43.475    
                         clock uncertainty           -0.035    43.440    
    SLICE_X46Y85         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    42.907    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         42.907    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                 37.286    

Slack (MET) :             37.286ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.580ns (27.751%)  route 1.510ns (72.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 43.097 - 40.000 ) 
    Source Clock Delay      (SCD):    3.531ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.784     1.784    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.885 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.646     3.531    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDPE (Prop_fdpe_C_Q)         0.456     3.987 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=2, routed)           0.944     4.931    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i__0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124     5.055 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.566     5.621    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y85         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.530    41.530    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.621 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.476    43.097    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.378    43.475    
                         clock uncertainty           -0.035    43.440    
    SLICE_X46Y85         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    42.907    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         42.907    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                 37.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.674%)  route 0.224ns (61.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.726     0.726    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.752 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553     1.305    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X48Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141     1.446 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.224     1.669    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.833     0.833    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.862 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.821     1.683    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.344     1.339    
    SLICE_X46Y85         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.593    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.674%)  route 0.224ns (61.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.726     0.726    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.752 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553     1.305    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X48Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141     1.446 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.224     1.669    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.833     0.833    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.862 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.821     1.683    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.344     1.339    
    SLICE_X46Y85         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.593    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.674%)  route 0.224ns (61.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.726     0.726    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.752 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553     1.305    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X48Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141     1.446 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.224     1.669    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.833     0.833    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.862 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.821     1.683    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.344     1.339    
    SLICE_X46Y85         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.593    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.674%)  route 0.224ns (61.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.726     0.726    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.752 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553     1.305    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X48Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141     1.446 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.224     1.669    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.833     0.833    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.862 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.821     1.683    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.344     1.339    
    SLICE_X46Y85         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.593    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.674%)  route 0.224ns (61.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.726     0.726    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.752 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553     1.305    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X48Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141     1.446 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.224     1.669    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.833     0.833    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.862 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.821     1.683    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.344     1.339    
    SLICE_X46Y85         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.593    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.674%)  route 0.224ns (61.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.726     0.726    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.752 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553     1.305    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X48Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141     1.446 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.224     1.669    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.833     0.833    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.862 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.821     1.683    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.344     1.339    
    SLICE_X46Y85         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.593    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.674%)  route 0.224ns (61.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.726     0.726    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.752 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553     1.305    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X48Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141     1.446 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.224     1.669    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X46Y85         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.833     0.833    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.862 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.821     1.683    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.344     1.339    
    SLICE_X46Y85         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.593    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.674%)  route 0.224ns (61.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.726     0.726    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.752 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553     1.305    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X48Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141     1.446 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.224     1.669    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X46Y85         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.833     0.833    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.862 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.821     1.683    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.344     1.339    
    SLICE_X46Y85         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.593    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.RX_REG_GEN[0].RX_FF_LOOP/C
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.726     0.726    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.752 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.554     1.306    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X47Y86         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.RX_REG_GEN[0].RX_FF_LOOP/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.141     1.447 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.RX_REG_GEN[0].RX_FF_LOOP/Q
                         net (fo=1, routed)           0.110     1.557    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.833     0.833    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.862 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.821     1.683    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.362     1.321    
    SLICE_X46Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.467    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.DV_FF/C
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.726     0.726    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.752 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.554     1.306    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X47Y86         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.DV_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.141     1.447 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.DV_FF/Q
                         net (fo=1, routed)           0.110     1.557    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.833     0.833    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.862 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.821     1.683    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.362     1.321    
    SLICE_X46Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.441    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ZynqDesign_i/ethernetlite_0/phy_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ZynqDesign_i/ethernetlite_0/phy_rx_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/I0
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X48Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X48Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X48Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X48Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X48Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X48Y83   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X48Y83   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X49Y83   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X47Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ZynqDesign_i/ethernetlite_0/phy_tx_clk
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       36.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.548ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.890ns (26.489%)  route 2.470ns (73.511%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 42.979 - 40.000 ) 
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.654     1.654    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.755 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.640     3.395    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/O0_out
    SLICE_X50Y90         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.518     3.913 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/Q
                         net (fo=2, routed)           0.890     4.803    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[0]
    SLICE_X50Y90         LUT4 (Prop_lut4_I0_O)        0.124     4.927 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_4__0/O
                         net (fo=1, routed)           0.427     5.354    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_4__0_n_0
    SLICE_X50Y89         LUT5 (Prop_lut5_I4_O)        0.124     5.478 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_3__0/O
                         net (fo=1, routed)           0.670     6.148    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_3__0_n_0
    SLICE_X50Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.272 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_1__0/O
                         net (fo=2, routed)           0.483     6.755    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/wr_pntr_bin_reg[3]
    SLICE_X50Y88         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X44Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.422    41.422    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.513 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.466    42.979    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/O0_out
    SLICE_X50Y88         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.390    43.369    
                         clock uncertainty           -0.035    43.334    
    SLICE_X50Y88         FDPE (Setup_fdpe_C_D)       -0.031    43.303    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         43.303    
                         arrival time                          -6.755    
  -------------------------------------------------------------------
                         slack                                 36.548    

Slack (MET) :             36.674ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.890ns (27.641%)  route 2.330ns (72.359%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 42.979 - 40.000 ) 
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.654     1.654    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.755 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.640     3.395    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/O0_out
    SLICE_X50Y90         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.518     3.913 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/Q
                         net (fo=2, routed)           0.890     4.803    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[0]
    SLICE_X50Y90         LUT4 (Prop_lut4_I0_O)        0.124     4.927 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_4__0/O
                         net (fo=1, routed)           0.427     5.354    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_4__0_n_0
    SLICE_X50Y89         LUT5 (Prop_lut5_I4_O)        0.124     5.478 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_3__0/O
                         net (fo=1, routed)           0.670     6.148    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_3__0_n_0
    SLICE_X50Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.272 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_1__0/O
                         net (fo=2, routed)           0.343     6.615    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/wr_pntr_bin_reg[3]
    SLICE_X50Y88         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X44Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.422    41.422    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.513 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.466    42.979    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/O0_out
    SLICE_X50Y88         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.390    43.369    
                         clock uncertainty           -0.035    43.334    
    SLICE_X50Y88         FDPE (Setup_fdpe_C_D)       -0.045    43.289    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         43.289    
                         arrival time                          -6.615    
  -------------------------------------------------------------------
                         slack                                 36.674    

Slack (MET) :             36.721ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.839ns (26.929%)  route 2.277ns (73.071%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.145ns = ( 43.145 - 40.000 ) 
    Source Clock Delay      (SCD):    3.594ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.844     1.844    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     1.945 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.649     3.594    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/C
    SLICE_X47Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.419     4.013 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/Q
                         net (fo=2, routed)           0.827     4.840    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rd_pntr_bin_reg[3][0]
    SLICE_X49Y85         LUT4 (Prop_lut4_I3_O)        0.296     5.136 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.920     6.056    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_reg_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.180 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.529     6.709    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X49Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X44Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.581    41.581    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    41.672 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.474    43.145    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.387    43.533    
                         clock uncertainty           -0.035    43.497    
    SLICE_X49Y84         FDPE (Setup_fdpe_C_D)       -0.067    43.430    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         43.430    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                 36.721    

Slack (MET) :             36.896ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 0.839ns (28.671%)  route 2.087ns (71.329%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.145ns = ( 43.145 - 40.000 ) 
    Source Clock Delay      (SCD):    3.594ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.844     1.844    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     1.945 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.649     3.594    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/C
    SLICE_X47Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.419     4.013 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/Q
                         net (fo=2, routed)           0.827     4.840    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rd_pntr_bin_reg[3][0]
    SLICE_X49Y85         LUT4 (Prop_lut4_I3_O)        0.296     5.136 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.920     6.056    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_reg_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.180 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.340     6.520    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X49Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X44Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.581    41.581    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    41.672 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.474    43.145    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.387    43.533    
                         clock uncertainty           -0.035    43.497    
    SLICE_X49Y84         FDPE (Setup_fdpe_C_D)       -0.081    43.416    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         43.416    
                         arrival time                          -6.520    
  -------------------------------------------------------------------
                         slack                                 36.896    

Slack (MET) :             36.931ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.668ns (25.899%)  route 1.911ns (74.101%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.990ns = ( 42.990 - 40.000 ) 
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.654     1.654    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.755 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.640     3.395    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/O0_out
    SLICE_X50Y89         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.518     3.913 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=9, routed)           1.364     5.277    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRB3
    SLICE_X46Y89         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     5.427 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.547     5.974    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_3
    SLICE_X48Y88         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X44Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.422    41.422    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.513 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.477    42.990    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/O0_out
    SLICE_X48Y88         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]/C
                         clock pessimism              0.256    43.246    
                         clock uncertainty           -0.035    43.210    
    SLICE_X48Y88         FDCE (Setup_fdce_C_D)       -0.305    42.905    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         42.905    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                 36.931    

Slack (MET) :             37.152ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.668ns (28.257%)  route 1.696ns (71.743%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.990ns = ( 42.990 - 40.000 ) 
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.654     1.654    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.755 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.640     3.395    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/O0_out
    SLICE_X50Y89         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.518     3.913 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=9, routed)           1.367     5.280    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRA3
    SLICE_X46Y89         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     5.430 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.329     5.759    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_1
    SLICE_X48Y88         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X44Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.422    41.422    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.513 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.477    42.990    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/O0_out
    SLICE_X48Y88         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.256    43.246    
                         clock uncertainty           -0.035    43.210    
    SLICE_X48Y88         FDCE (Setup_fdce_C_D)       -0.299    42.911    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         42.911    
                         arrival time                          -5.759    
  -------------------------------------------------------------------
                         slack                                 37.152    

Slack (MET) :             37.269ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.642ns (25.830%)  route 1.844ns (74.170%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.990ns = ( 42.990 - 40.000 ) 
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.654     1.654    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.755 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.640     3.395    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/O0_out
    SLICE_X50Y89         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.518     3.913 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=9, routed)           1.364     5.277    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRB3
    SLICE_X46Y89         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     5.401 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.480     5.881    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_2
    SLICE_X48Y88         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X44Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.422    41.422    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.513 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.477    42.990    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/O0_out
    SLICE_X48Y88         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[3]/C
                         clock pessimism              0.256    43.246    
                         clock uncertainty           -0.035    43.210    
    SLICE_X48Y88         FDCE (Setup_fdce_C_D)       -0.061    43.149    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         43.149    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                 37.269    

Slack (MET) :             37.280ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.718ns (28.839%)  route 1.772ns (71.161%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.990ns = ( 42.990 - 40.000 ) 
    Source Clock Delay      (SCD):    3.394ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.654     1.654    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.755 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.639     3.394    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/O0_out
    SLICE_X51Y88         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.419     3.813 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=9, routed)           1.144     4.957    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRC1
    SLICE_X46Y89         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     5.256 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.627     5.884    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_4
    SLICE_X48Y88         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X44Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.422    41.422    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.513 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.477    42.990    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/O0_out
    SLICE_X48Y88         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[5]/C
                         clock pessimism              0.256    43.246    
                         clock uncertainty           -0.035    43.210    
    SLICE_X48Y88         FDCE (Setup_fdce_C_D)       -0.047    43.163    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         43.163    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 37.280    

Slack (MET) :             37.286ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.580ns (27.751%)  route 1.510ns (72.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.147ns = ( 43.147 - 40.000 ) 
    Source Clock Delay      (SCD):    3.591ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.844     1.844    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     1.945 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.646     3.591    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDPE (Prop_fdpe_C_Q)         0.456     4.047 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=2, routed)           0.944     4.991    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i__0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124     5.115 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.566     5.681    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X44Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.581    41.581    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    41.672 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.476    43.147    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.387    43.535    
                         clock uncertainty           -0.035    43.499    
    SLICE_X46Y85         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    42.966    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         42.966    
                         arrival time                          -5.681    
  -------------------------------------------------------------------
                         slack                                 37.286    

Slack (MET) :             37.286ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.580ns (27.751%)  route 1.510ns (72.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.147ns = ( 43.147 - 40.000 ) 
    Source Clock Delay      (SCD):    3.591ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.844     1.844    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     1.945 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.646     3.591    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDPE (Prop_fdpe_C_Q)         0.456     4.047 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=2, routed)           0.944     4.991    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i__0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124     5.115 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.566     5.681    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X44Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.581    41.581    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    41.672 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.476    43.147    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.387    43.535    
                         clock uncertainty           -0.035    43.499    
    SLICE_X46Y85         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    42.966    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         42.966    
                         arrival time                          -5.681    
  -------------------------------------------------------------------
                         slack                                 37.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.674%)  route 0.224ns (61.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.750     0.750    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.776 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553     1.328    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X48Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141     1.469 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.224     1.693    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.858     0.858    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.887 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.821     1.708    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.345     1.362    
    SLICE_X46Y85         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.616    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.674%)  route 0.224ns (61.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.750     0.750    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.776 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553     1.328    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X48Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141     1.469 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.224     1.693    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.858     0.858    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.887 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.821     1.708    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.345     1.362    
    SLICE_X46Y85         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.616    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.674%)  route 0.224ns (61.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.750     0.750    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.776 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553     1.328    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X48Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141     1.469 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.224     1.693    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.858     0.858    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.887 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.821     1.708    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.345     1.362    
    SLICE_X46Y85         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.616    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.674%)  route 0.224ns (61.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.750     0.750    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.776 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553     1.328    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X48Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141     1.469 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.224     1.693    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.858     0.858    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.887 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.821     1.708    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.345     1.362    
    SLICE_X46Y85         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.616    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.674%)  route 0.224ns (61.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.750     0.750    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.776 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553     1.328    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X48Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141     1.469 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.224     1.693    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.858     0.858    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.887 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.821     1.708    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.345     1.362    
    SLICE_X46Y85         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.616    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.674%)  route 0.224ns (61.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.750     0.750    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.776 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553     1.328    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X48Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141     1.469 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.224     1.693    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.858     0.858    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.887 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.821     1.708    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.345     1.362    
    SLICE_X46Y85         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.616    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.674%)  route 0.224ns (61.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.750     0.750    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.776 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553     1.328    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X48Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141     1.469 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.224     1.693    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X46Y85         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.858     0.858    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.887 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.821     1.708    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.345     1.362    
    SLICE_X46Y85         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.616    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.674%)  route 0.224ns (61.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.750     0.750    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.776 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553     1.328    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X48Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141     1.469 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.224     1.693    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X46Y85         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.858     0.858    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.887 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.821     1.708    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.345     1.362    
    SLICE_X46Y85         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.616    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.RX_REG_GEN[0].RX_FF_LOOP/C
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.750     0.750    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.776 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.554     1.329    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X47Y86         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.RX_REG_GEN[0].RX_FF_LOOP/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.141     1.470 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.RX_REG_GEN[0].RX_FF_LOOP/Q
                         net (fo=1, routed)           0.110     1.580    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.858     0.858    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.887 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.821     1.708    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.363     1.344    
    SLICE_X46Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.490    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.DV_FF/C
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.750     0.750    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.776 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.554     1.329    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X47Y86         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.DV_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.141     1.470 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.DV_FF/Q
                         net (fo=1, routed)           0.110     1.580    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.858     0.858    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.887 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.821     1.708    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y85         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.363     1.344    
    SLICE_X46Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.464    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ZynqDesign_i/ethernetlite_0/phy_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ZynqDesign_i/ethernetlite_0/phy_tx_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/I
Min Period        n/a     BUFGCTRL/I1  n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/I1
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X48Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X48Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X48Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X48Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X48Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X48Y83   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X48Y83   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X49Y83   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y85   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.851ns  (logic 1.830ns (26.711%)  route 5.021ns (73.289%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.737     3.031    ZynqDesign_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.259     5.624    ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y101        LUT5 (Prop_lut5_I4_O)        0.124     5.748 r  ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=13, routed)          1.141     6.888    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/s_axi_wvalid
    SLICE_X32Y84         LUT2 (Prop_lut2_I1_O)        0.124     7.012 r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/RX_PONG_REG_GEN.pong_rx_status_i_2/O
                         net (fo=2, routed)           1.054     8.066    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/bus2ip_wrce
    SLICE_X26Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.190 r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_5__0/O
                         net (fo=4, routed)           0.944     9.134    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/XEMAC_I/bus2ip_ce
    SLICE_X33Y86         LUT4 (Prop_lut4_I0_O)        0.124     9.258 r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.624     9.882    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]
    RAMB36_X2Y16         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.511    12.690    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X2Y16         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.229    12.919    
                         clock uncertainty           -0.154    12.765    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    12.322    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.322    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 1.830ns (27.625%)  route 4.794ns (72.375%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.737     3.031    ZynqDesign_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.259     5.624    ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y101        LUT5 (Prop_lut5_I4_O)        0.124     5.748 r  ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=13, routed)          1.141     6.888    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/s_axi_wvalid
    SLICE_X32Y84         LUT2 (Prop_lut2_I1_O)        0.124     7.012 r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/RX_PONG_REG_GEN.pong_rx_status_i_2/O
                         net (fo=2, routed)           1.054     8.066    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/bus2ip_wrce
    SLICE_X26Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.190 r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_5__0/O
                         net (fo=4, routed)           0.703     8.894    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/XEMAC_I/bus2ip_ce
    SLICE_X33Y94         LUT4 (Prop_lut4_I2_O)        0.124     9.018 r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           0.638     9.655    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11]
    RAMB36_X2Y19         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.521    12.700    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X2Y19         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    12.332    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.332    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                  2.677    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.608ns  (logic 1.830ns (27.695%)  route 4.778ns (72.305%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.737     3.031    ZynqDesign_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.259     5.624    ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y101        LUT5 (Prop_lut5_I4_O)        0.124     5.748 r  ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=13, routed)          1.141     6.888    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/s_axi_wvalid
    SLICE_X32Y84         LUT2 (Prop_lut2_I1_O)        0.124     7.012 r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/RX_PONG_REG_GEN.pong_rx_status_i_2/O
                         net (fo=2, routed)           1.054     8.066    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/bus2ip_wrce
    SLICE_X26Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.190 r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_5__0/O
                         net (fo=4, routed)           0.834     9.024    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/XEMAC_I/bus2ip_ce
    SLICE_X34Y87         LUT4 (Prop_lut4_I2_O)        0.124     9.148 r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           0.491     9.639    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]
    RAMB36_X2Y17         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.516    12.695    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.229    12.924    
                         clock uncertainty           -0.154    12.770    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    12.327    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.612ns  (logic 1.830ns (27.679%)  route 4.782ns (72.321%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.737     3.031    ZynqDesign_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.259     5.624    ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y101        LUT5 (Prop_lut5_I4_O)        0.124     5.748 r  ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=13, routed)          1.141     6.888    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/s_axi_wvalid
    SLICE_X32Y84         LUT2 (Prop_lut2_I1_O)        0.124     7.012 r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/RX_PONG_REG_GEN.pong_rx_status_i_2/O
                         net (fo=2, routed)           1.054     8.066    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/bus2ip_wrce
    SLICE_X26Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.190 r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_5__0/O
                         net (fo=4, routed)           0.844     9.034    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/XEMAC_I/bus2ip_ce
    SLICE_X32Y93         LUT4 (Prop_lut4_I0_O)        0.124     9.158 r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=1, routed)           0.484     9.642    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]
    RAMB36_X2Y18         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.520    12.699    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X2Y18         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    12.331    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.884ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 2.702ns (43.864%)  route 3.458ns (56.136%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.792     3.086    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/clk
    RAMB18_X1Y14         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     5.540 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/DOADO[6]
                         net (fo=5, routed)           2.095     7.635    ZynqDesign_i/eth100_loopback_rxtx_0/U0/lb/mr_rdt[6]
    SLICE_X9Y36          LUT6 (Prop_lut6_I0_O)        0.124     7.759 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/lb/memory_reg_i_62/O
                         net (fo=1, routed)           0.474     8.233    ZynqDesign_i/eth100_loopback_rxtx_0/U0/lb/memory_reg_i_62_n_0
    SLICE_X9Y36          LUT4 (Prop_lut4_I3_O)        0.124     8.357 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/lb/memory_reg_i_19/O
                         net (fo=1, routed)           0.889     9.246    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/m1_wdt[6]
    RAMB18_X0Y12         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.613    12.792    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/clk
    RAMB18_X0Y12         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/CLKBWRCLK
                         clock pessimism              0.230    13.021    
                         clock uncertainty           -0.154    12.867    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[6])
                                                     -0.737    12.130    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg
  -------------------------------------------------------------------
                         required time                         12.130    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  2.884    

Slack (MET) :             2.945ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.099ns  (logic 2.702ns (44.304%)  route 3.397ns (55.696%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.792     3.086    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/clk
    RAMB18_X1Y14         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     5.540 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/DOBDO[10]
                         net (fo=5, routed)           2.095     7.636    ZynqDesign_i/eth100_loopback_rxtx_0/U0/lb/mr_rdt[26]
    SLICE_X13Y41         LUT6 (Prop_lut6_I3_O)        0.124     7.760 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/lb/memory_reg_i_86/O
                         net (fo=1, routed)           0.646     8.406    ZynqDesign_i/eth100_loopback_rxtx_0/U0/lb/memory_reg_i_86_n_0
    SLICE_X9Y38          LUT4 (Prop_lut4_I0_O)        0.124     8.530 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/lb/memory_reg_i_31/O
                         net (fo=1, routed)           0.655     9.185    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/m1_wdt[26]
    RAMB18_X0Y12         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.613    12.792    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/clk
    RAMB18_X0Y12         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/CLKBWRCLK
                         clock pessimism              0.230    13.021    
                         clock uncertainty           -0.154    12.867    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.737    12.130    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg
  -------------------------------------------------------------------
                         required time                         12.130    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  2.945    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 2.702ns (44.840%)  route 3.324ns (55.160%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.792     3.086    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/clk
    RAMB18_X1Y14         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[15])
                                                      2.454     5.540 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/DOBDO[15]
                         net (fo=5, routed)           2.017     7.557    ZynqDesign_i/eth100_loopback_rxtx_0/U0/lb/mr_rdt[31]
    SLICE_X10Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.681 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/lb/memory_reg_i_77/O
                         net (fo=1, routed)           0.666     8.348    ZynqDesign_i/eth100_loopback_rxtx_0/U0/lb/memory_reg_i_77_n_0
    SLICE_X10Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.472 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/lb/memory_reg_i_26/O
                         net (fo=1, routed)           0.640     9.112    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/m1_wdt[31]
    RAMB18_X0Y12         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.613    12.792    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/clk
    RAMB18_X0Y12         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/CLKBWRCLK
                         clock pessimism              0.230    13.021    
                         clock uncertainty           -0.154    12.867    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.737    12.130    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg
  -------------------------------------------------------------------
                         required time                         12.130    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.022ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 2.702ns (44.871%)  route 3.320ns (55.129%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.792     3.086    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/clk
    RAMB18_X1Y14         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     5.540 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/DOADO[5]
                         net (fo=5, routed)           1.613     7.154    ZynqDesign_i/eth100_loopback_rxtx_0/U0/lb/mr_rdt[5]
    SLICE_X15Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.278 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/lb/memory_reg_i_64/O
                         net (fo=1, routed)           0.904     8.182    ZynqDesign_i/eth100_loopback_rxtx_0/U0/lb/memory_reg_i_64_n_0
    SLICE_X12Y36         LUT4 (Prop_lut4_I3_O)        0.124     8.306 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/lb/memory_reg_i_20/O
                         net (fo=1, routed)           0.803     9.108    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/m1_wdt[5]
    RAMB18_X0Y12         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.613    12.792    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/clk
    RAMB18_X0Y12         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/CLKBWRCLK
                         clock pessimism              0.230    13.021    
                         clock uncertainty           -0.154    12.867    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[5])
                                                     -0.737    12.130    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg
  -------------------------------------------------------------------
                         required time                         12.130    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  3.022    

Slack (MET) :             3.050ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.994ns  (logic 2.702ns (45.079%)  route 3.292ns (54.921%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.792     3.086    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/clk
    RAMB18_X1Y14         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     5.540 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/DOADO[3]
                         net (fo=5, routed)           1.940     7.481    ZynqDesign_i/eth100_loopback_rxtx_0/U0/lb/mr_rdt[3]
    SLICE_X14Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.605 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/lb/memory_reg_i_67/O
                         net (fo=1, routed)           0.670     8.275    ZynqDesign_i/eth100_loopback_rxtx_0/U0/lb/memory_reg_i_67_n_0
    SLICE_X14Y33         LUT4 (Prop_lut4_I0_O)        0.124     8.399 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/lb/memory_reg_i_22/O
                         net (fo=1, routed)           0.681     9.080    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/m1_wdt[3]
    RAMB18_X0Y12         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.613    12.792    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/clk
    RAMB18_X0Y12         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/CLKBWRCLK
                         clock pessimism              0.230    13.021    
                         clock uncertainty           -0.154    12.867    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[3])
                                                     -0.737    12.130    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg
  -------------------------------------------------------------------
                         required time                         12.130    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  3.050    

Slack (MET) :             3.072ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 2.702ns (45.244%)  route 3.270ns (54.756%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.792     3.086    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/clk
    RAMB18_X1Y14         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     5.540 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/DOADO[9]
                         net (fo=5, routed)           1.852     7.392    ZynqDesign_i/eth100_loopback_rxtx_0/U0/lb/mr_rdt[9]
    SLICE_X12Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.516 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/lb/memory_reg_i_55/O
                         net (fo=1, routed)           0.555     8.071    ZynqDesign_i/eth100_loopback_rxtx_0/U0/lb/memory_reg_i_55_n_0
    SLICE_X11Y34         LUT4 (Prop_lut4_I0_O)        0.124     8.195 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/lb/memory_reg_i_16/O
                         net (fo=1, routed)           0.864     9.059    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/m1_wdt[9]
    RAMB18_X0Y12         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.613    12.792    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/clk
    RAMB18_X0Y12         RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/CLKBWRCLK
                         clock pessimism              0.230    13.021    
                         clock uncertainty           -0.154    12.867    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[9])
                                                     -0.737    12.130    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg
  -------------------------------------------------------------------
                         required time                         12.130    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  3.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ZynqDesign_i/gpio_btns/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/gpio_btns/U0/gpio_core_1/Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.336%)  route 0.253ns (57.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.552     0.888    ZynqDesign_i/gpio_btns/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y94         FDRE                                         r  ZynqDesign_i/gpio_btns/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  ZynqDesign_i/gpio_btns/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[2]/Q
                         net (fo=1, routed)           0.253     1.282    ZynqDesign_i/gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_In_reg[0][2]
    SLICE_X42Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.327 r  ZynqDesign_i/gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[2].GPIO_DBus_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.327    ZynqDesign_i/gpio_btns/U0/gpio_core_1/Read_Reg_In[2]
    SLICE_X42Y96         FDRE                                         r  ZynqDesign_i/gpio_btns/U0/gpio_core_1/Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.824     1.190    ZynqDesign_i/gpio_btns/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y96         FDRE                                         r  ZynqDesign_i/gpio_btns/U0/gpio_core_1/Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[29]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.120     1.275    ZynqDesign_i/gpio_btns/U0/gpio_core_1/Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/rst_ps7_100M/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.448%)  route 0.246ns (63.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.557     0.893    ZynqDesign_i/rst_ps7_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X47Y98         FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  ZynqDesign_i/rst_ps7_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.246     1.279    ZynqDesign_i/rst_ps7_100M/U0/SEQ/lpf_int
    SLICE_X47Y100        FDSE                                         r  ZynqDesign_i/rst_ps7_100M/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.911     1.277    ZynqDesign_i/rst_ps7_100M/U0/SEQ/slowest_sync_clk
    SLICE_X47Y100        FDSE                                         r  ZynqDesign_i/rst_ps7_100M/U0/SEQ/Core_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X47Y100        FDSE (Hold_fdse_C_S)        -0.018     1.224    ZynqDesign_i/rst_ps7_100M/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/rst_ps7_100M/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.448%)  route 0.246ns (63.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.557     0.893    ZynqDesign_i/rst_ps7_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X47Y98         FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  ZynqDesign_i/rst_ps7_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.246     1.279    ZynqDesign_i/rst_ps7_100M/U0/SEQ/lpf_int
    SLICE_X47Y100        FDSE                                         r  ZynqDesign_i/rst_ps7_100M/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.911     1.277    ZynqDesign_i/rst_ps7_100M/U0/SEQ/slowest_sync_clk
    SLICE_X47Y100        FDSE                                         r  ZynqDesign_i/rst_ps7_100M/U0/SEQ/from_sys_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X47Y100        FDSE (Hold_fdse_C_S)        -0.018     1.224    ZynqDesign_i/rst_ps7_100M/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/rst_ps7_100M/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.448%)  route 0.246ns (63.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.557     0.893    ZynqDesign_i/rst_ps7_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X47Y98         FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  ZynqDesign_i/rst_ps7_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.246     1.279    ZynqDesign_i/rst_ps7_100M/U0/SEQ/lpf_int
    SLICE_X47Y100        FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.911     1.277    ZynqDesign_i/rst_ps7_100M/U0/SEQ/slowest_sync_clk
    SLICE_X47Y100        FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/SEQ/seq_clr_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X47Y100        FDRE (Hold_fdre_C_R)        -0.018     1.224    ZynqDesign_i/rst_ps7_100M/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.067%)  route 0.186ns (49.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.639     0.975    ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y101        FDRE                                         r  ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=1, routed)           0.186     1.302    ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start2_reg
    SLICE_X42Y99         LUT5 (Prop_lut5_I1_O)        0.045     1.347 r  ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.347    ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0
    SLICE_X42Y99         FDRE                                         r  ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.825     1.191    ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X42Y99         FDRE                                         r  ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.120     1.276    ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.479%)  route 0.293ns (67.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.557     0.893    ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y98         FDRE                                         r  ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=40, routed)          0.293     1.327    ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR
    SLICE_X42Y103        FDRE                                         r  ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.910     1.276    ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y103        FDRE                                         r  ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/C
                         clock pessimism             -0.035     1.241    
    SLICE_X42Y103        FDRE (Hold_fdre_C_R)         0.009     1.250    ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.479%)  route 0.293ns (67.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.557     0.893    ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y98         FDRE                                         r  ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=40, routed)          0.293     1.327    ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR
    SLICE_X42Y103        FDRE                                         r  ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.910     1.276    ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y103        FDRE                                         r  ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                         clock pessimism             -0.035     1.241    
    SLICE_X42Y103        FDRE (Hold_fdre_C_R)         0.009     1.250    ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.398%)  route 0.269ns (65.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.557     0.893    ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y99         FDRE                                         r  ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=49, routed)          0.269     1.303    ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR
    SLICE_X41Y101        FDRE                                         r  ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.911     1.277    ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y101        FDRE                                         r  ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X41Y101        FDRE (Hold_fdre_C_R)        -0.018     1.224    ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.398%)  route 0.269ns (65.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.557     0.893    ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y99         FDRE                                         r  ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=49, routed)          0.269     1.303    ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR
    SLICE_X41Y101        FDRE                                         r  ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.911     1.277    ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y101        FDRE                                         r  ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X41Y101        FDRE (Hold_fdre_C_R)        -0.018     1.224    ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.398%)  route 0.269ns (65.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.557     0.893    ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y99         FDRE                                         r  ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=49, routed)          0.269     1.303    ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR
    SLICE_X41Y101        FDRE                                         r  ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.911     1.277    ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y101        FDRE                                         r  ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X41Y101        FDRE (Hold_fdre_C_R)        -0.018     1.224    ZynqDesign_i/gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y19  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y19  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y82  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y82  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y82  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y82  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y82  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y82  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y82  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y82  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_3/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y89  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y89  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y82  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y82  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y82  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y82  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y82  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y82  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y82  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y82  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_3/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y89  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y89  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_ZynqDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.379ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/rmii_rst_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.518ns (13.410%)  route 3.345ns (86.590%))
  Logic Levels:           0  
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.699     2.993    ZynqDesign_i/eth100_loopback_rxtx_0/U0/clk
    SLICE_X30Y54         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.518     3.511 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rst_reg/Q
                         net (fo=215, routed)         3.345     6.856    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/rst
    SLICE_X15Y30         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/rmii_rst_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.566    11.569    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X15Y30         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/rmii_rst_1_reg/C
                         clock pessimism              0.000    11.569    
                         clock uncertainty           -0.267    11.302    
    SLICE_X15Y30         FDRE (Setup_fdre_C_D)       -0.067    11.235    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/rmii_rst_1_reg
  -------------------------------------------------------------------
                         required time                         11.235    
                         arrival time                          -6.856    
  -------------------------------------------------------------------
                         slack                                  4.379    

Slack (MET) :             4.380ns  (required time - arrival time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/rst_n_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.456ns (12.654%)  route 3.148ns (87.346%))
  Logic Levels:           0  
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.844     3.138    ZynqDesign_i/rst_ps7_100M/U0/slowest_sync_clk
    SLICE_X45Y100        FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=55, routed)          3.148     6.742    ZynqDesign_i/mii_to_rmii_0/U0/rst_n
    SLICE_X41Y76         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rst_n_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.467    11.470    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X41Y76         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rst_n_d_reg[0]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.267    11.202    
    SLICE_X41Y76         FDRE (Setup_fdre_C_D)       -0.081    11.121    ZynqDesign_i/mii_to_rmii_0/U0/rst_n_d_reg[0]
  -------------------------------------------------------------------
                         required time                         11.121    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  4.380    

Slack (MET) :             6.773ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.456ns (31.362%)  route 0.998ns (68.638%))
  Logic Levels:           0  
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.739     3.033    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X23Y28         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.456     3.489 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[8]/Q
                         net (fo=1, routed)           0.998     4.487    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg_n_0_[8]
    SLICE_X23Y29         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.564    11.567    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X23Y29         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[8]/C
                         clock pessimism              0.000    11.567    
                         clock uncertainty           -0.267    11.300    
    SLICE_X23Y29         FDRE (Setup_fdre_C_D)       -0.040    11.260    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[8]
  -------------------------------------------------------------------
                         required time                         11.260    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                  6.773    

Slack (MET) :             6.863ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.456ns (34.061%)  route 0.883ns (65.939%))
  Logic Levels:           0  
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.738     3.032    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X21Y27         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDRE (Prop_fdre_C_Q)         0.456     3.488 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[4]/Q
                         net (fo=1, routed)           0.883     4.371    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg_n_0_[4]
    SLICE_X21Y29         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.565    11.568    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X21Y29         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[4]/C
                         clock pessimism              0.000    11.568    
                         clock uncertainty           -0.267    11.301    
    SLICE_X21Y29         FDRE (Setup_fdre_C_D)       -0.067    11.234    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[4]
  -------------------------------------------------------------------
                         required time                         11.234    
                         arrival time                          -4.371    
  -------------------------------------------------------------------
                         slack                                  6.863    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.419ns (35.673%)  route 0.756ns (64.327%))
  Logic Levels:           0  
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.736     3.030    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X23Y27         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.419     3.449 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[7]/Q
                         net (fo=1, routed)           0.756     4.205    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg_n_0_[7]
    SLICE_X23Y29         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.564    11.567    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X23Y29         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[7]/C
                         clock pessimism              0.000    11.567    
                         clock uncertainty           -0.267    11.300    
    SLICE_X23Y29         FDRE (Setup_fdre_C_D)       -0.216    11.084    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[7]
  -------------------------------------------------------------------
                         required time                         11.084    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.915ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.456ns (35.470%)  route 0.830ns (64.530%))
  Logic Levels:           0  
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 11.566 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.737     3.031    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/clk
    SLICE_X11Y25         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.456     3.487 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][1]/Q
                         net (fo=1, routed)           0.830     4.317    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/deq_data[1]
    SLICE_X11Y26         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.563    11.566    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X11Y26         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[1]/C
                         clock pessimism              0.000    11.566    
                         clock uncertainty           -0.267    11.299    
    SLICE_X11Y26         FDRE (Setup_fdre_C_D)       -0.067    11.232    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                          -4.317    
  -------------------------------------------------------------------
                         slack                                  6.915    

Slack (MET) :             6.927ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/pfqueue/r_reg[fifo_full]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/pf1_full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.478ns (43.460%)  route 0.622ns (56.540%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 11.562 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.736     3.030    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/pfqueue/clk
    SLICE_X26Y29         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/pfqueue/r_reg[fifo_full]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.478     3.508 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/pfqueue/r_reg[fifo_full]/Q
                         net (fo=6, routed)           0.622     4.130    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/fifo_full
    SLICE_X25Y31         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/pf1_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.559    11.562    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X25Y31         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/pf1_full_reg/C
                         clock pessimism              0.000    11.562    
                         clock uncertainty           -0.267    11.295    
    SLICE_X25Y31         FDRE (Setup_fdre_C_D)       -0.238    11.057    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/pf1_full_reg
  -------------------------------------------------------------------
                         required time                         11.057    
                         arrival time                          -4.130    
  -------------------------------------------------------------------
                         slack                                  6.927    

Slack (MET) :             6.959ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii_rst_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.518ns (40.333%)  route 0.766ns (59.667%))
  Logic Levels:           0  
  Clock Path Skew:        -1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.699     2.993    ZynqDesign_i/eth100_loopback_rxtx_0/U0/clk
    SLICE_X30Y54         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.518     3.511 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rst_reg/Q
                         net (fo=215, routed)         0.766     4.277    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rst
    SLICE_X28Y41         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii_rst_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.567    11.570    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X28Y41         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii_rst_1_reg/C
                         clock pessimism              0.000    11.570    
                         clock uncertainty           -0.267    11.303    
    SLICE_X28Y41         FDRE (Setup_fdre_C_D)       -0.067    11.236    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rmii_rst_1_reg
  -------------------------------------------------------------------
                         required time                         11.236    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                  6.959    

Slack (MET) :             6.969ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.518ns (42.556%)  route 0.699ns (57.444%))
  Logic Levels:           0  
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11.565 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.737     3.031    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/clk
    SLICE_X10Y24         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.518     3.549 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][8]/Q
                         net (fo=1, routed)           0.699     4.248    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/deq_data[8]
    SLICE_X9Y26          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.562    11.565    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X9Y26          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[8]/C
                         clock pessimism              0.000    11.565    
                         clock uncertainty           -0.267    11.298    
    SLICE_X9Y26          FDRE (Setup_fdre_C_D)       -0.081    11.217    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[8]
  -------------------------------------------------------------------
                         required time                         11.217    
                         arrival time                          -4.248    
  -------------------------------------------------------------------
                         slack                                  6.969    

Slack (MET) :             6.983ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.419ns (39.356%)  route 0.646ns (60.644%))
  Logic Levels:           0  
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.736     3.030    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X23Y27         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.419     3.449 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[5]/Q
                         net (fo=1, routed)           0.646     4.095    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg_n_0_[5]
    SLICE_X23Y29         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.564    11.567    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X23Y29         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[5]/C
                         clock pessimism              0.000    11.567    
                         clock uncertainty           -0.267    11.300    
    SLICE_X23Y29         FDRE (Setup_fdre_C_D)       -0.222    11.078    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[5]
  -------------------------------------------------------------------
                         required time                         11.078    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                  6.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.414%)  route 0.169ns (54.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 10.850 - 10.000 ) 
    Source Clock Delay      (SCD):    0.919ns = ( 10.918 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.583    10.918    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/clk
    SLICE_X11Y25         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141    11.059 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][7]/Q
                         net (fo=1, routed)           0.169    11.229    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/deq_data[7]
    SLICE_X9Y26          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.848    10.850    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X9Y26          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[7]/C
                         clock pessimism              0.000    10.850    
                         clock uncertainty            0.267    11.117    
    SLICE_X9Y26          FDRE (Hold_fdre_C_D)         0.070    11.187    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[7]
  -------------------------------------------------------------------
                         required time                        -11.187    
                         arrival time                          11.229    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 10.852 - 10.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 10.922 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.586    10.922    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/clk
    SLICE_X14Y27         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.164    11.085 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][3]/Q
                         net (fo=1, routed)           0.153    11.239    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/deq_data[3]
    SLICE_X13Y27         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.850    10.852    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X13Y27         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[3]/C
                         clock pessimism              0.000    10.852    
                         clock uncertainty            0.267    11.119    
    SLICE_X13Y27         FDRE (Hold_fdre_C_D)         0.070    11.189    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                        -11.189    
                         arrival time                          11.239    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.992%)  route 0.159ns (53.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 10.852 - 10.000 ) 
    Source Clock Delay      (SCD):    0.921ns = ( 10.920 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.585    10.921    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X23Y27         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.141    11.062 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[2]/Q
                         net (fo=1, routed)           0.159    11.221    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg_n_0_[2]
    SLICE_X23Y29         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.850    10.852    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X23Y29         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[2]/C
                         clock pessimism              0.000    10.852    
                         clock uncertainty            0.267    11.119    
    SLICE_X23Y29         FDRE (Hold_fdre_C_D)         0.047    11.166    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[2]
  -------------------------------------------------------------------
                         required time                        -11.166    
                         arrival time                          11.221    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.458%)  route 0.168ns (50.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 10.852 - 10.000 ) 
    Source Clock Delay      (SCD):    0.921ns = ( 10.920 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.585    10.921    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/clk
    SLICE_X20Y27         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.164    11.085 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][13]/Q
                         net (fo=1, routed)           0.168    11.252    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/deq_data[13]
    SLICE_X19Y27         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.850    10.852    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X19Y27         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[13]/C
                         clock pessimism              0.000    10.852    
                         clock uncertainty            0.267    11.119    
    SLICE_X19Y27         FDRE (Hold_fdre_C_D)         0.072    11.191    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[13]
  -------------------------------------------------------------------
                         required time                        -11.191    
                         arrival time                          11.252    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.032%)  route 0.165ns (53.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 10.852 - 10.000 ) 
    Source Clock Delay      (SCD):    0.921ns = ( 10.920 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.585    10.921    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X23Y27         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.141    11.062 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[0]/Q
                         net (fo=1, routed)           0.165    11.227    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg_n_0_[0]
    SLICE_X23Y29         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.850    10.852    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X23Y29         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[0]/C
                         clock pessimism              0.000    10.852    
                         clock uncertainty            0.267    11.119    
    SLICE_X23Y29         FDRE (Hold_fdre_C_D)         0.046    11.165    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[0]
  -------------------------------------------------------------------
                         required time                        -11.165    
                         arrival time                          11.227    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.944%)  route 0.173ns (55.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 10.852 - 10.000 ) 
    Source Clock Delay      (SCD):    0.921ns = ( 10.920 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.585    10.921    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X23Y27         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.141    11.062 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[3]/Q
                         net (fo=1, routed)           0.173    11.234    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg_n_0_[3]
    SLICE_X23Y29         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.850    10.852    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X23Y29         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[3]/C
                         clock pessimism              0.000    10.852    
                         clock uncertainty            0.267    11.119    
    SLICE_X23Y29         FDRE (Hold_fdre_C_D)         0.047    11.166    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[3]
  -------------------------------------------------------------------
                         required time                        -11.166    
                         arrival time                          11.234    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.348%)  route 0.168ns (50.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 10.852 - 10.000 ) 
    Source Clock Delay      (SCD):    0.921ns = ( 10.920 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.585    10.921    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/clk
    SLICE_X20Y27         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.164    11.085 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][14]/Q
                         net (fo=1, routed)           0.168    11.253    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/deq_data[14]
    SLICE_X18Y27         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.850    10.852    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X18Y27         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[14]/C
                         clock pessimism              0.000    10.852    
                         clock uncertainty            0.267    11.119    
    SLICE_X18Y27         FDRE (Hold_fdre_C_D)         0.059    11.178    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[14]
  -------------------------------------------------------------------
                         required time                        -11.178    
                         arrival time                          11.253    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.315%)  route 0.169ns (50.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 10.852 - 10.000 ) 
    Source Clock Delay      (SCD):    0.919ns = ( 10.918 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.583    10.918    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/clk
    SLICE_X20Y26         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y26         FDRE (Prop_fdre_C_Q)         0.164    11.082 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][15]/Q
                         net (fo=1, routed)           0.169    11.251    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/deq_data[15]
    SLICE_X18Y27         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.850    10.852    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X18Y27         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[15]/C
                         clock pessimism              0.000    10.852    
                         clock uncertainty            0.267    11.119    
    SLICE_X18Y27         FDRE (Hold_fdre_C_D)         0.052    11.171    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[15]
  -------------------------------------------------------------------
                         required time                        -11.171    
                         arrival time                          11.251    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (43.006%)  route 0.170ns (56.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 10.852 - 10.000 ) 
    Source Clock Delay      (SCD):    0.921ns = ( 10.920 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.585    10.921    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X23Y27         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.128    11.049 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[6]/Q
                         net (fo=1, routed)           0.170    11.218    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg_n_0_[6]
    SLICE_X23Y29         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.850    10.852    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X23Y29         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[6]/C
                         clock pessimism              0.000    10.852    
                         clock uncertainty            0.267    11.119    
    SLICE_X23Y29         FDRE (Hold_fdre_C_D)         0.018    11.137    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[6]
  -------------------------------------------------------------------
                         required time                        -11.137    
                         arrival time                          11.218    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.429%)  route 0.208ns (59.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 10.852 - 10.000 ) 
    Source Clock Delay      (SCD):    0.920ns = ( 10.920 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.584    10.920    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/clk
    SLICE_X15Y26         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.141    11.061 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][6]/Q
                         net (fo=1, routed)           0.208    11.268    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/deq_data[6]
    SLICE_X13Y27         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.850    10.852    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X13Y27         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[6]/C
                         clock pessimism              0.000    10.852    
                         clock uncertainty            0.267    11.119    
    SLICE_X13Y27         FDRE (Hold_fdre_C_D)         0.066    11.185    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[6]
  -------------------------------------------------------------------
                         required time                        -11.185    
                         arrival time                          11.268    
  -------------------------------------------------------------------
                         slack                                  0.083    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ZynqDesign_clk_wiz_0_0
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.703ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.475ns  (logic 0.175ns (36.816%)  route 0.300ns (63.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 41.304 - 40.000 ) 
    Source Clock Delay      (SCD):    0.815ns = ( 30.815 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.813    30.815    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X44Y77         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.175    30.990 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/Q
                         net (fo=1, routed)           0.300    31.290    ZynqDesign_i/ethernetlite_0/U0/phy_dv
    SLICE_X46Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.726    40.726    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.752 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552    41.304    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X46Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/C
                         clock pessimism              0.000    41.304    
                         clock uncertainty           -0.267    41.036    
    SLICE_X46Y82         FDRE (Setup_fdre_C_D)       -0.043    40.993    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF
  -------------------------------------------------------------------
                         required time                         40.993    
                         arrival time                         -31.290    
  -------------------------------------------------------------------
                         slack                                  9.703    

Slack (MET) :             9.729ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.478ns  (logic 0.175ns (36.634%)  route 0.303ns (63.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 41.304 - 40.000 ) 
    Source Clock Delay      (SCD):    0.816ns = ( 30.816 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.814    30.816    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X43Y78         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.175    30.991 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/Q
                         net (fo=1, routed)           0.303    31.294    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[2]
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.726    40.726    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.752 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552    41.304    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/C
                         clock pessimism              0.000    41.304    
                         clock uncertainty           -0.267    41.036    
    SLICE_X47Y82         FDRE (Setup_fdre_C_D)       -0.014    41.022    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I
  -------------------------------------------------------------------
                         required time                         41.022    
                         arrival time                         -31.294    
  -------------------------------------------------------------------
                         slack                                  9.729    

Slack (MET) :             9.741ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.433ns  (logic 0.204ns (47.146%)  route 0.229ns (52.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 41.304 - 40.000 ) 
    Source Clock Delay      (SCD):    0.812ns = ( 30.812 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.810    30.812    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X46Y75         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.204    31.016 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/Q
                         net (fo=1, routed)           0.229    31.245    ZynqDesign_i/ethernetlite_0/U0/phy_rx_er
    SLICE_X46Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.726    40.726    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.752 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552    41.304    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X46Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/C
                         clock pessimism              0.000    41.304    
                         clock uncertainty           -0.267    41.036    
    SLICE_X46Y82         FDRE (Setup_fdre_C_D)       -0.051    40.985    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF
  -------------------------------------------------------------------
                         required time                         40.985    
                         arrival time                         -31.245    
  -------------------------------------------------------------------
                         slack                                  9.741    

Slack (MET) :             9.746ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.464ns  (logic 0.175ns (37.681%)  route 0.289ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 41.304 - 40.000 ) 
    Source Clock Delay      (SCD):    0.815ns = ( 30.815 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.813    30.815    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X44Y77         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.175    30.990 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/Q
                         net (fo=1, routed)           0.289    31.279    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[3]
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.726    40.726    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.752 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552    41.304    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/C
                         clock pessimism              0.000    41.304    
                         clock uncertainty           -0.267    41.036    
    SLICE_X47Y82         FDRE (Setup_fdre_C_D)       -0.011    41.025    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I
  -------------------------------------------------------------------
                         required time                         41.025    
                         arrival time                         -31.279    
  -------------------------------------------------------------------
                         slack                                  9.746    

Slack (MET) :             9.746ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.456ns  (logic 0.175ns (38.386%)  route 0.281ns (61.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 41.304 - 40.000 ) 
    Source Clock Delay      (SCD):    0.815ns = ( 30.815 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.813    30.815    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X44Y77         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.175    30.990 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/Q
                         net (fo=1, routed)           0.281    31.271    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[1]
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.726    40.726    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.752 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552    41.304    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/C
                         clock pessimism              0.000    41.304    
                         clock uncertainty           -0.267    41.036    
    SLICE_X47Y82         FDRE (Setup_fdre_C_D)       -0.019    41.017    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I
  -------------------------------------------------------------------
                         required time                         41.017    
                         arrival time                         -31.271    
  -------------------------------------------------------------------
                         slack                                  9.746    

Slack (MET) :             9.754ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.452ns  (logic 0.175ns (38.675%)  route 0.277ns (61.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 41.304 - 40.000 ) 
    Source Clock Delay      (SCD):    0.816ns = ( 30.816 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.814    30.816    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X43Y78         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.175    30.991 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/Q
                         net (fo=1, routed)           0.277    31.268    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[0]
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.726    40.726    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.752 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552    41.304    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/C
                         clock pessimism              0.000    41.304    
                         clock uncertainty           -0.267    41.036    
    SLICE_X47Y82         FDRE (Setup_fdre_C_D)       -0.014    41.022    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I
  -------------------------------------------------------------------
                         required time                         41.022    
                         arrival time                         -31.268    
  -------------------------------------------------------------------
                         slack                                  9.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.298ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.861ns  (logic 0.418ns (48.565%)  route 0.443ns (51.435%))
  Logic Levels:           0  
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    1.467ns = ( 11.467 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.464    11.467    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X46Y75         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.418    11.885 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/Q
                         net (fo=1, routed)           0.443    12.327    ZynqDesign_i/ethernetlite_0/U0/phy_rx_er
    SLICE_X46Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.784     1.784    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.885 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     3.530    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X46Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/C
                         clock pessimism              0.000     3.530    
                         clock uncertainty            0.267     3.797    
    SLICE_X46Y82         FDRE (Hold_fdre_C_D)         0.232     4.029    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF
  -------------------------------------------------------------------
                         required time                         -4.029    
                         arrival time                          12.327    
  -------------------------------------------------------------------
                         slack                                  8.298    

Slack (MET) :             8.372ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.942ns  (logic 0.367ns (38.946%)  route 0.575ns (61.054%))
  Logic Levels:           0  
  Clock Path Skew:        2.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    1.470ns = ( 11.470 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.467    11.470    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X44Y77         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.367    11.837 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/Q
                         net (fo=1, routed)           0.575    12.412    ZynqDesign_i/ethernetlite_0/U0/phy_dv
    SLICE_X46Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.784     1.784    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.885 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     3.530    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X46Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/C
                         clock pessimism              0.000     3.530    
                         clock uncertainty            0.267     3.797    
    SLICE_X46Y82         FDRE (Hold_fdre_C_D)         0.243     4.040    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF
  -------------------------------------------------------------------
                         required time                         -4.040    
                         arrival time                          12.412    
  -------------------------------------------------------------------
                         slack                                  8.372    

Slack (MET) :             8.373ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.889ns  (logic 0.367ns (41.260%)  route 0.522ns (58.740%))
  Logic Levels:           0  
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    1.473ns = ( 11.473 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.470    11.473    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X43Y78         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.367    11.840 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/Q
                         net (fo=1, routed)           0.522    12.362    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[0]
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.784     1.784    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.885 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     3.530    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/C
                         clock pessimism              0.000     3.530    
                         clock uncertainty            0.267     3.797    
    SLICE_X47Y82         FDRE (Hold_fdre_C_D)         0.192     3.989    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -3.989    
                         arrival time                          12.362    
  -------------------------------------------------------------------
                         slack                                  8.373    

Slack (MET) :             8.408ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.934ns  (logic 0.367ns (39.275%)  route 0.567ns (60.725%))
  Logic Levels:           0  
  Clock Path Skew:        2.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    1.470ns = ( 11.470 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.467    11.470    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X44Y77         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.367    11.837 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/Q
                         net (fo=1, routed)           0.567    12.404    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[3]
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.784     1.784    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.885 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     3.530    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/C
                         clock pessimism              0.000     3.530    
                         clock uncertainty            0.267     3.797    
    SLICE_X47Y82         FDRE (Hold_fdre_C_D)         0.199     3.996    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -3.996    
                         arrival time                          12.404    
  -------------------------------------------------------------------
                         slack                                  8.408    

Slack (MET) :             8.416ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.937ns  (logic 0.367ns (39.180%)  route 0.570ns (60.820%))
  Logic Levels:           0  
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    1.473ns = ( 11.473 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.470    11.473    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X43Y78         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.367    11.840 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/Q
                         net (fo=1, routed)           0.570    12.409    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[2]
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.784     1.784    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.885 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     3.530    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/C
                         clock pessimism              0.000     3.530    
                         clock uncertainty            0.267     3.797    
    SLICE_X47Y82         FDRE (Hold_fdre_C_D)         0.196     3.993    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -3.993    
                         arrival time                          12.409    
  -------------------------------------------------------------------
                         slack                                  8.416    

Slack (MET) :             8.426ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.934ns  (logic 0.367ns (39.298%)  route 0.567ns (60.702%))
  Logic Levels:           0  
  Clock Path Skew:        2.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    1.470ns = ( 11.470 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.467    11.470    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X44Y77         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.367    11.837 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/Q
                         net (fo=1, routed)           0.567    12.404    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[1]
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.784     1.784    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.885 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     3.530    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/C
                         clock pessimism              0.000     3.530    
                         clock uncertainty            0.267     3.797    
    SLICE_X47Y82         FDRE (Hold_fdre_C_D)         0.180     3.977    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -3.977    
                         arrival time                          12.404    
  -------------------------------------------------------------------
                         slack                                  8.426    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.229ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.229ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.724ns  (logic 0.456ns (26.455%)  route 1.268ns (73.545%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X45Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.268     1.724    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X46Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y84         FDCE (Setup_fdce_C_D)       -0.047     9.953    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.724    
  -------------------------------------------------------------------
                         slack                                  8.229    

Slack (MET) :             8.273ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.680ns  (logic 0.456ns (27.147%)  route 1.224ns (72.853%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X45Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.224     1.680    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X46Y86         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y86         FDCE (Setup_fdce_C_D)       -0.047     9.953    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.680    
  -------------------------------------------------------------------
                         slack                                  8.273    

Slack (MET) :             8.688ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.042ns  (logic 0.419ns (40.221%)  route 0.623ns (59.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X45Y85         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.623     1.042    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X47Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y85         FDCE (Setup_fdce_C_D)       -0.270     9.730    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                  8.688    

Slack (MET) :             8.741ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.043ns  (logic 0.419ns (40.174%)  route 0.624ns (59.826%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X45Y85         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.624     1.043    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X46Y86         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y86         FDCE (Setup_fdce_C_D)       -0.216     9.784    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.784    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                  8.741    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ZynqDesign_clk_wiz_0_0
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.727ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.475ns  (logic 0.175ns (36.816%)  route 0.300ns (63.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 41.327 - 40.000 ) 
    Source Clock Delay      (SCD):    0.815ns = ( 30.815 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.813    30.815    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X44Y77         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.175    30.990 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/Q
                         net (fo=1, routed)           0.300    31.290    ZynqDesign_i/ethernetlite_0/U0/phy_dv
    SLICE_X46Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X44Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.750    40.750    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.776 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552    41.327    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X46Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/C
                         clock pessimism              0.000    41.327    
                         clock uncertainty           -0.267    41.060    
    SLICE_X46Y82         FDRE (Setup_fdre_C_D)       -0.043    41.017    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF
  -------------------------------------------------------------------
                         required time                         41.017    
                         arrival time                         -31.290    
  -------------------------------------------------------------------
                         slack                                  9.727    

Slack (MET) :             9.752ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.478ns  (logic 0.175ns (36.634%)  route 0.303ns (63.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 41.327 - 40.000 ) 
    Source Clock Delay      (SCD):    0.816ns = ( 30.816 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.814    30.816    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X43Y78         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.175    30.991 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/Q
                         net (fo=1, routed)           0.303    31.294    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[2]
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X44Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.750    40.750    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.776 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552    41.327    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/C
                         clock pessimism              0.000    41.327    
                         clock uncertainty           -0.267    41.060    
    SLICE_X47Y82         FDRE (Setup_fdre_C_D)       -0.014    41.046    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I
  -------------------------------------------------------------------
                         required time                         41.046    
                         arrival time                         -31.294    
  -------------------------------------------------------------------
                         slack                                  9.752    

Slack (MET) :             9.764ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.433ns  (logic 0.204ns (47.146%)  route 0.229ns (52.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 41.327 - 40.000 ) 
    Source Clock Delay      (SCD):    0.812ns = ( 30.812 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.810    30.812    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X46Y75         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.204    31.016 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/Q
                         net (fo=1, routed)           0.229    31.245    ZynqDesign_i/ethernetlite_0/U0/phy_rx_er
    SLICE_X46Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X44Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.750    40.750    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.776 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552    41.327    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X46Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/C
                         clock pessimism              0.000    41.327    
                         clock uncertainty           -0.267    41.060    
    SLICE_X46Y82         FDRE (Setup_fdre_C_D)       -0.051    41.009    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF
  -------------------------------------------------------------------
                         required time                         41.009    
                         arrival time                         -31.245    
  -------------------------------------------------------------------
                         slack                                  9.764    

Slack (MET) :             9.769ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.464ns  (logic 0.175ns (37.681%)  route 0.289ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 41.327 - 40.000 ) 
    Source Clock Delay      (SCD):    0.815ns = ( 30.815 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.813    30.815    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X44Y77         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.175    30.990 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/Q
                         net (fo=1, routed)           0.289    31.279    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[3]
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X44Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.750    40.750    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.776 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552    41.327    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/C
                         clock pessimism              0.000    41.327    
                         clock uncertainty           -0.267    41.060    
    SLICE_X47Y82         FDRE (Setup_fdre_C_D)       -0.011    41.049    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I
  -------------------------------------------------------------------
                         required time                         41.049    
                         arrival time                         -31.279    
  -------------------------------------------------------------------
                         slack                                  9.769    

Slack (MET) :             9.770ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.456ns  (logic 0.175ns (38.386%)  route 0.281ns (61.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 41.327 - 40.000 ) 
    Source Clock Delay      (SCD):    0.815ns = ( 30.815 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.813    30.815    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X44Y77         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.175    30.990 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/Q
                         net (fo=1, routed)           0.281    31.271    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[1]
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X44Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.750    40.750    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.776 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552    41.327    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/C
                         clock pessimism              0.000    41.327    
                         clock uncertainty           -0.267    41.060    
    SLICE_X47Y82         FDRE (Setup_fdre_C_D)       -0.019    41.041    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I
  -------------------------------------------------------------------
                         required time                         41.041    
                         arrival time                         -31.271    
  -------------------------------------------------------------------
                         slack                                  9.770    

Slack (MET) :             9.777ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.452ns  (logic 0.175ns (38.675%)  route 0.277ns (61.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 41.327 - 40.000 ) 
    Source Clock Delay      (SCD):    0.816ns = ( 30.816 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.814    30.816    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X43Y78         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.175    30.991 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/Q
                         net (fo=1, routed)           0.277    31.268    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[0]
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X44Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.750    40.750    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.776 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552    41.327    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/C
                         clock pessimism              0.000    41.327    
                         clock uncertainty           -0.267    41.060    
    SLICE_X47Y82         FDRE (Setup_fdre_C_D)       -0.014    41.046    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I
  -------------------------------------------------------------------
                         required time                         41.046    
                         arrival time                         -31.268    
  -------------------------------------------------------------------
                         slack                                  9.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.239ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.861ns  (logic 0.418ns (48.565%)  route 0.443ns (51.435%))
  Logic Levels:           0  
  Clock Path Skew:        2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    1.467ns = ( 11.467 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.464    11.467    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X46Y75         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.418    11.885 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/Q
                         net (fo=1, routed)           0.443    12.327    ZynqDesign_i/ethernetlite_0/U0/phy_rx_er
    SLICE_X46Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.844     1.844    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     1.945 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     3.590    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X46Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/C
                         clock pessimism              0.000     3.590    
                         clock uncertainty            0.267     3.857    
    SLICE_X46Y82         FDRE (Hold_fdre_C_D)         0.232     4.089    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF
  -------------------------------------------------------------------
                         required time                         -4.089    
                         arrival time                          12.327    
  -------------------------------------------------------------------
                         slack                                  8.239    

Slack (MET) :             8.312ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.942ns  (logic 0.367ns (38.946%)  route 0.575ns (61.054%))
  Logic Levels:           0  
  Clock Path Skew:        2.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    1.470ns = ( 11.470 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.467    11.470    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X44Y77         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.367    11.837 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/Q
                         net (fo=1, routed)           0.575    12.412    ZynqDesign_i/ethernetlite_0/U0/phy_dv
    SLICE_X46Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.844     1.844    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     1.945 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     3.590    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X46Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/C
                         clock pessimism              0.000     3.590    
                         clock uncertainty            0.267     3.857    
    SLICE_X46Y82         FDRE (Hold_fdre_C_D)         0.243     4.100    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF
  -------------------------------------------------------------------
                         required time                         -4.100    
                         arrival time                          12.412    
  -------------------------------------------------------------------
                         slack                                  8.312    

Slack (MET) :             8.313ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.889ns  (logic 0.367ns (41.260%)  route 0.522ns (58.740%))
  Logic Levels:           0  
  Clock Path Skew:        2.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    1.473ns = ( 11.473 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.470    11.473    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X43Y78         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.367    11.840 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/Q
                         net (fo=1, routed)           0.522    12.362    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[0]
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.844     1.844    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     1.945 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     3.590    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/C
                         clock pessimism              0.000     3.590    
                         clock uncertainty            0.267     3.857    
    SLICE_X47Y82         FDRE (Hold_fdre_C_D)         0.192     4.049    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -4.049    
                         arrival time                          12.362    
  -------------------------------------------------------------------
                         slack                                  8.313    

Slack (MET) :             8.348ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.934ns  (logic 0.367ns (39.275%)  route 0.567ns (60.725%))
  Logic Levels:           0  
  Clock Path Skew:        2.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    1.470ns = ( 11.470 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.467    11.470    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X44Y77         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.367    11.837 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/Q
                         net (fo=1, routed)           0.567    12.404    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[3]
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.844     1.844    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     1.945 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     3.590    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/C
                         clock pessimism              0.000     3.590    
                         clock uncertainty            0.267     3.857    
    SLICE_X47Y82         FDRE (Hold_fdre_C_D)         0.199     4.056    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -4.056    
                         arrival time                          12.404    
  -------------------------------------------------------------------
                         slack                                  8.348    

Slack (MET) :             8.357ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.937ns  (logic 0.367ns (39.180%)  route 0.570ns (60.820%))
  Logic Levels:           0  
  Clock Path Skew:        2.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    1.473ns = ( 11.473 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.470    11.473    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X43Y78         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.367    11.840 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/Q
                         net (fo=1, routed)           0.570    12.409    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[2]
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.844     1.844    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     1.945 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     3.590    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/C
                         clock pessimism              0.000     3.590    
                         clock uncertainty            0.267     3.857    
    SLICE_X47Y82         FDRE (Hold_fdre_C_D)         0.196     4.053    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -4.053    
                         arrival time                          12.409    
  -------------------------------------------------------------------
                         slack                                  8.357    

Slack (MET) :             8.367ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.934ns  (logic 0.367ns (39.298%)  route 0.567ns (60.702%))
  Logic Levels:           0  
  Clock Path Skew:        2.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    1.470ns = ( 11.470 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.467    11.470    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X44Y77         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.367    11.837 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/Q
                         net (fo=1, routed)           0.567    12.404    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[1]
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.844     1.844    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     1.945 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     3.590    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X47Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/C
                         clock pessimism              0.000     3.590    
                         clock uncertainty            0.267     3.857    
    SLICE_X47Y82         FDRE (Hold_fdre_C_D)         0.180     4.037    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -4.037    
                         arrival time                          12.404    
  -------------------------------------------------------------------
                         slack                                  8.367    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.932ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.932ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.801ns  (logic 0.419ns (23.265%)  route 1.382ns (76.735%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X52Y89         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.382     1.801    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X52Y90         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y90         FDCE (Setup_fdce_C_D)       -0.267     9.733    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.801    
  -------------------------------------------------------------------
                         slack                                  7.932    

Slack (MET) :             8.229ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.724ns  (logic 0.456ns (26.455%)  route 1.268ns (73.545%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X45Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.268     1.724    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X46Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y84         FDCE (Setup_fdce_C_D)       -0.047     9.953    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.724    
  -------------------------------------------------------------------
                         slack                                  8.229    

Slack (MET) :             8.273ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.680ns  (logic 0.456ns (27.147%)  route 1.224ns (72.853%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X45Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.224     1.680    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X46Y86         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y86         FDCE (Setup_fdce_C_D)       -0.047     9.953    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.680    
  -------------------------------------------------------------------
                         slack                                  8.273    

Slack (MET) :             8.688ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.042ns  (logic 0.419ns (40.221%)  route 0.623ns (59.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X45Y85         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.623     1.042    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X47Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y85         FDCE (Setup_fdce_C_D)       -0.270     9.730    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                  8.688    

Slack (MET) :             8.696ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.211ns  (logic 0.456ns (37.643%)  route 0.755ns (62.357%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X53Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.755     1.211    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X52Y90         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y90         FDCE (Setup_fdce_C_D)       -0.093     9.907    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.211    
  -------------------------------------------------------------------
                         slack                                  8.696    

Slack (MET) :             8.715ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.192ns  (logic 0.456ns (38.246%)  route 0.736ns (61.754%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X52Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.736     1.192    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X52Y90         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y90         FDCE (Setup_fdce_C_D)       -0.093     9.907    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.192    
  -------------------------------------------------------------------
                         slack                                  8.715    

Slack (MET) :             8.735ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.170ns  (logic 0.456ns (38.967%)  route 0.714ns (61.033%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X52Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.714     1.170    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X51Y89         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y89         FDCE (Setup_fdce_C_D)       -0.095     9.905    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.170    
  -------------------------------------------------------------------
                         slack                                  8.735    

Slack (MET) :             8.741ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.043ns  (logic 0.419ns (40.174%)  route 0.624ns (59.826%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X45Y85         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.624     1.043    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X46Y86         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y86         FDCE (Setup_fdce_C_D)       -0.216     9.784    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.784    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                  8.741    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ZynqDesign_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.942ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.748ns  (logic 0.518ns (13.822%)  route 3.230ns (86.178%))
  Logic Levels:           0  
  Clock Path Skew:        1.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 22.753 - 20.000 ) 
    Source Clock Delay      (SCD):    1.750ns = ( 11.750 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.747    11.750    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X20Y36         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.518    12.268 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[2]/Q
                         net (fo=2, routed)           3.230    15.498    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg_n_0_[2]
    SLICE_X20Y34         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.573    22.753    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X20Y34         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[2]/C
                         clock pessimism              0.000    22.753    
                         clock uncertainty           -0.267    22.485    
    SLICE_X20Y34         FDRE (Setup_fdre_C_D)       -0.045    22.440    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[2]
  -------------------------------------------------------------------
                         required time                         22.440    
                         arrival time                         -15.498    
  -------------------------------------------------------------------
                         slack                                  6.942    

Slack (MET) :             7.246ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.407ns  (logic 0.518ns (15.203%)  route 2.889ns (84.797%))
  Logic Levels:           0  
  Clock Path Skew:        1.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 22.756 - 20.000 ) 
    Source Clock Delay      (SCD):    1.754ns = ( 11.754 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.751    11.754    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X20Y41         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.518    12.272 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[21]/Q
                         net (fo=2, routed)           2.889    15.161    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg_n_0_[21]
    SLICE_X23Y40         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.576    22.756    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X23Y40         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[21]/C
                         clock pessimism              0.000    22.756    
                         clock uncertainty           -0.267    22.488    
    SLICE_X23Y40         FDRE (Setup_fdre_C_D)       -0.081    22.407    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[21]
  -------------------------------------------------------------------
                         required time                         22.407    
                         arrival time                         -15.161    
  -------------------------------------------------------------------
                         slack                                  7.246    

Slack (MET) :             7.299ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.375ns  (logic 0.456ns (13.512%)  route 2.919ns (86.488%))
  Logic Levels:           0  
  Clock Path Skew:        1.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 22.753 - 20.000 ) 
    Source Clock Delay      (SCD):    1.751ns = ( 11.751 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.748    11.751    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X19Y35         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.456    12.207 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg[0]/Q
                         net (fo=3, routed)           2.919    15.126    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg_n_0_[0]
    SLICE_X21Y35         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.574    22.753    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X21Y35         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[0]/C
                         clock pessimism              0.000    22.753    
                         clock uncertainty           -0.267    22.486    
    SLICE_X21Y35         FDRE (Setup_fdre_C_D)       -0.061    22.425    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[0]
  -------------------------------------------------------------------
                         required time                         22.425    
                         arrival time                         -15.126    
  -------------------------------------------------------------------
                         slack                                  7.299    

Slack (MET) :             7.334ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_frames_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_frames_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.346ns  (logic 0.518ns (15.483%)  route 2.828ns (84.517%))
  Logic Levels:           0  
  Clock Path Skew:        1.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    1.755ns = ( 11.755 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.752    11.755    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X18Y42         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_frames_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.518    12.273 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_frames_reg[28]/Q
                         net (fo=2, routed)           2.828    15.101    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_frames_reg[28]
    SLICE_X19Y43         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_frames_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.580    22.760    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/clk
    SLICE_X19Y43         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_frames_reg[28]/C
                         clock pessimism              0.000    22.760    
                         clock uncertainty           -0.267    22.492    
    SLICE_X19Y43         FDRE (Setup_fdre_C_D)       -0.058    22.434    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_frames_reg[28]
  -------------------------------------------------------------------
                         required time                         22.434    
                         arrival time                         -15.101    
  -------------------------------------------------------------------
                         slack                                  7.334    

Slack (MET) :             7.360ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_frames_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_frames_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.319ns  (logic 0.518ns (15.605%)  route 2.801ns (84.395%))
  Logic Levels:           0  
  Clock Path Skew:        1.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    1.755ns = ( 11.755 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.752    11.755    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X18Y42         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_frames_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.518    12.273 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_frames_reg[29]/Q
                         net (fo=2, routed)           2.801    15.074    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_frames_reg[29]
    SLICE_X19Y44         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_frames_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.580    22.760    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/clk
    SLICE_X19Y44         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_frames_reg[29]/C
                         clock pessimism              0.000    22.760    
                         clock uncertainty           -0.267    22.492    
    SLICE_X19Y44         FDRE (Setup_fdre_C_D)       -0.058    22.434    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_frames_reg[29]
  -------------------------------------------------------------------
                         required time                         22.434    
                         arrival time                         -15.074    
  -------------------------------------------------------------------
                         slack                                  7.360    

Slack (MET) :             7.362ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_frames_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_frames_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.314ns  (logic 0.518ns (15.632%)  route 2.796ns (84.368%))
  Logic Levels:           0  
  Clock Path Skew:        1.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 22.756 - 20.000 ) 
    Source Clock Delay      (SCD):    1.754ns = ( 11.754 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.751    11.754    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X18Y39         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_frames_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.518    12.272 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_frames_reg[19]/Q
                         net (fo=2, routed)           2.796    15.068    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_frames_reg[19]
    SLICE_X23Y39         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_frames_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.576    22.756    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/clk
    SLICE_X23Y39         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_frames_reg[19]/C
                         clock pessimism              0.000    22.756    
                         clock uncertainty           -0.267    22.488    
    SLICE_X23Y39         FDRE (Setup_fdre_C_D)       -0.058    22.430    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_frames_reg[19]
  -------------------------------------------------------------------
                         required time                         22.430    
                         arrival time                         -15.068    
  -------------------------------------------------------------------
                         slack                                  7.362    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_frames_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_frames_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.311ns  (logic 0.518ns (15.647%)  route 2.793ns (84.353%))
  Logic Levels:           0  
  Clock Path Skew:        1.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 22.754 - 20.000 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 11.753 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.750    11.753    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X18Y38         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_frames_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDRE (Prop_fdre_C_Q)         0.518    12.271 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_frames_reg[15]/Q
                         net (fo=2, routed)           2.793    15.064    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_frames_reg[15]
    SLICE_X21Y37         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_frames_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.575    22.754    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/clk
    SLICE_X21Y37         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_frames_reg[15]/C
                         clock pessimism              0.000    22.754    
                         clock uncertainty           -0.267    22.487    
    SLICE_X21Y37         FDRE (Setup_fdre_C_D)       -0.058    22.429    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_frames_reg[15]
  -------------------------------------------------------------------
                         required time                         22.429    
                         arrival time                         -15.064    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.371ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_frames_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.301ns  (logic 0.518ns (15.692%)  route 2.783ns (84.308%))
  Logic Levels:           0  
  Clock Path Skew:        1.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    1.751ns = ( 11.751 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.748    11.751    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X22Y40         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.518    12.269 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg[22]/Q
                         net (fo=2, routed)           2.783    15.052    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg_n_0_[22]
    SLICE_X17Y40         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_frames_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.578    22.757    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X17Y40         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_frames_reg[22]/C
                         clock pessimism              0.000    22.757    
                         clock uncertainty           -0.267    22.490    
    SLICE_X17Y40         FDRE (Setup_fdre_C_D)       -0.067    22.423    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_frames_reg[22]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                         -15.052    
  -------------------------------------------------------------------
                         slack                                  7.371    

Slack (MET) :             7.372ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_bytes_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_bytes_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.281ns  (logic 0.456ns (13.899%)  route 2.825ns (86.101%))
  Logic Levels:           0  
  Clock Path Skew:        1.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 22.754 - 20.000 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 11.753 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.750    11.753    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X11Y37         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_bytes_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456    12.209 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_bytes_reg[11]/Q
                         net (fo=2, routed)           2.825    15.034    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_bytes_reg[11]
    SLICE_X13Y36         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_bytes_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.575    22.754    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/clk
    SLICE_X13Y36         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_bytes_reg[11]/C
                         clock pessimism              0.000    22.754    
                         clock uncertainty           -0.267    22.487    
    SLICE_X13Y36         FDRE (Setup_fdre_C_D)       -0.081    22.406    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_bytes_reg[11]
  -------------------------------------------------------------------
                         required time                         22.406    
                         arrival time                         -15.034    
  -------------------------------------------------------------------
                         slack                                  7.372    

Slack (MET) :             7.374ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.301ns  (logic 0.456ns (13.815%)  route 2.845ns (86.185%))
  Logic Levels:           0  
  Clock Path Skew:        1.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 22.756 - 20.000 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 11.752 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.749    11.752    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X19Y37         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.456    12.208 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg[11]/Q
                         net (fo=2, routed)           2.845    15.053    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg_n_0_[11]
    SLICE_X17Y37         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.576    22.756    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X17Y37         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[11]/C
                         clock pessimism              0.000    22.756    
                         clock uncertainty           -0.267    22.488    
    SLICE_X17Y37         FDRE (Setup_fdre_C_D)       -0.061    22.427    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[11]
  -------------------------------------------------------------------
                         required time                         22.427    
                         arrival time                         -15.053    
  -------------------------------------------------------------------
                         slack                                  7.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_strobe_tmp1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_strobe_latch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.178ns  (logic 0.209ns (17.743%)  route 0.969ns (82.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 11.220 - 10.000 ) 
    Source Clock Delay      (SCD):    0.585ns = ( 10.585 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.583    10.585    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X16Y28         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_strobe_tmp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDRE (Prop_fdre_C_Q)         0.164    10.749 f  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_strobe_tmp1_reg/Q
                         net (fo=3, routed)           0.969    11.718    ZynqDesign_i/eth100_loopback_rxtx_0/U0/lb/rf1_strobe_tmp1
    SLICE_X16Y29         LUT6 (Prop_lut6_I4_O)        0.045    11.763 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/lb/rf_strobe_latch_i_1/O
                         net (fo=1, routed)           0.000    11.763    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/FSM_sequential_r_reg[state][1]
    SLICE_X16Y29         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_strobe_latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.854    11.220    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X16Y29         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_strobe_latch_reg/C
                         clock pessimism              0.000    11.220    
                         clock uncertainty            0.267    11.487    
    SLICE_X16Y29         FDRE (Hold_fdre_C_D)         0.120    11.607    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_strobe_latch_reg
  -------------------------------------------------------------------
                         required time                        -11.607    
                         arrival time                          11.763    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.151ns  (logic 0.164ns (14.248%)  route 0.987ns (85.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 11.231 - 10.000 ) 
    Source Clock Delay      (SCD):    0.595ns = ( 10.595 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.593    10.595    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X20Y43         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.164    10.759 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[28]/Q
                         net (fo=2, routed)           0.987    11.746    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg_n_0_[28]
    SLICE_X19Y43         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.865    11.231    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X19Y43         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[28]/C
                         clock pessimism              0.000    11.231    
                         clock uncertainty            0.267    11.498    
    SLICE_X19Y43         FDRE (Hold_fdre_C_D)         0.066    11.564    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[28]
  -------------------------------------------------------------------
                         required time                        -11.564    
                         arrival time                          11.746    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_crs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.098ns  (logic 0.148ns (13.478%)  route 0.950ns (86.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns = ( 11.180 - 10.000 ) 
    Source Clock Delay      (SCD):    0.550ns = ( 10.550 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.548    10.550    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X42Y78         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_crs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDRE (Prop_fdre_C_Q)         0.148    10.698 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_crs_reg/Q
                         net (fo=1, routed)           0.950    11.648    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/phy_crs
    SLICE_X43Y80         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.814    11.180    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/s_axi_aclk
    SLICE_X43Y80         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1/C
                         clock pessimism              0.000    11.180    
                         clock uncertainty            0.267    11.447    
    SLICE_X43Y80         FDRE (Hold_fdre_C_D)         0.017    11.464    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1
  -------------------------------------------------------------------
                         required time                        -11.464    
                         arrival time                          11.648    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.156ns  (logic 0.141ns (12.193%)  route 1.015ns (87.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 11.225 - 10.000 ) 
    Source Clock Delay      (SCD):    0.591ns = ( 10.591 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.589    10.591    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X19Y36         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.141    10.732 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg[6]/Q
                         net (fo=2, routed)           1.015    11.747    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg_n_0_[6]
    SLICE_X19Y34         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.859    11.225    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X19Y34         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[6]/C
                         clock pessimism              0.000    11.225    
                         clock uncertainty            0.267    11.492    
    SLICE_X19Y34         FDRE (Hold_fdre_C_D)         0.070    11.562    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[6]
  -------------------------------------------------------------------
                         required time                        -11.562    
                         arrival time                          11.747    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.149ns  (logic 0.141ns (12.267%)  route 1.008ns (87.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 11.225 - 10.000 ) 
    Source Clock Delay      (SCD):    0.591ns = ( 10.591 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.589    10.591    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X19Y35         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.141    10.732 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg[3]/Q
                         net (fo=2, routed)           1.008    11.740    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg_n_0_[3]
    SLICE_X20Y35         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.859    11.225    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X20Y35         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[3]/C
                         clock pessimism              0.000    11.225    
                         clock uncertainty            0.267    11.492    
    SLICE_X20Y35         FDRE (Hold_fdre_C_D)         0.063    11.555    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[3]
  -------------------------------------------------------------------
                         required time                        -11.555    
                         arrival time                          11.740    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[pf_enq]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/pf2_enq_tmp1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.143ns  (logic 0.141ns (12.338%)  route 1.002ns (87.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 11.212 - 10.000 ) 
    Source Clock Delay      (SCD):    0.584ns = ( 10.584 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.582    10.584    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/ref_clk
    SLICE_X25Y31         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[pf_enq]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_fdre_C_Q)         0.141    10.725 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[pf_enq]/Q
                         net (fo=1, routed)           1.002    11.726    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/pf_enq
    SLICE_X26Y27         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/pf2_enq_tmp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.846    11.212    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X26Y27         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/pf2_enq_tmp1_reg/C
                         clock pessimism              0.000    11.212    
                         clock uncertainty            0.267    11.479    
    SLICE_X26Y27         FDRE (Hold_fdre_C_D)         0.059    11.538    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/pf2_enq_tmp1_reg
  -------------------------------------------------------------------
                         required time                        -11.538    
                         arrival time                          11.726    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_frames_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.162ns  (logic 0.164ns (14.116%)  route 0.998ns (85.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns = ( 11.229 - 10.000 ) 
    Source Clock Delay      (SCD):    0.594ns = ( 10.594 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.592    10.594    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X22Y41         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.164    10.758 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg[26]/Q
                         net (fo=2, routed)           0.998    11.755    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg_n_0_[26]
    SLICE_X21Y42         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_frames_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.863    11.229    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X21Y42         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_frames_reg[26]/C
                         clock pessimism              0.000    11.229    
                         clock uncertainty            0.267    11.496    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.070    11.566    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_frames_reg[26]
  -------------------------------------------------------------------
                         required time                        -11.566    
                         arrival time                          11.755    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.161ns  (logic 0.141ns (12.146%)  route 1.020ns (87.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 11.227 - 10.000 ) 
    Source Clock Delay      (SCD):    0.593ns = ( 10.593 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.591    10.593    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X19Y39         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.141    10.734 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg[19]/Q
                         net (fo=2, routed)           1.020    11.753    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg_n_0_[19]
    SLICE_X23Y39         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.861    11.227    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X23Y39         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[19]/C
                         clock pessimism              0.000    11.227    
                         clock uncertainty            0.267    11.494    
    SLICE_X23Y39         FDRE (Hold_fdre_C_D)         0.070    11.564    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[19]
  -------------------------------------------------------------------
                         required time                        -11.564    
                         arrival time                          11.753    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.160ns  (logic 0.141ns (12.156%)  route 1.019ns (87.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 11.230 - 10.000 ) 
    Source Clock Delay      (SCD):    0.594ns = ( 10.594 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.592    10.594    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X19Y41         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141    10.735 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg[27]/Q
                         net (fo=2, routed)           1.019    11.753    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg_n_0_[27]
    SLICE_X17Y42         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.864    11.230    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X17Y42         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[27]/C
                         clock pessimism              0.000    11.230    
                         clock uncertainty            0.267    11.497    
    SLICE_X17Y42         FDRE (Hold_fdre_C_D)         0.066    11.563    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[27]
  -------------------------------------------------------------------
                         required time                        -11.563    
                         arrival time                          11.753    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_bytes_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_bytes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.150ns  (logic 0.141ns (12.261%)  route 1.009ns (87.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 11.225 - 10.000 ) 
    Source Clock Delay      (SCD):    0.592ns = ( 10.592 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.590    10.592    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X11Y35         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_bytes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.141    10.733 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_bytes_reg[1]/Q
                         net (fo=2, routed)           1.009    11.742    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_bytes_reg[1]
    SLICE_X14Y34         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_bytes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.859    11.225    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/clk
    SLICE_X14Y34         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_bytes_reg[1]/C
                         clock pessimism              0.000    11.225    
                         clock uncertainty            0.267    11.492    
    SLICE_X14Y34         FDRE (Hold_fdre_C_D)         0.059    11.551    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_bytes_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.551    
                         arrival time                          11.742    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
From Clock:  ZynqDesign_i/ethernetlite_0/phy_rx_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       38.445ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.445ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.450ns  (logic 0.518ns (35.723%)  route 0.932ns (64.277%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X46Y86         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.932     1.450    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X44Y86         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X44Y86         FDCE (Setup_fdce_C_D)       -0.105    39.895    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.895    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 38.445    

Slack (MET) :             38.732ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.173ns  (logic 0.456ns (38.876%)  route 0.717ns (61.124%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.717     1.173    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X45Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X45Y85         FDCE (Setup_fdce_C_D)       -0.095    39.905    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                 38.732    

Slack (MET) :             38.793ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.942ns  (logic 0.478ns (50.748%)  route 0.464ns (49.252%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X46Y86         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.464     0.942    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X44Y86         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X44Y86         FDCE (Setup_fdce_C_D)       -0.265    39.735    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.735    
                         arrival time                          -0.942    
  -------------------------------------------------------------------
                         slack                                 38.793    

Slack (MET) :             38.859ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.873ns  (logic 0.419ns (47.970%)  route 0.454ns (52.030%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.454     0.873    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X45Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X45Y85         FDCE (Setup_fdce_C_D)       -0.268    39.732    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.732    
                         arrival time                          -0.873    
  -------------------------------------------------------------------
                         slack                                 38.859    





---------------------------------------------------------------------------------------------------
From Clock:  ZynqDesign_i/ethernetlite_0/phy_tx_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       38.409ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.409ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.544ns  (logic 0.518ns (33.548%)  route 1.026ns (66.452%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.026     1.544    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X50Y91         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X50Y91         FDCE (Setup_fdce_C_D)       -0.047    39.953    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.953    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                 38.409    

Slack (MET) :             38.445ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.450ns  (logic 0.518ns (35.723%)  route 0.932ns (64.277%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X46Y86         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.932     1.450    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X44Y86         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X44Y86         FDCE (Setup_fdce_C_D)       -0.105    39.895    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.895    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 38.445    

Slack (MET) :             38.732ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.173ns  (logic 0.456ns (38.876%)  route 0.717ns (61.124%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.717     1.173    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X45Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X45Y85         FDCE (Setup_fdce_C_D)       -0.095    39.905    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                 38.732    

Slack (MET) :             38.770ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.011ns  (logic 0.419ns (41.457%)  route 0.592ns (58.543%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X51Y89         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.592     1.011    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X50Y92         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X50Y92         FDCE (Setup_fdce_C_D)       -0.219    39.781    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.781    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                 38.770    

Slack (MET) :             38.793ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.942ns  (logic 0.478ns (50.748%)  route 0.464ns (49.252%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X46Y86         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.464     0.942    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X44Y86         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X44Y86         FDCE (Setup_fdce_C_D)       -0.265    39.735    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.735    
                         arrival time                          -0.942    
  -------------------------------------------------------------------
                         slack                                 38.793    

Slack (MET) :             38.832ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.073ns  (logic 0.456ns (42.480%)  route 0.617ns (57.520%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X51Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.617     1.073    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X52Y89         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X52Y89         FDCE (Setup_fdce_C_D)       -0.095    39.905    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                 38.832    

Slack (MET) :             38.843ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.943ns  (logic 0.478ns (50.689%)  route 0.465ns (49.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.465     0.943    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X50Y92         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X50Y92         FDCE (Setup_fdce_C_D)       -0.214    39.786    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.786    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                 38.843    

Slack (MET) :             38.859ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.873ns  (logic 0.419ns (47.970%)  route 0.454ns (52.030%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.454     0.873    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X45Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X45Y85         FDCE (Setup_fdce_C_D)       -0.268    39.732    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.732    
                         arrival time                          -0.873    
  -------------------------------------------------------------------
                         slack                                 38.859    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ZynqDesign_i/ethernetlite_0/phy_rx_clk
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       38.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.410ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 43.095 - 40.000 ) 
    Source Clock Delay      (SCD):    3.531ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.784     1.784    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.885 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.646     3.531    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X48Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDPE (Prop_fdpe_C_Q)         0.419     3.950 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.580     4.530    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X49Y84         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.530    41.530    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.621 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.474    43.095    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.414    43.509    
                         clock uncertainty           -0.035    43.474    
    SLICE_X49Y84         FDPE (Recov_fdpe_C_PRE)     -0.534    42.940    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         42.940    
                         arrival time                          -4.530    
  -------------------------------------------------------------------
                         slack                                 38.410    

Slack (MET) :             38.410ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 43.095 - 40.000 ) 
    Source Clock Delay      (SCD):    3.531ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.784     1.784    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.885 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.646     3.531    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X48Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDPE (Prop_fdpe_C_Q)         0.419     3.950 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.580     4.530    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X49Y84         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.530    41.530    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.621 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.474    43.095    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.414    43.509    
                         clock uncertainty           -0.035    43.474    
    SLICE_X49Y84         FDPE (Recov_fdpe_C_PRE)     -0.534    42.940    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         42.940    
                         arrival time                          -4.530    
  -------------------------------------------------------------------
                         slack                                 38.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.726     0.726    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.752 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553     1.305    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X48Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDPE (Prop_fdpe_C_Q)         0.128     1.433 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.183     1.615    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X49Y84         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.833     0.833    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.862 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.820     1.682    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.364     1.318    
    SLICE_X49Y84         FDPE (Remov_fdpe_C_PRE)     -0.149     1.169    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.726     0.726    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.752 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553     1.305    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X48Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDPE (Prop_fdpe_C_Q)         0.128     1.433 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.183     1.615    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X49Y84         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.833     0.833    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.862 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.820     1.682    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.364     1.318    
    SLICE_X49Y84         FDPE (Remov_fdpe_C_PRE)     -0.149     1.169    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.447    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ZynqDesign_i/ethernetlite_0/phy_tx_clk
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       38.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.410ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.145ns = ( 43.145 - 40.000 ) 
    Source Clock Delay      (SCD):    3.591ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.844     1.844    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     1.945 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.646     3.591    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X48Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDPE (Prop_fdpe_C_Q)         0.419     4.010 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.580     4.589    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X49Y84         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X44Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.581    41.581    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    41.672 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.474    43.145    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.423    43.569    
                         clock uncertainty           -0.035    43.533    
    SLICE_X49Y84         FDPE (Recov_fdpe_C_PRE)     -0.534    42.999    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         42.999    
                         arrival time                          -4.589    
  -------------------------------------------------------------------
                         slack                                 38.410    

Slack (MET) :             38.410ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.145ns = ( 43.145 - 40.000 ) 
    Source Clock Delay      (SCD):    3.591ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.844     1.844    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     1.945 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.646     3.591    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X48Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDPE (Prop_fdpe_C_Q)         0.419     4.010 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.580     4.589    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X49Y84         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X44Y75         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.581    41.581    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    41.672 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.474    43.145    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.423    43.569    
                         clock uncertainty           -0.035    43.533    
    SLICE_X49Y84         FDPE (Recov_fdpe_C_PRE)     -0.534    42.999    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         42.999    
                         arrival time                          -4.589    
  -------------------------------------------------------------------
                         slack                                 38.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.750     0.750    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.776 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553     1.328    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X48Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDPE (Prop_fdpe_C_Q)         0.128     1.456 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.183     1.639    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X49Y84         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.858     0.858    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.887 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.820     1.707    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.365     1.341    
    SLICE_X49Y84         FDPE (Remov_fdpe_C_PRE)     -0.149     1.192    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.750     0.750    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.776 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553     1.328    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X48Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDPE (Prop_fdpe_C_Q)         0.128     1.456 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.183     1.639    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X49Y84         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y75         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.858     0.858    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.887 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.820     1.707    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y84         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.365     1.341    
    SLICE_X49Y84         FDPE (Remov_fdpe_C_PRE)     -0.149     1.192    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.447    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.195ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.419ns (43.247%)  route 0.550ns (56.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.638     2.932    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X52Y91         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE (Prop_fdpe_C_Q)         0.419     3.351 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.550     3.901    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X47Y90         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.476    12.655    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X47Y90         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.129    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X47Y90         FDPE (Recov_fdpe_C_PRE)     -0.534    12.096    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.096    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  8.195    

Slack (MET) :             8.195ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.419ns (43.247%)  route 0.550ns (56.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.638     2.932    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X52Y91         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE (Prop_fdpe_C_Q)         0.419     3.351 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.550     3.901    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X47Y90         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        1.476    12.655    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X47Y90         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.129    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X47Y90         FDPE (Recov_fdpe_C_PRE)     -0.534    12.096    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.096    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  8.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.886%)  route 0.210ns (62.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.551     0.887    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X52Y91         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE (Prop_fdpe_C_Q)         0.128     1.015 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.210     1.224    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X47Y90         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.823     1.189    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X47Y90         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.035     1.154    
    SLICE_X47Y90         FDPE (Remov_fdpe_C_PRE)     -0.149     1.005    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.886%)  route 0.210ns (62.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.551     0.887    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X52Y91         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE (Prop_fdpe_C_Q)         0.128     1.015 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.210     1.224    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X47Y90         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2340, routed)        0.823     1.189    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X47Y90         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.035     1.154    
    SLICE_X47Y90         FDPE (Remov_fdpe_C_PRE)     -0.149     1.005    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.220    





