<profile>

<section name = "Vivado HLS Report for 'calculateLayer4'" level="0">
<item name = "Date">Sat Jan  1 17:20:26 2022
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">hlsed_neurons</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 9.514, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1562201, 1569601, 1562201, 1569601, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_generic_tanh_double_s_fu_208">generic_tanh_double_s, 1, 75, 1, 75, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">1562200, 1569600, 15622 ~ 15696, -, -, 100, no</column>
<column name=" + Loop 1.1">15600, 15600, 312, -, -, 50, no</column>
<column name="  ++ Loop 1.1.1">310, 310, 62, -, -, 5, no</column>
<column name="   +++ Loop 1.1.1.1">60, 60, 12, -, -, 5, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 237, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">15, 34, 8639, 11092, -</column>
<column name="Memory">128, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 287, -</column>
<column name="Register">-, -, 484, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">51, 15, 8, 21, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_generic_tanh_double_s_fu_208">generic_tanh_double_s, 15, 19, 7971, 10323, 0</column>
<column name="nerons_dmul_64ns_64ns_64_6_max_dsp_1_U38">nerons_dmul_64ns_64ns_64_6_max_dsp_1, 0, 11, 317, 578, 0</column>
<column name="nerons_dptohp_64ns_16_2_1_U42">nerons_dptohp_64ns_16_2_1, 0, 0, 96, 30, 0</column>
<column name="nerons_hadd_16ns_16ns_16_5_full_dsp_1_U39">nerons_hadd_16ns_16ns_16_5_full_dsp_1, 0, 2, 109, 116, 0</column>
<column name="nerons_hmul_16ns_16ns_16_4_max_dsp_1_U40">nerons_hmul_16ns_16ns_16_4_max_dsp_1, 0, 2, 91, 36, 0</column>
<column name="nerons_hptodp_16ns_64_2_1_U41">nerons_hptodp_16ns_64_2_1, 0, 0, 55, 9, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="Layer3_Weights_CPU_U">calculateLayer4_Layer3_Weights_CPU, 128, 0, 0, 0, 125100, 16, 1, 2001600</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln42_fu_247_p2">+, 0, 0, 24, 17, 11</column>
<column name="add_ln44_fu_270_p2">+, 0, 0, 13, 11, 5</column>
<column name="add_ln47_1_fu_292_p2">+, 0, 0, 24, 17, 17</column>
<column name="add_ln47_3_fu_357_p2">+, 0, 0, 24, 17, 17</column>
<column name="add_ln47_4_fu_348_p2">+, 0, 0, 15, 5, 5</column>
<column name="add_ln47_5_fu_371_p2">+, 0, 0, 13, 11, 11</column>
<column name="add_ln47_6_fu_362_p2">+, 0, 0, 15, 5, 5</column>
<column name="add_ln47_fu_322_p2">+, 0, 0, 15, 5, 5</column>
<column name="i_fu_259_p2">+, 0, 0, 15, 7, 1</column>
<column name="j_fu_282_p2">+, 0, 0, 15, 6, 1</column>
<column name="k_fu_308_p2">+, 0, 0, 12, 3, 1</column>
<column name="m_fu_338_p2">+, 0, 0, 12, 3, 1</column>
<column name="icmp_ln42_fu_253_p2">icmp, 0, 0, 11, 7, 6</column>
<column name="icmp_ln44_fu_276_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="icmp_ln45_fu_302_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="icmp_ln46_fu_332_p2">icmp, 0, 0, 9, 3, 3</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Layer3_Weights_CPU_address0">15, 3, 17, 51</column>
<column name="ap_NS_fsm">161, 36, 1, 36</column>
<column name="grp_fu_219_p0">15, 3, 64, 192</column>
<column name="grp_fu_219_p1">15, 3, 64, 192</column>
<column name="i_0_reg_105">9, 2, 7, 14</column>
<column name="j_0_reg_139">9, 2, 6, 12</column>
<column name="k_0_reg_174">9, 2, 3, 6</column>
<column name="m_0_reg_197">9, 2, 3, 6</column>
<column name="phi_mul1_reg_117">9, 2, 17, 34</column>
<column name="phi_mul_reg_150">9, 2, 11, 22</column>
<column name="somme_0_reg_129">9, 2, 16, 32</column>
<column name="somme_1_reg_162">9, 2, 16, 32</column>
<column name="somme_2_reg_185">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Layer3_Neurons_CPU_l_reg_478">16, 0, 16, 0</column>
<column name="Layer3_Weights_CPU_l_reg_473">16, 0, 16, 0</column>
<column name="add_ln42_reg_390">17, 0, 17, 0</column>
<column name="add_ln44_reg_413">11, 0, 11, 0</column>
<column name="add_ln47_1_reg_426">17, 0, 17, 0</column>
<column name="add_ln47_3_reg_453">17, 0, 17, 0</column>
<column name="add_ln47_5_reg_458">11, 0, 11, 0</column>
<column name="add_ln47_reg_439">5, 0, 5, 0</column>
<column name="ap_CS_fsm">35, 0, 35, 0</column>
<column name="grp_generic_tanh_double_s_fu_208_ap_start_reg">1, 0, 1, 0</column>
<column name="i_0_reg_105">7, 0, 7, 0</column>
<column name="i_reg_398">7, 0, 7, 0</column>
<column name="j_0_reg_139">6, 0, 6, 0</column>
<column name="j_reg_421">6, 0, 6, 0</column>
<column name="k_0_reg_174">3, 0, 3, 0</column>
<column name="k_reg_434">3, 0, 3, 0</column>
<column name="m_0_reg_197">3, 0, 3, 0</column>
<column name="m_reg_448">3, 0, 3, 0</column>
<column name="phi_mul1_reg_117">17, 0, 17, 0</column>
<column name="phi_mul_reg_150">11, 0, 11, 0</column>
<column name="reg_241">64, 0, 64, 0</column>
<column name="somme_0_reg_129">16, 0, 16, 0</column>
<column name="somme_1_reg_162">16, 0, 16, 0</column>
<column name="somme_2_reg_185">16, 0, 16, 0</column>
<column name="tmp_6_reg_503">16, 0, 16, 0</column>
<column name="tmp_7_reg_483">16, 0, 16, 0</column>
<column name="tmp_i_reg_498">64, 0, 64, 0</column>
<column name="tmp_reg_493">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, calculateLayer4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, calculateLayer4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, calculateLayer4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, calculateLayer4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, calculateLayer4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, calculateLayer4, return value</column>
<column name="Layer3_Neurons_CPU_address0">out, 11, ap_memory, Layer3_Neurons_CPU, array</column>
<column name="Layer3_Neurons_CPU_ce0">out, 1, ap_memory, Layer3_Neurons_CPU, array</column>
<column name="Layer3_Neurons_CPU_q0">in, 16, ap_memory, Layer3_Neurons_CPU, array</column>
<column name="Layer4_Neurons_CPU_address0">out, 7, ap_memory, Layer4_Neurons_CPU, array</column>
<column name="Layer4_Neurons_CPU_ce0">out, 1, ap_memory, Layer4_Neurons_CPU, array</column>
<column name="Layer4_Neurons_CPU_we0">out, 1, ap_memory, Layer4_Neurons_CPU, array</column>
<column name="Layer4_Neurons_CPU_d0">out, 16, ap_memory, Layer4_Neurons_CPU, array</column>
</table>
</item>
</section>
</profile>
