[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/SignedVsUnsignedPort/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<89> s<88> l<2:1> el<1:2>
n<module> u<2> t<Module_keyword> p<23> s<3> l<2:1> el<2:7>
n<rvdffe> u<3> t<StringConst> p<23> s<22> l<2:8> el<2:14>
n<> u<4> t<PortDir_Inp> p<19> s<18> l<3:5> el<3:10>
n<> u<5> t<IntVec_TypeLogic> p<16> s<15> l<3:12> el<3:17>
n<32> u<6> t<IntConst> p<7> l<3:19> el<3:21>
n<> u<7> t<Primary_literal> p<8> c<6> l<3:19> el<3:21>
n<> u<8> t<Constant_primary> p<9> c<7> l<3:19> el<3:21>
n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<3:19> el<3:21>
n<0> u<10> t<IntConst> p<11> l<3:22> el<3:23>
n<> u<11> t<Primary_literal> p<12> c<10> l<3:22> el<3:23>
n<> u<12> t<Constant_primary> p<13> c<11> l<3:22> el<3:23>
n<> u<13> t<Constant_expression> p<14> c<12> l<3:22> el<3:23>
n<> u<14> t<Constant_range> p<15> c<9> l<3:19> el<3:23>
n<> u<15> t<Packed_dimension> p<16> c<14> l<3:18> el<3:24>
n<> u<16> t<Data_type> p<17> c<5> l<3:12> el<3:24>
n<> u<17> t<Data_type_or_implicit> p<18> c<16> l<3:12> el<3:24>
n<> u<18> t<Net_port_type> p<19> c<17> l<3:12> el<3:24>
n<> u<19> t<Net_port_header> p<21> c<4> s<20> l<3:5> el<3:24>
n<din> u<20> t<StringConst> p<21> l<3:25> el<3:28>
n<> u<21> t<Ansi_port_declaration> p<22> c<19> l<3:5> el<3:28>
n<> u<22> t<List_of_port_declarations> p<23> c<21> l<3:4> el<3:29>
n<> u<23> t<Module_ansi_header> p<25> c<2> s<24> l<2:1> el<3:30>
n<> u<24> t<ENDMODULE> p<25> l<4:1> el<4:10>
n<> u<25> t<Module_declaration> p<26> c<23> l<2:1> el<4:10>
n<> u<26> t<Description> p<88> c<25> s<87> l<2:1> el<4:10>
n<module> u<27> t<Module_keyword> p<31> s<28> l<6:1> el<6:7>
n<dut> u<28> t<StringConst> p<31> s<30> l<6:8> el<6:11>
n<> u<29> t<Port> p<30> l<6:13> el<6:13>
n<> u<30> t<List_of_ports> p<31> c<29> l<6:12> el<6:14>
n<> u<31> t<Module_nonansi_header> p<86> c<27> s<55> l<6:1> el<6:15>
n<> u<32> t<IntVec_TypeLogic> p<44> s<33> l<8:4> el<8:9>
n<> u<33> t<Signing_Signed> p<44> s<43> l<8:10> el<8:16>
n<32> u<34> t<IntConst> p<35> l<8:18> el<8:20>
n<> u<35> t<Primary_literal> p<36> c<34> l<8:18> el<8:20>
n<> u<36> t<Constant_primary> p<37> c<35> l<8:18> el<8:20>
n<> u<37> t<Constant_expression> p<42> c<36> s<41> l<8:18> el<8:20>
n<0> u<38> t<IntConst> p<39> l<8:21> el<8:22>
n<> u<39> t<Primary_literal> p<40> c<38> l<8:21> el<8:22>
n<> u<40> t<Constant_primary> p<41> c<39> l<8:21> el<8:22>
n<> u<41> t<Constant_expression> p<42> c<40> l<8:21> el<8:22>
n<> u<42> t<Constant_range> p<43> c<37> l<8:18> el<8:22>
n<> u<43> t<Packed_dimension> p<44> c<42> l<8:17> el<8:23>
n<> u<44> t<Data_type> p<48> c<32> s<47> l<8:4> el<8:23>
n<rs2_ext_in> u<45> t<StringConst> p<46> l<8:25> el<8:35>
n<> u<46> t<Variable_decl_assignment> p<47> c<45> l<8:25> el<8:35>
n<> u<47> t<List_of_variable_decl_assignments> p<48> c<46> l<8:25> el<8:35>
n<> u<48> t<Variable_declaration> p<49> c<44> l<8:4> el<8:36>
n<> u<49> t<Data_declaration> p<50> c<48> l<8:4> el<8:36>
n<> u<50> t<Package_or_generate_item_declaration> p<51> c<49> l<8:4> el<8:36>
n<> u<51> t<Module_or_generate_item_declaration> p<52> c<50> l<8:4> el<8:36>
n<> u<52> t<Module_common_item> p<53> c<51> l<8:4> el<8:36>
n<> u<53> t<Module_or_generate_item> p<54> c<52> l<8:4> el<8:36>
n<> u<54> t<Non_port_module_item> p<55> c<53> l<8:4> el<8:36>
n<> u<55> t<Module_item> p<86> c<54> s<84> l<8:4> el<8:36>
n<rvdffe> u<56> t<StringConst> p<81> s<80> l<10:4> el<10:10>
n<i_b_x_ff> u<57> t<StringConst> p<58> l<10:12> el<10:20>
n<> u<58> t<Name_of_instance> p<80> c<57> s<79> l<10:12> el<10:20>
n<din> u<59> t<StringConst> p<78> s<76> l<10:31> el<10:34>
n<rs2_ext_in> u<60> t<StringConst> p<73> s<72> l<10:35> el<10:45>
n<> u<61> t<Bit_select> p<72> s<71> l<10:45> el<10:45>
n<32> u<62> t<IntConst> p<63> l<10:46> el<10:48>
n<> u<63> t<Primary_literal> p<64> c<62> l<10:46> el<10:48>
n<> u<64> t<Constant_primary> p<65> c<63> l<10:46> el<10:48>
n<> u<65> t<Constant_expression> p<70> c<64> s<69> l<10:46> el<10:48>
n<0> u<66> t<IntConst> p<67> l<10:49> el<10:50>
n<> u<67> t<Primary_literal> p<68> c<66> l<10:49> el<10:50>
n<> u<68> t<Constant_primary> p<69> c<67> l<10:49> el<10:50>
n<> u<69> t<Constant_expression> p<70> c<68> l<10:49> el<10:50>
n<> u<70> t<Constant_range> p<71> c<65> l<10:46> el<10:50>
n<> u<71> t<Part_select_range> p<72> c<70> l<10:46> el<10:50>
n<> u<72> t<Select> p<73> c<61> l<10:45> el<10:51>
n<> u<73> t<Complex_func_call> p<74> c<60> l<10:35> el<10:51>
n<> u<74> t<Primary> p<75> c<73> l<10:35> el<10:51>
n<> u<75> t<Expression> p<78> c<74> s<77> l<10:35> el<10:51>
n<> u<76> t<OPEN_PARENS> p<78> s<75> l<10:34> el<10:35>
n<> u<77> t<CLOSE_PARENS> p<78> l<10:52> el<10:53>
n<> u<78> t<Named_port_connection> p<79> c<59> l<10:30> el<10:53>
n<> u<79> t<List_of_port_connections> p<80> c<78> l<10:30> el<10:53>
n<> u<80> t<Hierarchical_instance> p<81> c<58> l<10:12> el<10:54>
n<> u<81> t<Module_instantiation> p<82> c<56> l<10:4> el<10:55>
n<> u<82> t<Module_or_generate_item> p<83> c<81> l<10:4> el<10:55>
n<> u<83> t<Non_port_module_item> p<84> c<82> l<10:4> el<10:55>
n<> u<84> t<Module_item> p<86> c<83> s<85> l<10:4> el<10:55>
n<> u<85> t<ENDMODULE> p<86> l<12:1> el<12:10>
n<> u<86> t<Module_declaration> p<87> c<31> l<6:1> el<12:10>
n<> u<87> t<Description> p<88> c<86> l<6:1> el<12:10>
n<> u<88> t<Source_text> p<89> c<26> l<2:1> el<12:10>
n<> u<89> t<Top_level_rule> c<1> l<2:1> el<14:1>
AST_DEBUG_END
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv:6:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv:2:1: Compile module "work@rvdffe".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv:6:1: Top level module "work@dut".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 2.
[NTE:EL0510] Nb instances: 2.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              18
design                                                 1
logic_net                                              3
logic_typespec                                         5
logic_var                                              1
module_inst                                            6
part_select                                            2
port                                                   3
range                                                  7
ref_module                                             1
ref_obj                                                2
ref_typespec                                           5
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              18
design                                                 1
logic_net                                              3
logic_typespec                                         5
logic_var                                              1
module_inst                                            6
part_select                                            3
port                                                   4
range                                                  7
ref_module                                             1
ref_obj                                                3
ref_typespec                                           6
=== UHDM Object Stats End ===
[WRN:UH0732] ${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv:10:35: Critical: Signed vs Unsigned port connection "din".
[WRN:UH0733] ${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv:10:35: Critical: Forcing signal to unsigned type due to unsigned port binding "rs2_ext_in".
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/SignedVsUnsignedPort/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/SignedVsUnsignedPort/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/SignedVsUnsignedPort/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv, line:6:1, endln:12:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.rs2_ext_in), line:8:25, endln:8:35
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv, line:6:1, endln:12:10
    |vpiTypespec:
    \_ref_typespec: (work@dut.rs2_ext_in)
      |vpiParent:
      \_logic_net: (work@dut.rs2_ext_in), line:8:25, endln:8:35
      |vpiFullName:work@dut.rs2_ext_in
      |vpiActual:
      \_logic_typespec: , line:8:4, endln:8:23
    |vpiName:rs2_ext_in
    |vpiFullName:work@dut.rs2_ext_in
    |vpiNetType:36
  |vpiRefModule:
  \_ref_module: work@rvdffe (i_b_x_ff), line:10:12, endln:10:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv, line:6:1, endln:12:10
    |vpiName:i_b_x_ff
    |vpiDefName:work@rvdffe
    |vpiActual:
    \_module_inst: work@rvdffe (work@rvdffe), file:${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv, line:2:1, endln:4:10
    |vpiPort:
    \_port: (din), line:10:30, endln:10:53
      |vpiParent:
      \_ref_module: work@rvdffe (i_b_x_ff), line:10:12, endln:10:20
      |vpiName:din
      |vpiHighConn:
      \_part_select: rs2_ext_in (work@dut.i_b_x_ff.din.rs2_ext_in), line:10:35, endln:10:51
        |vpiParent:
        \_port: (din), line:10:30, endln:10:53
        |vpiName:rs2_ext_in
        |vpiFullName:work@dut.i_b_x_ff.din.rs2_ext_in
        |vpiDefName:rs2_ext_in
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:10:46, endln:10:48
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:10:49, endln:10:50
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
|uhdmallModules:
\_module_inst: work@rvdffe (work@rvdffe), file:${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv, line:2:1, endln:4:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@rvdffe
  |vpiDefName:work@rvdffe
  |vpiNet:
  \_logic_net: (work@rvdffe.din), line:3:25, endln:3:28
    |vpiParent:
    \_module_inst: work@rvdffe (work@rvdffe), file:${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv, line:2:1, endln:4:10
    |vpiName:din
    |vpiFullName:work@rvdffe.din
    |vpiNetType:36
  |vpiPort:
  \_port: (din), line:3:25, endln:3:28
    |vpiParent:
    \_module_inst: work@rvdffe (work@rvdffe), file:${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv, line:2:1, endln:4:10
    |vpiName:din
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rvdffe.din.din), line:3:25, endln:3:28
      |vpiParent:
      \_port: (din), line:3:25, endln:3:28
      |vpiName:din
      |vpiFullName:work@rvdffe.din.din
      |vpiActual:
      \_logic_net: (work@rvdffe.din), line:3:25, endln:3:28
    |vpiTypedef:
    \_ref_typespec: (work@rvdffe.din)
      |vpiParent:
      \_port: (din), line:3:25, endln:3:28
      |vpiFullName:work@rvdffe.din
      |vpiActual:
      \_logic_typespec: , line:3:12, endln:3:24
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv, line:6:1, endln:12:10
  |vpiName:work@dut
  |vpiVariables:
  \_logic_var: (work@dut.rs2_ext_in), line:8:25, endln:8:35
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv, line:6:1, endln:12:10
    |vpiTypespec:
    \_ref_typespec: (work@dut.rs2_ext_in)
      |vpiParent:
      \_logic_var: (work@dut.rs2_ext_in), line:8:25, endln:8:35
      |vpiFullName:work@dut.rs2_ext_in
      |vpiActual:
      \_logic_typespec: , line:8:4, endln:8:23
    |vpiName:rs2_ext_in
    |vpiFullName:work@dut.rs2_ext_in
    |vpiVisibility:1
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@rvdffe (work@dut.i_b_x_ff), file:${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv, line:10:4, endln:10:55
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv, line:6:1, endln:12:10
    |vpiName:i_b_x_ff
    |vpiFullName:work@dut.i_b_x_ff
    |vpiDefName:work@rvdffe
    |vpiDefFile:${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv
    |vpiDefLineNo:2
    |vpiNet:
    \_logic_net: (work@dut.i_b_x_ff.din), line:3:25, endln:3:28
      |vpiParent:
      \_module_inst: work@rvdffe (work@dut.i_b_x_ff), file:${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv, line:10:4, endln:10:55
      |vpiTypespec:
      \_ref_typespec: (work@dut.i_b_x_ff.din)
        |vpiParent:
        \_logic_net: (work@dut.i_b_x_ff.din), line:3:25, endln:3:28
        |vpiFullName:work@dut.i_b_x_ff.din
        |vpiActual:
        \_logic_typespec: , line:3:12, endln:3:24
      |vpiName:din
      |vpiFullName:work@dut.i_b_x_ff.din
      |vpiNetType:36
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv, line:6:1, endln:12:10
    |vpiPort:
    \_port: (din), line:3:25, endln:3:28
      |vpiParent:
      \_module_inst: work@rvdffe (work@dut.i_b_x_ff), file:${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv, line:10:4, endln:10:55
      |vpiName:din
      |vpiDirection:1
      |vpiHighConn:
      \_part_select: rs2_ext_in (work@dut.i_b_x_ff.din.rs2_ext_in), line:10:35, endln:10:51
        |vpiParent:
        \_port: (din), line:3:25, endln:3:28
        |vpiName:rs2_ext_in
        |vpiFullName:work@dut.i_b_x_ff.din.rs2_ext_in
        |vpiDefName:rs2_ext_in
        |vpiActual:
        \_logic_var: (work@dut.rs2_ext_in), line:8:25, endln:8:35
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:10:46, endln:10:48
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:10:49, endln:10:50
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiLowConn:
      \_ref_obj: (work@dut.i_b_x_ff.din), line:10:31, endln:10:34
        |vpiParent:
        \_port: (din), line:3:25, endln:3:28
        |vpiName:din
        |vpiFullName:work@dut.i_b_x_ff.din
        |vpiActual:
        \_logic_net: (work@dut.i_b_x_ff.din), line:3:25, endln:3:28
      |vpiTypedef:
      \_ref_typespec: (work@dut.i_b_x_ff.din)
        |vpiParent:
        \_port: (din), line:3:25, endln:3:28
        |vpiFullName:work@dut.i_b_x_ff.din
        |vpiActual:
        \_logic_typespec: , line:3:12, endln:3:24
      |vpiInstance:
      \_module_inst: work@rvdffe (work@dut.i_b_x_ff), file:${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv, line:10:4, endln:10:55
\_weaklyReferenced:
\_logic_typespec: , line:8:4, endln:8:23
  |vpiParent:
  \_logic_var: (work@dut.rs2_ext_in), line:8:25, endln:8:35
  |vpiRange:
  \_range: , line:8:17, endln:8:23
    |vpiParent:
    \_logic_typespec: , line:8:4, endln:8:23
    |vpiLeftRange:
    \_constant: , line:8:18, endln:8:20
      |vpiParent:
      \_range: , line:8:17, endln:8:23
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:8:21, endln:8:22
      |vpiParent:
      \_range: , line:8:17, endln:8:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:3:12, endln:3:24
  |vpiRange:
  \_range: , line:3:18, endln:3:24
    |vpiParent:
    \_logic_typespec: , line:3:12, endln:3:24
    |vpiLeftRange:
    \_constant: , line:3:19, endln:3:21
      |vpiParent:
      \_range: , line:3:18, endln:3:24
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:22, endln:3:23
      |vpiParent:
      \_range: , line:3:18, endln:3:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:3:12, endln:3:24
  |vpiParent:
  \_logic_net: (work@dut.i_b_x_ff.din), line:3:25, endln:3:28
  |vpiRange:
  \_range: , line:3:18, endln:3:24
    |vpiParent:
    \_logic_typespec: , line:3:12, endln:3:24
    |vpiLeftRange:
    \_constant: , line:3:19, endln:3:21
      |vpiParent:
      \_range: , line:3:18, endln:3:24
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:22, endln:3:23
      |vpiParent:
      \_range: , line:3:18, endln:3:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:8:4, endln:8:23
  |vpiRange:
  \_range: , line:8:17, endln:8:23
    |vpiParent:
    \_logic_typespec: , line:8:4, endln:8:23
    |vpiLeftRange:
    \_constant: , line:8:18, endln:8:20
      |vpiParent:
      \_range: , line:8:17, endln:8:23
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:8:21, endln:8:22
      |vpiParent:
      \_range: , line:8:17, endln:8:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiSigned:1
\_logic_typespec: , line:3:12, endln:3:24
  |vpiRange:
  \_range: , line:3:18, endln:3:24
    |vpiParent:
    \_logic_typespec: , line:3:12, endln:3:24
    |vpiLeftRange:
    \_constant: , line:3:19, endln:3:21
      |vpiParent:
      \_range: , line:3:18, endln:3:24
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:22, endln:3:23
      |vpiParent:
      \_range: , line:3:18, endln:3:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/SignedVsUnsignedPort/dut.sv | ${SURELOG_DIR}/build/regression/SignedVsUnsignedPort/roundtrip/dut_000.sv | 4 | 12 |
============================== End RoundTrip Results ==============================
