#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sun Oct 16 00:01:05 2016
# Process ID: 11316
# Log file: E:/Class/5/computer_design/FPGA/alu/planAhead_run_1/planAhead.log
# Journal file: E:/Class/5/computer_design/FPGA/alu/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/Class/5/computer_design/FPGA/alu/pa.fromNetlist.tcl
# create_project -name alu -dir "E:/Class/5/computer_design/FPGA/alu/planAhead_run_1" -part xc3s1200efg320-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "E:/Class/5/computer_design/FPGA/alu/alu.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {E:/Class/5/computer_design/FPGA/alu} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "alu.ucf" [current_fileset -constrset]
Adding file 'E:/Class/5/computer_design/FPGA/alu/alu.ucf' to fileset 'constrs_1'
# add_files [list {alu.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s1200efg320-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design alu.ngc ...
WARNING:NetListWriters:298 - No output is written to alu.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file alu.edif ...
ngc2edif: Total memory usage is 85952 kilobytes

Parsing EDIF File [./planAhead_run_1/alu.data/cache/alu_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/alu.data/cache/alu_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
WARNING: [Netlist 29-43] Netlist 'alu' is not ideal for floorplanning, since the cellview 'alu' defined in file 'alu.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockBuffers.xml
Loading package from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/Package.xml
Loading io standards from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/SSORules.xml
Loading list of drcs for the architecture : D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [E:/Class/5/computer_design/FPGA/alu/alu.ucf]
Finished Parsing UCF File [E:/Class/5/computer_design/FPGA/alu/alu.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 709bc686
link_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 592.469 ; gain = 97.063
startgroup
set_property package_pin A14 [get_ports {l[15]}]
endgroup
startgroup
set_property package_pin E13 [get_ports {l[14]}]
endgroup
startgroup
set_property package_pin D13 [get_ports {l[13]}]
endgroup
startgroup
set_property package_pin B13 [get_ports {l[12]}]
endgroup
startgroup
set_property package_pin A13 [get_ports {l[11]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {l[10]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {l[9]}]
endgroup
startgroup
set_property package_pin A12 [get_ports {l[8]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {l[7]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {l[6]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {l[5]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {l[4]}]
endgroup
startgroup
set_property package_pin B11 [get_ports {l[3]}]
endgroup
startgroup
set_property package_pin A11 [get_ports {l[2]}]
endgroup
startgroup
set_property package_pin E10 [get_ports {l[1]}]
endgroup
startgroup
set_property package_pin D10 [get_ports {l[0]}]
endgroup
startgroup
set_property package_pin B10 [get_ports {seg[6]}]
endgroup
startgroup
set_property package_pin A10 [get_ports {seg[5]}]
endgroup
startgroup
set_property package_pin G9 [get_ports {seg[4]}]
endgroup
startgroup
set_property package_pin F9 [get_ports {seg[3]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {seg[2]}]
endgroup
startgroup
set_property package_pin D9 [get_ports {seg[1]}]
endgroup
startgroup
set_property package_pin C9 [get_ports {seg[0]}]
endgroup
startgroup
set_property package_pin J6 [get_ports {sw[15]}]
endgroup
startgroup
set_property package_pin J7 [get_ports {sw[14]}]
endgroup
startgroup
set_property package_pin K2 [get_ports {sw[13]}]
endgroup
startgroup
set_property package_pin K7 [get_ports {sw[12]}]
endgroup
startgroup
set_property package_pin M1 [get_ports {sw[11]}]
endgroup
startgroup
set_property package_pin N1 [get_ports {sw[10]}]
endgroup
startgroup
set_property package_pin N2 [get_ports {sw[9]}]
endgroup
startgroup
set_property package_pin R1 [get_ports {sw[8]}]
endgroup
startgroup
set_property package_pin R4 [get_ports {sw[7]}]
endgroup
startgroup
set_property package_pin U1 [get_ports {sw[6]}]
endgroup
startgroup
set_property package_pin V2 [get_ports {sw[5]}]
endgroup
startgroup
set_property package_pin V3 [get_ports {sw[4]}]
endgroup
startgroup
set_property package_pin V4 [get_ports {sw[3]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {sw[2]}]
endgroup
startgroup
set_property package_pin R7 [get_ports {sw[1]}]
endgroup
startgroup
set_property package_pin T7 [get_ports {sw[0]}]
endgroup
startgroup
set_property package_pin U9 [get_ports clk]
endgroup
startgroup
set_property package_pin U10 [get_ports rst]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See E:/Class/5/computer_design/FPGA/alu\planAhead_pid11316.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Oct 16 00:04:03 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
