Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jun  6 15:04:36 2025
| Host         : YOGA7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.788        0.000                      0                  511        0.133        0.000                      0                  511        4.020        0.000                       0                   254  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.788        0.000                      0                  511        0.133        0.000                      0                  511        4.020        0.000                       0                   254  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/pixelColorSprite_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.143ns  (logic 1.604ns (26.110%)  route 4.539ns (73.890%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.593     5.114    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.882     5.996 f  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/RAM_reg/DOADO[6]
                         net (fo=72, routed)          2.185     8.181    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/multiHotPriortyReductionTree_io_selectInput_7_REG
    SLICE_X60Y92         LUT3 (Prop_lut3_I2_O)        0.146     8.327 r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[5]_i_31/O
                         net (fo=3, routed)           0.485     8.812    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[5]_i_31_n_0
    SLICE_X60Y92         LUT3 (Prop_lut3_I2_O)        0.328     9.140 r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[5]_i_21/O
                         net (fo=6, routed)           1.093    10.234    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[5]_i_21_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.358 r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[2]_i_5/O
                         net (fo=1, routed)           0.776    11.134    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[2]_i_5_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I4_O)        0.124    11.258 r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[2]_i_1/O
                         net (fo=1, routed)           0.000    11.258    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_dataOutput[2]
    SLICE_X57Y88         FDRE                                         r  gameTop/graphicEngineVGA/pixelColorSprite_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.440    14.781    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X57Y88         FDRE                                         r  gameTop/graphicEngineVGA/pixelColorSprite_reg[2]/C
                         clock pessimism              0.271    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X57Y88         FDRE (Setup_fdre_C_D)        0.029    15.046    gameTop/graphicEngineVGA/pixelColorSprite_reg[2]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -11.258    
  -------------------------------------------------------------------
                         slack                                  3.788    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/pixelColorSprite_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.137ns  (logic 1.604ns (26.135%)  route 4.533ns (73.865%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.593     5.114    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.882     5.996 f  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/RAM_reg/DOADO[6]
                         net (fo=72, routed)          2.026     8.022    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/multiHotPriortyReductionTree_io_selectInput_7_REG
    SLICE_X60Y91         LUT3 (Prop_lut3_I2_O)        0.146     8.168 r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[5]_i_33/O
                         net (fo=2, routed)           0.874     9.042    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/multiHotPriortyReductionTree_io_selectInput_22__1
    SLICE_X60Y91         LUT6 (Prop_lut6_I1_O)        0.328     9.370 r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[5]_i_24/O
                         net (fo=6, routed)           0.696    10.066    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[5]_i_24_n_0
    SLICE_X57Y92         LUT6 (Prop_lut6_I5_O)        0.124    10.190 r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[1]_i_5/O
                         net (fo=1, routed)           0.938    11.128    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[1]_i_5_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.252 r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[1]_i_1/O
                         net (fo=1, routed)           0.000    11.252    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_dataOutput[1]
    SLICE_X58Y90         FDRE                                         r  gameTop/graphicEngineVGA/pixelColorSprite_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.506    14.847    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  gameTop/graphicEngineVGA/pixelColorSprite_reg[1]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y90         FDRE (Setup_fdre_C_D)        0.031    15.101    gameTop/graphicEngineVGA/pixelColorSprite_reg[1]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -11.252    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/pixelColorSprite_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 1.604ns (26.381%)  route 4.476ns (73.619%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.593     5.114    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.882     5.996 f  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/RAM_reg/DOADO[6]
                         net (fo=72, routed)          2.185     8.181    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/multiHotPriortyReductionTree_io_selectInput_7_REG
    SLICE_X60Y92         LUT3 (Prop_lut3_I2_O)        0.146     8.327 r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[5]_i_31/O
                         net (fo=3, routed)           0.485     8.812    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[5]_i_31_n_0
    SLICE_X60Y92         LUT3 (Prop_lut3_I2_O)        0.328     9.140 r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[5]_i_21/O
                         net (fo=6, routed)           1.175    10.315    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[5]_i_21_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I2_O)        0.124    10.439 r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[3]_i_5/O
                         net (fo=1, routed)           0.632    11.071    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[3]_i_5_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.124    11.195 r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[3]_i_1/O
                         net (fo=1, routed)           0.000    11.195    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_dataOutput[3]
    SLICE_X57Y89         FDRE                                         r  gameTop/graphicEngineVGA/pixelColorSprite_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.441    14.782    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X57Y89         FDRE                                         r  gameTop/graphicEngineVGA/pixelColorSprite_reg[3]/C
                         clock pessimism              0.271    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X57Y89         FDRE (Setup_fdre_C_D)        0.029    15.047    gameTop/graphicEngineVGA/pixelColorSprite_reg[3]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -11.195    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/pixelColorSprite_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 1.604ns (26.259%)  route 4.504ns (73.741%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.593     5.114    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.882     5.996 f  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/RAM_reg/DOADO[6]
                         net (fo=72, routed)          2.185     8.181    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/multiHotPriortyReductionTree_io_selectInput_7_REG
    SLICE_X60Y92         LUT3 (Prop_lut3_I2_O)        0.146     8.327 r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[5]_i_31/O
                         net (fo=3, routed)           0.485     8.812    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[5]_i_31_n_0
    SLICE_X60Y92         LUT3 (Prop_lut3_I2_O)        0.328     9.140 r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[5]_i_21/O
                         net (fo=6, routed)           1.384    10.524    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[5]_i_21_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I2_O)        0.124    10.648 r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[4]_i_5/O
                         net (fo=1, routed)           0.451    11.099    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[4]_i_5_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I4_O)        0.124    11.223 r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[4]_i_1/O
                         net (fo=1, routed)           0.000    11.223    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_dataOutput[4]
    SLICE_X56Y89         FDRE                                         r  gameTop/graphicEngineVGA/pixelColorSprite_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.441    14.782    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X56Y89         FDRE                                         r  gameTop/graphicEngineVGA/pixelColorSprite_reg[4]/C
                         clock pessimism              0.271    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X56Y89         FDRE (Setup_fdre_C_D)        0.077    15.095    gameTop/graphicEngineVGA/pixelColorSprite_reg[4]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -11.223    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             4.061ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/pixelColorSprite_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 1.604ns (27.312%)  route 4.269ns (72.688%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.593     5.114    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.882     5.996 f  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/RAM_reg/DOADO[6]
                         net (fo=72, routed)          2.185     8.181    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/multiHotPriortyReductionTree_io_selectInput_7_REG
    SLICE_X60Y92         LUT3 (Prop_lut3_I2_O)        0.146     8.327 r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[5]_i_31/O
                         net (fo=3, routed)           0.485     8.812    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[5]_i_31_n_0
    SLICE_X60Y92         LUT3 (Prop_lut3_I2_O)        0.328     9.140 r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[5]_i_21/O
                         net (fo=6, routed)           1.006    10.147    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[5]_i_21_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.271 r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[5]_i_5/O
                         net (fo=1, routed)           0.592    10.863    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[5]_i_5_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I4_O)        0.124    10.987 r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[5]_i_1/O
                         net (fo=1, routed)           0.000    10.987    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_dataOutput[5]
    SLICE_X57Y90         FDRE                                         r  gameTop/graphicEngineVGA/pixelColorSprite_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.441    14.782    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X57Y90         FDRE                                         r  gameTop/graphicEngineVGA/pixelColorSprite_reg[5]/C
                         clock pessimism              0.271    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X57Y90         FDRE (Setup_fdre_C_D)        0.031    15.049    gameTop/graphicEngineVGA/pixelColorSprite_reg[5]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -10.987    
  -------------------------------------------------------------------
                         slack                                  4.061    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/pixelColorSprite_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 1.604ns (27.113%)  route 4.312ns (72.887%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.593     5.114    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.882     5.996 f  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/RAM_reg/DOADO[6]
                         net (fo=72, routed)          2.026     8.022    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/multiHotPriortyReductionTree_io_selectInput_7_REG
    SLICE_X60Y91         LUT3 (Prop_lut3_I2_O)        0.146     8.168 r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[5]_i_33/O
                         net (fo=2, routed)           0.874     9.042    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/multiHotPriortyReductionTree_io_selectInput_22__1
    SLICE_X60Y91         LUT6 (Prop_lut6_I1_O)        0.328     9.370 r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[5]_i_24/O
                         net (fo=6, routed)           0.614     9.984    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[5]_i_24_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.108 r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[0]_i_5/O
                         net (fo=1, routed)           0.799    10.906    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[0]_i_5_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.030 r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSprite[0]_i_1/O
                         net (fo=1, routed)           0.000    11.030    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_dataOutput[0]
    SLICE_X58Y90         FDRE                                         r  gameTop/graphicEngineVGA/pixelColorSprite_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.506    14.847    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  gameTop/graphicEngineVGA/pixelColorSprite_reg[0]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y90         FDRE (Setup_fdre_C_D)        0.029    15.099    gameTop/graphicEngineVGA/pixelColorSprite_reg[0]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/pixelColorSpriteValid_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 1.614ns (28.922%)  route 3.966ns (71.078%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.593     5.114    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.882     5.996 f  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/RAM_reg/DOADO[6]
                         net (fo=72, routed)          1.788     7.784    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/multiHotPriortyReductionTree_io_selectInput_7_REG
    SLICE_X61Y90         LUT4 (Prop_lut4_I0_O)        0.152     7.936 r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSpriteValid_i_12/O
                         net (fo=8, routed)           0.837     8.773    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/multiHotPriortyReductionTree/p_10_in
    SLICE_X61Y89         LUT6 (Prop_lut6_I1_O)        0.332     9.105 r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSpriteValid_i_7/O
                         net (fo=7, routed)           0.370     9.475    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/multiHotPriortyReductionTree/p_14_in
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.599 r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSpriteValid_i_2/O
                         net (fo=7, routed)           0.972    10.571    gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/multiHotPriortyReductionTree/selectNodeOutputs_1__3
    SLICE_X57Y92         LUT6 (Prop_lut6_I0_O)        0.124    10.695 r  gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/pixelColorSpriteValid_i_1/O
                         net (fo=1, routed)           0.000    10.695    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectOutput
    SLICE_X57Y92         FDRE                                         r  gameTop/graphicEngineVGA/pixelColorSpriteValid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.442    14.783    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X57Y92         FDRE                                         r  gameTop/graphicEngineVGA/pixelColorSpriteValid_reg/C
                         clock pessimism              0.271    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.029    15.048    gameTop/graphicEngineVGA/pixelColorSpriteValid_reg
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 gameTop/resetReleaseCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteVisibleReg_16_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 0.766ns (15.759%)  route 4.095ns (84.241%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.552     5.073    gameTop/clock_IBUF_BUFG
    SLICE_X54Y84         FDRE                                         r  gameTop/resetReleaseCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  gameTop/resetReleaseCounter_reg[11]/Q
                         net (fo=2, routed)           1.074     6.665    gameTop/graphicEngineVGA/resetReleaseCounter_reg[11]
    SLICE_X55Y84         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  gameTop/graphicEngineVGA/FSM_onehot_stateReg[2]_i_5/O
                         net (fo=1, routed)           0.433     7.222    gameTop/graphicEngineVGA/FSM_onehot_stateReg[2]_i_5_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.346 r  gameTop/graphicEngineVGA/FSM_onehot_stateReg[2]_i_1/O
                         net (fo=112, routed)         2.588     9.934    gameTop/graphicEngineVGA/graphicEngineVGA_reset
    SLICE_X62Y91         FDSE                                         r  gameTop/graphicEngineVGA/spriteVisibleReg_16_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.508    14.849    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X62Y91         FDSE                                         r  gameTop/graphicEngineVGA/spriteVisibleReg_16_reg/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X62Y91         FDSE (Setup_fdse_C_S)       -0.429    14.643    gameTop/graphicEngineVGA/spriteVisibleReg_16_reg
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 gameTop/resetReleaseCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteVisibleReg_17_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 0.766ns (15.759%)  route 4.095ns (84.241%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.552     5.073    gameTop/clock_IBUF_BUFG
    SLICE_X54Y84         FDRE                                         r  gameTop/resetReleaseCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  gameTop/resetReleaseCounter_reg[11]/Q
                         net (fo=2, routed)           1.074     6.665    gameTop/graphicEngineVGA/resetReleaseCounter_reg[11]
    SLICE_X55Y84         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  gameTop/graphicEngineVGA/FSM_onehot_stateReg[2]_i_5/O
                         net (fo=1, routed)           0.433     7.222    gameTop/graphicEngineVGA/FSM_onehot_stateReg[2]_i_5_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.346 r  gameTop/graphicEngineVGA/FSM_onehot_stateReg[2]_i_1/O
                         net (fo=112, routed)         2.588     9.934    gameTop/graphicEngineVGA/graphicEngineVGA_reset
    SLICE_X62Y91         FDSE                                         r  gameTop/graphicEngineVGA/spriteVisibleReg_17_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.508    14.849    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X62Y91         FDSE                                         r  gameTop/graphicEngineVGA/spriteVisibleReg_17_reg/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X62Y91         FDSE (Setup_fdse_C_S)       -0.429    14.643    gameTop/graphicEngineVGA/spriteVisibleReg_17_reg
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 gameTop/resetReleaseCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteVisibleReg_24_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 0.766ns (15.759%)  route 4.095ns (84.241%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.552     5.073    gameTop/clock_IBUF_BUFG
    SLICE_X54Y84         FDRE                                         r  gameTop/resetReleaseCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  gameTop/resetReleaseCounter_reg[11]/Q
                         net (fo=2, routed)           1.074     6.665    gameTop/graphicEngineVGA/resetReleaseCounter_reg[11]
    SLICE_X55Y84         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  gameTop/graphicEngineVGA/FSM_onehot_stateReg[2]_i_5/O
                         net (fo=1, routed)           0.433     7.222    gameTop/graphicEngineVGA/FSM_onehot_stateReg[2]_i_5_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.346 r  gameTop/graphicEngineVGA/FSM_onehot_stateReg[2]_i_1/O
                         net (fo=112, routed)         2.588     9.934    gameTop/graphicEngineVGA/graphicEngineVGA_reset
    SLICE_X62Y91         FDSE                                         r  gameTop/graphicEngineVGA/spriteVisibleReg_24_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.508    14.849    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X62Y91         FDSE                                         r  gameTop/graphicEngineVGA/spriteVisibleReg_24_reg/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X62Y91         FDSE (Setup_fdse_C_S)       -0.429    14.643    gameTop/graphicEngineVGA/spriteVisibleReg_24_reg
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                  4.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.588     1.471    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X59Y86         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_reg/Q
                         net (fo=2, routed)           0.067     1.679    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1
    SLICE_X59Y86         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.856     1.984    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X59Y86         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_0_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X59Y86         FDRE (Hold_fdre_C_D)         0.075     1.546    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_0_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/spriteVisibleReg_30_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_30_pipeReg__1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.237%)  route 0.124ns (46.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.563     1.446    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X55Y92         FDSE                                         r  gameTop/graphicEngineVGA/spriteVisibleReg_30_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDSE (Prop_fdse_C_Q)         0.141     1.587 r  gameTop/graphicEngineVGA/spriteVisibleReg_30_reg/Q
                         net (fo=2, routed)           0.124     1.711    gameTop/graphicEngineVGA/spriteVisibleReg_30_reg_n_0
    SLICE_X57Y92         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_30_pipeReg__1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.833     1.961    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X57Y92         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_30_pipeReg__1_reg/C
                         clock pessimism             -0.478     1.483    
    SLICE_X57Y92         FDRE (Hold_fdre_C_D)         0.075     1.558    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_30_pipeReg__1_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/spriteVisibleReg_4_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_4_pipeReg__1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.519%)  route 0.127ns (47.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.592     1.475    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X63Y90         FDSE                                         r  gameTop/graphicEngineVGA/spriteVisibleReg_4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDSE (Prop_fdse_C_Q)         0.141     1.616 r  gameTop/graphicEngineVGA/spriteVisibleReg_4_reg/Q
                         net (fo=2, routed)           0.127     1.744    gameTop/graphicEngineVGA/spriteVisibleReg_4
    SLICE_X61Y90         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_4_pipeReg__1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.860     1.988    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X61Y90         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_4_pipeReg__1_reg/C
                         clock pessimism             -0.478     1.510    
    SLICE_X61Y90         FDRE (Hold_fdre_C_D)         0.066     1.576    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_4_pipeReg__1_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/spriteVisibleReg_10_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_10_pipeReg__1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.865%)  route 0.131ns (48.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.591     1.474    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X62Y89         FDSE                                         r  gameTop/graphicEngineVGA/spriteVisibleReg_10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDSE (Prop_fdse_C_Q)         0.141     1.615 r  gameTop/graphicEngineVGA/spriteVisibleReg_10_reg/Q
                         net (fo=2, routed)           0.131     1.746    gameTop/graphicEngineVGA/spriteVisibleReg_10_reg_n_0
    SLICE_X60Y89         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_10_pipeReg__1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.860     1.987    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X60Y89         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_10_pipeReg__1_reg/C
                         clock pessimism             -0.478     1.509    
    SLICE_X60Y89         FDRE (Hold_fdre_C_D)         0.052     1.561    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_10_pipeReg__1_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/spriteVisibleReg_6_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_6_pipeReg__1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.757%)  route 0.112ns (44.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.591     1.474    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X59Y90         FDSE                                         r  gameTop/graphicEngineVGA/spriteVisibleReg_6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDSE (Prop_fdse_C_Q)         0.141     1.615 r  gameTop/graphicEngineVGA/spriteVisibleReg_6_reg/Q
                         net (fo=2, routed)           0.112     1.727    gameTop/graphicEngineVGA/spriteVisibleReg_6
    SLICE_X60Y90         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_6_pipeReg__1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.860     1.988    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_6_pipeReg__1_reg/C
                         clock pessimism             -0.498     1.490    
    SLICE_X60Y90         FDRE (Hold_fdre_C_D)         0.052     1.542    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_6_pipeReg__1_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/spriteVisibleReg_22_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_22_pipeReg__1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.746%)  route 0.112ns (44.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.591     1.474    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X59Y91         FDSE                                         r  gameTop/graphicEngineVGA/spriteVisibleReg_22_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDSE (Prop_fdse_C_Q)         0.141     1.615 r  gameTop/graphicEngineVGA/spriteVisibleReg_22_reg/Q
                         net (fo=2, routed)           0.112     1.727    gameTop/graphicEngineVGA/spriteVisibleReg_22
    SLICE_X60Y91         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_22_pipeReg__1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.860     1.988    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X60Y91         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_22_pipeReg__1_reg/C
                         clock pessimism             -0.498     1.490    
    SLICE_X60Y91         FDRE (Hold_fdre_C_D)         0.052     1.542    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_22_pipeReg__1_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 syncResetInput_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            syncResetInput_REG_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.582     1.465    clock_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  syncResetInput_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  syncResetInput_REG_reg/Q
                         net (fo=1, routed)           0.125     1.731    syncResetInput_REG
    SLICE_X58Y77         FDRE                                         r  syncResetInput_REG_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.849     1.976    clock_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  syncResetInput_REG_1_reg/C
                         clock pessimism             -0.511     1.465    
    SLICE_X58Y77         FDRE (Hold_fdre_C_D)         0.075     1.540    syncResetInput_REG_1_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/spriteVisibleReg_12_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_12_pipeReg__1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.006%)  route 0.130ns (47.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.590     1.473    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X58Y89         FDSE                                         r  gameTop/graphicEngineVGA/spriteVisibleReg_12_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDSE (Prop_fdse_C_Q)         0.141     1.614 r  gameTop/graphicEngineVGA/spriteVisibleReg_12_reg/Q
                         net (fo=2, routed)           0.130     1.744    gameTop/graphicEngineVGA/spriteVisibleReg_12
    SLICE_X59Y89         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_12_pipeReg__1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.860     1.987    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X59Y89         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_12_pipeReg__1_reg/C
                         clock pessimism             -0.501     1.486    
    SLICE_X59Y89         FDRE (Hold_fdre_C_D)         0.066     1.552    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_12_pipeReg__1_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_21_pipeReg__1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_21_pipeReg__0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.445%)  route 0.118ns (45.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.592     1.475    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_21_pipeReg__1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_21_pipeReg__1_reg/Q
                         net (fo=1, routed)           0.118     1.734    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_21_pipeReg__1
    SLICE_X58Y92         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_21_pipeReg__0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.860     1.988    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X58Y92         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_21_pipeReg__0_reg/C
                         clock pessimism             -0.498     1.490    
    SLICE_X58Y92         FDRE (Hold_fdre_C_D)         0.047     1.537    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_21_pipeReg__0_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/spriteVisibleReg_31_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_31_pipeReg__1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.375%)  route 0.131ns (50.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.563     1.446    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X55Y92         FDSE                                         r  gameTop/graphicEngineVGA/spriteVisibleReg_31_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDSE (Prop_fdse_C_Q)         0.128     1.574 r  gameTop/graphicEngineVGA/spriteVisibleReg_31_reg/Q
                         net (fo=2, routed)           0.131     1.705    gameTop/graphicEngineVGA/spriteVisibleReg_31
    SLICE_X57Y92         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_31_pipeReg__1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.833     1.961    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X57Y92         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_31_pipeReg__1_reg/C
                         clock pessimism             -0.478     1.483    
    SLICE_X57Y92         FDRE (Hold_fdre_C_D)         0.017     1.500    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_31_pipeReg__1_reg
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34   gameTop/graphicEngineVGA/backTileMemories_0/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y35   gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y32   gameTop/graphicEngineVGA/spriteMemories_31/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y81   pipeResetReg_0_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y81   pipeResetReg_1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y81   pipeResetReg_2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y81   pipeResetReg_3_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y77   pipeResetReg_4_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y77   syncResetInput_REG_1_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y77   gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y77   gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y77   gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y77   gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y81   gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y81   gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y81   pipeResetReg_0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y81   pipeResetReg_0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y81   pipeResetReg_1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y81   pipeResetReg_1_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y77   gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y77   gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y77   gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y77   gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y81   gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y81   gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y81   pipeResetReg_0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y81   pipeResetReg_0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y81   pipeResetReg_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y81   pipeResetReg_1_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.722ns  (logic 4.146ns (47.528%)  route 4.577ns (52.472%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.542     5.063    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.478     5.541 r  gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg/Q
                         net (fo=1, routed)           4.577    10.118    io_Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.668    13.785 r  io_Hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.785    io_Hsync
    P19                                                               r  io_Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.340ns  (logic 4.158ns (49.860%)  route 4.182ns (50.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.542     5.063    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.478     5.541 r  gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg/Q
                         net (fo=1, routed)           4.182     9.723    io_Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.680    13.403 r  io_Vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.403    io_Vsync
    R19                                                               r  io_Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.124ns  (logic 4.037ns (49.689%)  route 4.087ns (50.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.542     5.063    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X42Y80         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518     5.581 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/Q
                         net (fo=1, routed)           4.087     9.668    io_vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    13.187 r  io_vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.187    io_vgaBlue[2]
    K18                                                               r  io_vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.025ns  (logic 4.020ns (50.101%)  route 4.004ns (49.899%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.541     5.062    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X42Y79         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518     5.580 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/Q
                         net (fo=1, routed)           4.004     9.584    io_vgaRed_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         3.502    13.087 r  io_vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.087    io_vgaRed[3]
    N19                                                               r  io_vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.008ns  (logic 4.042ns (50.473%)  route 3.966ns (49.527%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.541     5.062    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X42Y79         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518     5.580 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/Q
                         net (fo=1, routed)           3.966     9.546    io_vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    13.070 r  io_vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.070    io_vgaRed[2]
    J19                                                               r  io_vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.005ns  (logic 4.039ns (50.457%)  route 3.966ns (49.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.542     5.063    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X42Y80         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518     5.581 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.966     9.547    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         3.521    13.067 r  io_vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.067    io_vgaGreen[0]
    J17                                                               r  io_vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.991ns  (logic 4.013ns (50.221%)  route 3.978ns (49.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.542     5.063    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X42Y80         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518     5.581 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.978     9.559    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.495    13.054 r  io_vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.054    io_vgaBlue[0]
    N18                                                               r  io_vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.990ns  (logic 4.047ns (50.651%)  route 3.943ns (49.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.542     5.063    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X42Y80         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518     5.581 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/Q
                         net (fo=1, routed)           3.943     9.524    io_vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    13.053 r  io_vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.053    io_vgaGreen[2]
    G17                                                               r  io_vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.948ns  (logic 3.981ns (50.082%)  route 3.968ns (49.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.541     5.062    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/Q
                         net (fo=1, routed)           3.968     9.486    io_vgaBlue_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.525    13.010 r  io_vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.010    io_vgaBlue[3]
    J18                                                               r  io_vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.787ns  (logic 4.037ns (51.844%)  route 3.750ns (48.156%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.541     5.062    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X42Y79         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518     5.580 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.750     9.330    lopt_10
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.849 r  io_vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.849    io_vgaRed[1]
    H19                                                               r  io_vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_missingFrameError
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.363ns (80.141%)  route 0.338ns (19.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.590     1.473    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/Q
                         net (fo=2, routed)           0.338     1.952    io_missingFrameError_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.174 r  io_missingFrameError_OBUF_inst/O
                         net (fo=0)                   0.000     3.174    io_missingFrameError
    L1                                                                r  io_missingFrameError (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.418ns  (logic 1.348ns (55.730%)  route 1.070ns (44.270%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.552     1.435    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.070     2.647    lopt_6
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.853 r  io_vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.853    io_vgaGreen[1]
    H17                                                               r  io_vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.372ns (55.107%)  route 1.118ns (44.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.552     1.435    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/Q
                         net (fo=1, routed)           1.118     2.694    io_vgaGreen_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.926 r  io_vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.926    io_vgaGreen[3]
    D17                                                               r  io_vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.389ns (53.182%)  route 1.223ns (46.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.552     1.435    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X42Y79         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.223     2.822    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         1.225     4.046 r  io_vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.046    io_vgaRed[0]
    G19                                                               r  io_vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.661ns  (logic 1.346ns (50.559%)  route 1.316ns (49.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.552     1.435    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.316     2.892    lopt_2
    L18                  OBUF (Prop_obuf_I_O)         1.205     4.097 r  io_vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.097    io_vgaBlue[1]
    L18                                                               r  io_vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.663ns  (logic 1.384ns (51.974%)  route 1.279ns (48.026%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.552     1.435    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X42Y79         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.279     2.878    lopt_10
    H19                  OBUF (Prop_obuf_I_O)         1.220     4.099 r  io_vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.099    io_vgaRed[1]
    H19                                                               r  io_vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.747ns  (logic 1.367ns (49.745%)  route 1.381ns (50.255%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.552     1.435    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/Q
                         net (fo=1, routed)           1.381     2.957    io_vgaBlue_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.183 r  io_vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.183    io_vgaBlue[3]
    J18                                                               r  io_vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.748ns  (logic 1.361ns (49.518%)  route 1.387ns (50.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.553     1.436    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X42Y80         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.387     2.987    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     4.184 r  io_vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.184    io_vgaBlue[0]
    N18                                                               r  io_vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.749ns  (logic 1.394ns (50.707%)  route 1.355ns (49.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.553     1.436    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X42Y80         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/Q
                         net (fo=1, routed)           1.355     2.955    io_vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     4.185 r  io_vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.185    io_vgaGreen[2]
    G17                                                               r  io_vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.752ns  (logic 1.386ns (50.366%)  route 1.366ns (49.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.553     1.436    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X42Y80         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.366     2.966    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         1.222     4.188 r  io_vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.188    io_vgaGreen[0]
    J17                                                               r  io_vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_btnD
                            (input port)
  Destination:            gameTop/btnDState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.943ns  (logic 1.452ns (24.438%)  route 4.491ns (75.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  io_btnD (IN)
                         net (fo=0)                   0.000     0.000    io_btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  io_btnD_IBUF_inst/O
                         net (fo=1, routed)           4.491     5.943    gameTop/io_btnD_IBUF
    SLICE_X54Y81         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.432     4.773    gameTop/clock_IBUF_BUFG
    SLICE_X54Y81         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnU
                            (input port)
  Destination:            gameTop/btnUState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.873ns  (logic 1.454ns (24.751%)  route 4.420ns (75.249%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  io_btnU (IN)
                         net (fo=0)                   0.000     0.000    io_btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  io_btnU_IBUF_inst/O
                         net (fo=1, routed)           4.420     5.873    gameTop/io_btnU_IBUF
    SLICE_X54Y81         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.432     4.773    gameTop/clock_IBUF_BUFG
    SLICE_X54Y81         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            syncResetInput_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.141ns  (logic 1.456ns (46.354%)  route 1.685ns (53.646%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.685     3.141    reset_IBUF
    SLICE_X58Y77         FDRE                                         r  syncResetInput_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.494     4.835    clock_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  syncResetInput_REG_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            syncResetInput_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.224ns (24.987%)  route 0.673ns (75.013%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.673     0.897    reset_IBUF
    SLICE_X58Y77         FDRE                                         r  syncResetInput_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.849     1.976    clock_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  syncResetInput_REG_reg/C

Slack:                    inf
  Source:                 io_btnU
                            (input port)
  Destination:            gameTop/btnUState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.283ns  (logic 0.222ns (9.720%)  route 2.061ns (90.280%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  io_btnU (IN)
                         net (fo=0)                   0.000     0.000    io_btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  io_btnU_IBUF_inst/O
                         net (fo=1, routed)           2.061     2.283    gameTop/io_btnU_IBUF
    SLICE_X54Y81         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.825     1.953    gameTop/clock_IBUF_BUFG
    SLICE_X54Y81         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnD
                            (input port)
  Destination:            gameTop/btnDState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.296ns  (logic 0.221ns (9.604%)  route 2.076ns (90.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  io_btnD (IN)
                         net (fo=0)                   0.000     0.000    io_btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_btnD_IBUF_inst/O
                         net (fo=1, routed)           2.076     2.296    gameTop/io_btnD_IBUF
    SLICE_X54Y81         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.825     1.953    gameTop/clock_IBUF_BUFG
    SLICE_X54Y81         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/C





