Release 14.2 Map P.28xd (nt)
Xilinx Map Application Log File for Design 'system'

Design Information
------------------
Command Line   : map -o system_map.ncd -pr b -ol high -timing -detail system.ngd
system.pcf 
Target Device  : xc3s1000
Target Package : ft256
Target Speed   : -4
Mapper Version : spartan3 -- $Revision: 1.55 $
Mapped Date    : Wed Dec 16 10:10:20 2015

Mapping design into LUTs...
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_camera_interface_0_c12_pin_BUFGP/camera_interface_0_c12_pin_B
   UFGP/BUFG" (output signal=camera_interface_0_c12_pin_BUFGP) has a mix of
   clock and non-clock loads. The non-clock loads are:
   Pin D of camera_interface_0/camera_interface_0/U3/U3/PXL_CLK2
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 18 secs 
Total CPU  time at the beginning of Placer: 15 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:50138bf0) REAL time: 21 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:50138bf0) REAL time: 21 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:8edc7070) REAL time: 21 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:ea98571e) REAL time: 23 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:ea98571e) REAL time: 23 secs 

Phase 6.4  Local Placement Optimization
......................
..........................................
Phase 6.4  Local Placement Optimization (Checksum:ea98571e) REAL time: 34 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:ea98571e) REAL time: 34 secs 

Phase 8.8  Global Placement
.....................
..........................................................................................................................................................................................................
.........
.........................................................
.................
................
...............
Phase 8.8  Global Placement (Checksum:23e20e0b) REAL time: 58 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:23e20e0b) REAL time: 58 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:23e20e0b) REAL time: 58 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:2b85881f) REAL time: 1 mins 17 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:2b85881f) REAL time: 1 mins 17 secs 

Total REAL time to Placer completion: 1 mins 18 secs 
Total CPU  time to Placer completion: 1 mins 14 secs 
Running post-placement packing...
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    3
Logic Utilization:
  Number of Slice Flip Flops:         1,536 out of  15,360   10%
  Number of 4 input LUTs:             8,403 out of  15,360   54%
Logic Distribution:
  Number of occupied Slices:          4,711 out of   7,680   61%
    Number of Slices containing only related logic:   4,711 out of   4,711 100%
    Number of Slices containing unrelated logic:          0 out of   4,711   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       8,511 out of  15,360   55%
    Number used as logic:             3,864
    Number used as a route-thru:        108
    Number used for Dual Port RAMs:   4,352
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     187

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 37 out of     173   21%
    IOB Flip Flops:                      20
  Number of RAMB16s:                     22 out of      24   91%
  Number of MULT18X18s:                   5 out of      24   20%
  Number of BUFGMUXs:                     5 out of       8   62%
  Number of DCMs:                         1 out of       4   25%
  Number of BSCANs:                       1 out of       1  100%

Average Fanout of Non-Clock Nets:                5.34

Peak Memory Usage:  308 MB
Total REAL time to MAP completion:  1 mins 22 secs 
Total CPU time to MAP completion:   1 mins 18 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.
