// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel_mmult (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_M_real_address0,
        a_M_real_ce0,
        a_M_real_q0,
        a_M_real1_address0,
        a_M_real1_ce0,
        a_M_real1_q0,
        a_M_real2_address0,
        a_M_real2_ce0,
        a_M_real2_q0,
        a_M_real3_address0,
        a_M_real3_ce0,
        a_M_real3_q0,
        a_M_real4_address0,
        a_M_real4_ce0,
        a_M_real4_q0,
        a_M_real5_address0,
        a_M_real5_ce0,
        a_M_real5_q0,
        a_M_real6_address0,
        a_M_real6_ce0,
        a_M_real6_q0,
        a_M_real7_address0,
        a_M_real7_ce0,
        a_M_real7_q0,
        a_M_real8_address0,
        a_M_real8_ce0,
        a_M_real8_q0,
        a_M_real9_address0,
        a_M_real9_ce0,
        a_M_real9_q0,
        a_M_real10_address0,
        a_M_real10_ce0,
        a_M_real10_q0,
        a_M_real11_address0,
        a_M_real11_ce0,
        a_M_real11_q0,
        a_M_real12_address0,
        a_M_real12_ce0,
        a_M_real12_q0,
        a_M_real13_address0,
        a_M_real13_ce0,
        a_M_real13_q0,
        a_M_real14_address0,
        a_M_real14_ce0,
        a_M_real14_q0,
        a_M_real15_address0,
        a_M_real15_ce0,
        a_M_real15_q0,
        a_M_real16_address0,
        a_M_real16_ce0,
        a_M_real16_q0,
        a_M_real17_address0,
        a_M_real17_ce0,
        a_M_real17_q0,
        a_M_real18_address0,
        a_M_real18_ce0,
        a_M_real18_q0,
        a_M_real19_address0,
        a_M_real19_ce0,
        a_M_real19_q0,
        a_M_real20_address0,
        a_M_real20_ce0,
        a_M_real20_q0,
        a_M_real21_address0,
        a_M_real21_ce0,
        a_M_real21_q0,
        a_M_real22_address0,
        a_M_real22_ce0,
        a_M_real22_q0,
        a_M_real23_address0,
        a_M_real23_ce0,
        a_M_real23_q0,
        a_M_real24_address0,
        a_M_real24_ce0,
        a_M_real24_q0,
        a_M_real25_address0,
        a_M_real25_ce0,
        a_M_real25_q0,
        a_M_real26_address0,
        a_M_real26_ce0,
        a_M_real26_q0,
        a_M_real27_address0,
        a_M_real27_ce0,
        a_M_real27_q0,
        a_M_real28_address0,
        a_M_real28_ce0,
        a_M_real28_q0,
        a_M_real29_address0,
        a_M_real29_ce0,
        a_M_real29_q0,
        a_M_real30_address0,
        a_M_real30_ce0,
        a_M_real30_q0,
        a_M_real31_address0,
        a_M_real31_ce0,
        a_M_real31_q0,
        a_M_real32_address0,
        a_M_real32_ce0,
        a_M_real32_q0,
        a_M_real33_address0,
        a_M_real33_ce0,
        a_M_real33_q0,
        a_M_real34_address0,
        a_M_real34_ce0,
        a_M_real34_q0,
        a_M_real35_address0,
        a_M_real35_ce0,
        a_M_real35_q0,
        a_M_real36_address0,
        a_M_real36_ce0,
        a_M_real36_q0,
        a_M_real37_address0,
        a_M_real37_ce0,
        a_M_real37_q0,
        a_M_real38_address0,
        a_M_real38_ce0,
        a_M_real38_q0,
        a_M_real39_address0,
        a_M_real39_ce0,
        a_M_real39_q0,
        a_M_real40_address0,
        a_M_real40_ce0,
        a_M_real40_q0,
        a_M_real41_address0,
        a_M_real41_ce0,
        a_M_real41_q0,
        a_M_real42_address0,
        a_M_real42_ce0,
        a_M_real42_q0,
        a_M_real43_address0,
        a_M_real43_ce0,
        a_M_real43_q0,
        a_M_real44_address0,
        a_M_real44_ce0,
        a_M_real44_q0,
        a_M_real45_address0,
        a_M_real45_ce0,
        a_M_real45_q0,
        a_M_real46_address0,
        a_M_real46_ce0,
        a_M_real46_q0,
        a_M_real47_address0,
        a_M_real47_ce0,
        a_M_real47_q0,
        a_M_real48_address0,
        a_M_real48_ce0,
        a_M_real48_q0,
        a_M_real49_address0,
        a_M_real49_ce0,
        a_M_real49_q0,
        a_M_real50_address0,
        a_M_real50_ce0,
        a_M_real50_q0,
        a_M_real51_address0,
        a_M_real51_ce0,
        a_M_real51_q0,
        a_M_real52_address0,
        a_M_real52_ce0,
        a_M_real52_q0,
        a_M_real53_address0,
        a_M_real53_ce0,
        a_M_real53_q0,
        a_M_real54_address0,
        a_M_real54_ce0,
        a_M_real54_q0,
        a_M_real55_address0,
        a_M_real55_ce0,
        a_M_real55_q0,
        a_M_real56_address0,
        a_M_real56_ce0,
        a_M_real56_q0,
        a_M_real57_address0,
        a_M_real57_ce0,
        a_M_real57_q0,
        a_M_real58_address0,
        a_M_real58_ce0,
        a_M_real58_q0,
        a_M_real59_address0,
        a_M_real59_ce0,
        a_M_real59_q0,
        a_M_real60_address0,
        a_M_real60_ce0,
        a_M_real60_q0,
        a_M_real61_address0,
        a_M_real61_ce0,
        a_M_real61_q0,
        a_M_real62_address0,
        a_M_real62_ce0,
        a_M_real62_q0,
        a_M_real63_address0,
        a_M_real63_ce0,
        a_M_real63_q0,
        a_M_imag_address0,
        a_M_imag_ce0,
        a_M_imag_q0,
        a_M_imag64_address0,
        a_M_imag64_ce0,
        a_M_imag64_q0,
        a_M_imag65_address0,
        a_M_imag65_ce0,
        a_M_imag65_q0,
        a_M_imag66_address0,
        a_M_imag66_ce0,
        a_M_imag66_q0,
        a_M_imag67_address0,
        a_M_imag67_ce0,
        a_M_imag67_q0,
        a_M_imag68_address0,
        a_M_imag68_ce0,
        a_M_imag68_q0,
        a_M_imag69_address0,
        a_M_imag69_ce0,
        a_M_imag69_q0,
        a_M_imag70_address0,
        a_M_imag70_ce0,
        a_M_imag70_q0,
        a_M_imag71_address0,
        a_M_imag71_ce0,
        a_M_imag71_q0,
        a_M_imag72_address0,
        a_M_imag72_ce0,
        a_M_imag72_q0,
        a_M_imag73_address0,
        a_M_imag73_ce0,
        a_M_imag73_q0,
        a_M_imag74_address0,
        a_M_imag74_ce0,
        a_M_imag74_q0,
        a_M_imag75_address0,
        a_M_imag75_ce0,
        a_M_imag75_q0,
        a_M_imag76_address0,
        a_M_imag76_ce0,
        a_M_imag76_q0,
        a_M_imag77_address0,
        a_M_imag77_ce0,
        a_M_imag77_q0,
        a_M_imag78_address0,
        a_M_imag78_ce0,
        a_M_imag78_q0,
        a_M_imag79_address0,
        a_M_imag79_ce0,
        a_M_imag79_q0,
        a_M_imag80_address0,
        a_M_imag80_ce0,
        a_M_imag80_q0,
        a_M_imag81_address0,
        a_M_imag81_ce0,
        a_M_imag81_q0,
        a_M_imag82_address0,
        a_M_imag82_ce0,
        a_M_imag82_q0,
        a_M_imag83_address0,
        a_M_imag83_ce0,
        a_M_imag83_q0,
        a_M_imag84_address0,
        a_M_imag84_ce0,
        a_M_imag84_q0,
        a_M_imag85_address0,
        a_M_imag85_ce0,
        a_M_imag85_q0,
        a_M_imag86_address0,
        a_M_imag86_ce0,
        a_M_imag86_q0,
        a_M_imag87_address0,
        a_M_imag87_ce0,
        a_M_imag87_q0,
        a_M_imag88_address0,
        a_M_imag88_ce0,
        a_M_imag88_q0,
        a_M_imag89_address0,
        a_M_imag89_ce0,
        a_M_imag89_q0,
        a_M_imag90_address0,
        a_M_imag90_ce0,
        a_M_imag90_q0,
        a_M_imag91_address0,
        a_M_imag91_ce0,
        a_M_imag91_q0,
        a_M_imag92_address0,
        a_M_imag92_ce0,
        a_M_imag92_q0,
        a_M_imag93_address0,
        a_M_imag93_ce0,
        a_M_imag93_q0,
        a_M_imag94_address0,
        a_M_imag94_ce0,
        a_M_imag94_q0,
        a_M_imag95_address0,
        a_M_imag95_ce0,
        a_M_imag95_q0,
        a_M_imag96_address0,
        a_M_imag96_ce0,
        a_M_imag96_q0,
        a_M_imag97_address0,
        a_M_imag97_ce0,
        a_M_imag97_q0,
        a_M_imag98_address0,
        a_M_imag98_ce0,
        a_M_imag98_q0,
        a_M_imag99_address0,
        a_M_imag99_ce0,
        a_M_imag99_q0,
        a_M_imag100_address0,
        a_M_imag100_ce0,
        a_M_imag100_q0,
        a_M_imag101_address0,
        a_M_imag101_ce0,
        a_M_imag101_q0,
        a_M_imag102_address0,
        a_M_imag102_ce0,
        a_M_imag102_q0,
        a_M_imag103_address0,
        a_M_imag103_ce0,
        a_M_imag103_q0,
        a_M_imag104_address0,
        a_M_imag104_ce0,
        a_M_imag104_q0,
        a_M_imag105_address0,
        a_M_imag105_ce0,
        a_M_imag105_q0,
        a_M_imag106_address0,
        a_M_imag106_ce0,
        a_M_imag106_q0,
        a_M_imag107_address0,
        a_M_imag107_ce0,
        a_M_imag107_q0,
        a_M_imag108_address0,
        a_M_imag108_ce0,
        a_M_imag108_q0,
        a_M_imag109_address0,
        a_M_imag109_ce0,
        a_M_imag109_q0,
        a_M_imag110_address0,
        a_M_imag110_ce0,
        a_M_imag110_q0,
        a_M_imag111_address0,
        a_M_imag111_ce0,
        a_M_imag111_q0,
        a_M_imag112_address0,
        a_M_imag112_ce0,
        a_M_imag112_q0,
        a_M_imag113_address0,
        a_M_imag113_ce0,
        a_M_imag113_q0,
        a_M_imag114_address0,
        a_M_imag114_ce0,
        a_M_imag114_q0,
        a_M_imag115_address0,
        a_M_imag115_ce0,
        a_M_imag115_q0,
        a_M_imag116_address0,
        a_M_imag116_ce0,
        a_M_imag116_q0,
        a_M_imag117_address0,
        a_M_imag117_ce0,
        a_M_imag117_q0,
        a_M_imag118_address0,
        a_M_imag118_ce0,
        a_M_imag118_q0,
        a_M_imag119_address0,
        a_M_imag119_ce0,
        a_M_imag119_q0,
        a_M_imag120_address0,
        a_M_imag120_ce0,
        a_M_imag120_q0,
        a_M_imag121_address0,
        a_M_imag121_ce0,
        a_M_imag121_q0,
        a_M_imag122_address0,
        a_M_imag122_ce0,
        a_M_imag122_q0,
        a_M_imag123_address0,
        a_M_imag123_ce0,
        a_M_imag123_q0,
        a_M_imag124_address0,
        a_M_imag124_ce0,
        a_M_imag124_q0,
        a_M_imag125_address0,
        a_M_imag125_ce0,
        a_M_imag125_q0,
        a_M_imag126_address0,
        a_M_imag126_ce0,
        a_M_imag126_q0,
        b_M_real_0_address0,
        b_M_real_0_ce0,
        b_M_real_0_q0,
        b_M_real_1_address0,
        b_M_real_1_ce0,
        b_M_real_1_q0,
        b_M_real_2_address0,
        b_M_real_2_ce0,
        b_M_real_2_q0,
        b_M_real_3_address0,
        b_M_real_3_ce0,
        b_M_real_3_q0,
        b_M_real_4_address0,
        b_M_real_4_ce0,
        b_M_real_4_q0,
        b_M_real_5_address0,
        b_M_real_5_ce0,
        b_M_real_5_q0,
        b_M_real_6_address0,
        b_M_real_6_ce0,
        b_M_real_6_q0,
        b_M_real_7_address0,
        b_M_real_7_ce0,
        b_M_real_7_q0,
        b_M_real_8_address0,
        b_M_real_8_ce0,
        b_M_real_8_q0,
        b_M_real_9_address0,
        b_M_real_9_ce0,
        b_M_real_9_q0,
        b_M_real_10_address0,
        b_M_real_10_ce0,
        b_M_real_10_q0,
        b_M_real_11_address0,
        b_M_real_11_ce0,
        b_M_real_11_q0,
        b_M_real_12_address0,
        b_M_real_12_ce0,
        b_M_real_12_q0,
        b_M_real_13_address0,
        b_M_real_13_ce0,
        b_M_real_13_q0,
        b_M_real_14_address0,
        b_M_real_14_ce0,
        b_M_real_14_q0,
        b_M_real_15_address0,
        b_M_real_15_ce0,
        b_M_real_15_q0,
        b_M_real_16_address0,
        b_M_real_16_ce0,
        b_M_real_16_q0,
        b_M_real_17_address0,
        b_M_real_17_ce0,
        b_M_real_17_q0,
        b_M_real_18_address0,
        b_M_real_18_ce0,
        b_M_real_18_q0,
        b_M_real_19_address0,
        b_M_real_19_ce0,
        b_M_real_19_q0,
        b_M_real_20_address0,
        b_M_real_20_ce0,
        b_M_real_20_q0,
        b_M_real_21_address0,
        b_M_real_21_ce0,
        b_M_real_21_q0,
        b_M_real_22_address0,
        b_M_real_22_ce0,
        b_M_real_22_q0,
        b_M_real_23_address0,
        b_M_real_23_ce0,
        b_M_real_23_q0,
        b_M_real_24_address0,
        b_M_real_24_ce0,
        b_M_real_24_q0,
        b_M_real_25_address0,
        b_M_real_25_ce0,
        b_M_real_25_q0,
        b_M_real_26_address0,
        b_M_real_26_ce0,
        b_M_real_26_q0,
        b_M_real_27_address0,
        b_M_real_27_ce0,
        b_M_real_27_q0,
        b_M_real_28_address0,
        b_M_real_28_ce0,
        b_M_real_28_q0,
        b_M_real_29_address0,
        b_M_real_29_ce0,
        b_M_real_29_q0,
        b_M_real_30_address0,
        b_M_real_30_ce0,
        b_M_real_30_q0,
        b_M_real_31_address0,
        b_M_real_31_ce0,
        b_M_real_31_q0,
        b_M_real_32_address0,
        b_M_real_32_ce0,
        b_M_real_32_q0,
        b_M_real_33_address0,
        b_M_real_33_ce0,
        b_M_real_33_q0,
        b_M_real_34_address0,
        b_M_real_34_ce0,
        b_M_real_34_q0,
        b_M_real_35_address0,
        b_M_real_35_ce0,
        b_M_real_35_q0,
        b_M_real_36_address0,
        b_M_real_36_ce0,
        b_M_real_36_q0,
        b_M_real_37_address0,
        b_M_real_37_ce0,
        b_M_real_37_q0,
        b_M_real_38_address0,
        b_M_real_38_ce0,
        b_M_real_38_q0,
        b_M_real_39_address0,
        b_M_real_39_ce0,
        b_M_real_39_q0,
        b_M_real_40_address0,
        b_M_real_40_ce0,
        b_M_real_40_q0,
        b_M_real_41_address0,
        b_M_real_41_ce0,
        b_M_real_41_q0,
        b_M_real_42_address0,
        b_M_real_42_ce0,
        b_M_real_42_q0,
        b_M_real_43_address0,
        b_M_real_43_ce0,
        b_M_real_43_q0,
        b_M_real_44_address0,
        b_M_real_44_ce0,
        b_M_real_44_q0,
        b_M_real_45_address0,
        b_M_real_45_ce0,
        b_M_real_45_q0,
        b_M_real_46_address0,
        b_M_real_46_ce0,
        b_M_real_46_q0,
        b_M_real_47_address0,
        b_M_real_47_ce0,
        b_M_real_47_q0,
        b_M_real_48_address0,
        b_M_real_48_ce0,
        b_M_real_48_q0,
        b_M_real_49_address0,
        b_M_real_49_ce0,
        b_M_real_49_q0,
        b_M_real_50_address0,
        b_M_real_50_ce0,
        b_M_real_50_q0,
        b_M_real_51_address0,
        b_M_real_51_ce0,
        b_M_real_51_q0,
        b_M_real_52_address0,
        b_M_real_52_ce0,
        b_M_real_52_q0,
        b_M_real_53_address0,
        b_M_real_53_ce0,
        b_M_real_53_q0,
        b_M_real_54_address0,
        b_M_real_54_ce0,
        b_M_real_54_q0,
        b_M_real_55_address0,
        b_M_real_55_ce0,
        b_M_real_55_q0,
        b_M_real_56_address0,
        b_M_real_56_ce0,
        b_M_real_56_q0,
        b_M_real_57_address0,
        b_M_real_57_ce0,
        b_M_real_57_q0,
        b_M_real_58_address0,
        b_M_real_58_ce0,
        b_M_real_58_q0,
        b_M_real_59_address0,
        b_M_real_59_ce0,
        b_M_real_59_q0,
        b_M_real_60_address0,
        b_M_real_60_ce0,
        b_M_real_60_q0,
        b_M_real_61_address0,
        b_M_real_61_ce0,
        b_M_real_61_q0,
        b_M_real_62_address0,
        b_M_real_62_ce0,
        b_M_real_62_q0,
        b_M_real_63_address0,
        b_M_real_63_ce0,
        b_M_real_63_q0,
        b_M_imag_0_address0,
        b_M_imag_0_ce0,
        b_M_imag_0_q0,
        b_M_imag_1_address0,
        b_M_imag_1_ce0,
        b_M_imag_1_q0,
        b_M_imag_2_address0,
        b_M_imag_2_ce0,
        b_M_imag_2_q0,
        b_M_imag_3_address0,
        b_M_imag_3_ce0,
        b_M_imag_3_q0,
        b_M_imag_4_address0,
        b_M_imag_4_ce0,
        b_M_imag_4_q0,
        b_M_imag_5_address0,
        b_M_imag_5_ce0,
        b_M_imag_5_q0,
        b_M_imag_6_address0,
        b_M_imag_6_ce0,
        b_M_imag_6_q0,
        b_M_imag_7_address0,
        b_M_imag_7_ce0,
        b_M_imag_7_q0,
        b_M_imag_8_address0,
        b_M_imag_8_ce0,
        b_M_imag_8_q0,
        b_M_imag_9_address0,
        b_M_imag_9_ce0,
        b_M_imag_9_q0,
        b_M_imag_10_address0,
        b_M_imag_10_ce0,
        b_M_imag_10_q0,
        b_M_imag_11_address0,
        b_M_imag_11_ce0,
        b_M_imag_11_q0,
        b_M_imag_12_address0,
        b_M_imag_12_ce0,
        b_M_imag_12_q0,
        b_M_imag_13_address0,
        b_M_imag_13_ce0,
        b_M_imag_13_q0,
        b_M_imag_14_address0,
        b_M_imag_14_ce0,
        b_M_imag_14_q0,
        b_M_imag_15_address0,
        b_M_imag_15_ce0,
        b_M_imag_15_q0,
        b_M_imag_16_address0,
        b_M_imag_16_ce0,
        b_M_imag_16_q0,
        b_M_imag_17_address0,
        b_M_imag_17_ce0,
        b_M_imag_17_q0,
        b_M_imag_18_address0,
        b_M_imag_18_ce0,
        b_M_imag_18_q0,
        b_M_imag_19_address0,
        b_M_imag_19_ce0,
        b_M_imag_19_q0,
        b_M_imag_20_address0,
        b_M_imag_20_ce0,
        b_M_imag_20_q0,
        b_M_imag_21_address0,
        b_M_imag_21_ce0,
        b_M_imag_21_q0,
        b_M_imag_22_address0,
        b_M_imag_22_ce0,
        b_M_imag_22_q0,
        b_M_imag_23_address0,
        b_M_imag_23_ce0,
        b_M_imag_23_q0,
        b_M_imag_24_address0,
        b_M_imag_24_ce0,
        b_M_imag_24_q0,
        b_M_imag_25_address0,
        b_M_imag_25_ce0,
        b_M_imag_25_q0,
        b_M_imag_26_address0,
        b_M_imag_26_ce0,
        b_M_imag_26_q0,
        b_M_imag_27_address0,
        b_M_imag_27_ce0,
        b_M_imag_27_q0,
        b_M_imag_28_address0,
        b_M_imag_28_ce0,
        b_M_imag_28_q0,
        b_M_imag_29_address0,
        b_M_imag_29_ce0,
        b_M_imag_29_q0,
        b_M_imag_30_address0,
        b_M_imag_30_ce0,
        b_M_imag_30_q0,
        b_M_imag_31_address0,
        b_M_imag_31_ce0,
        b_M_imag_31_q0,
        b_M_imag_32_address0,
        b_M_imag_32_ce0,
        b_M_imag_32_q0,
        b_M_imag_33_address0,
        b_M_imag_33_ce0,
        b_M_imag_33_q0,
        b_M_imag_34_address0,
        b_M_imag_34_ce0,
        b_M_imag_34_q0,
        b_M_imag_35_address0,
        b_M_imag_35_ce0,
        b_M_imag_35_q0,
        b_M_imag_36_address0,
        b_M_imag_36_ce0,
        b_M_imag_36_q0,
        b_M_imag_37_address0,
        b_M_imag_37_ce0,
        b_M_imag_37_q0,
        b_M_imag_38_address0,
        b_M_imag_38_ce0,
        b_M_imag_38_q0,
        b_M_imag_39_address0,
        b_M_imag_39_ce0,
        b_M_imag_39_q0,
        b_M_imag_40_address0,
        b_M_imag_40_ce0,
        b_M_imag_40_q0,
        b_M_imag_41_address0,
        b_M_imag_41_ce0,
        b_M_imag_41_q0,
        b_M_imag_42_address0,
        b_M_imag_42_ce0,
        b_M_imag_42_q0,
        b_M_imag_43_address0,
        b_M_imag_43_ce0,
        b_M_imag_43_q0,
        b_M_imag_44_address0,
        b_M_imag_44_ce0,
        b_M_imag_44_q0,
        b_M_imag_45_address0,
        b_M_imag_45_ce0,
        b_M_imag_45_q0,
        b_M_imag_46_address0,
        b_M_imag_46_ce0,
        b_M_imag_46_q0,
        b_M_imag_47_address0,
        b_M_imag_47_ce0,
        b_M_imag_47_q0,
        b_M_imag_48_address0,
        b_M_imag_48_ce0,
        b_M_imag_48_q0,
        b_M_imag_49_address0,
        b_M_imag_49_ce0,
        b_M_imag_49_q0,
        b_M_imag_50_address0,
        b_M_imag_50_ce0,
        b_M_imag_50_q0,
        b_M_imag_51_address0,
        b_M_imag_51_ce0,
        b_M_imag_51_q0,
        b_M_imag_52_address0,
        b_M_imag_52_ce0,
        b_M_imag_52_q0,
        b_M_imag_53_address0,
        b_M_imag_53_ce0,
        b_M_imag_53_q0,
        b_M_imag_54_address0,
        b_M_imag_54_ce0,
        b_M_imag_54_q0,
        b_M_imag_55_address0,
        b_M_imag_55_ce0,
        b_M_imag_55_q0,
        b_M_imag_56_address0,
        b_M_imag_56_ce0,
        b_M_imag_56_q0,
        b_M_imag_57_address0,
        b_M_imag_57_ce0,
        b_M_imag_57_q0,
        b_M_imag_58_address0,
        b_M_imag_58_ce0,
        b_M_imag_58_q0,
        b_M_imag_59_address0,
        b_M_imag_59_ce0,
        b_M_imag_59_q0,
        b_M_imag_60_address0,
        b_M_imag_60_ce0,
        b_M_imag_60_q0,
        b_M_imag_61_address0,
        b_M_imag_61_ce0,
        b_M_imag_61_q0,
        b_M_imag_62_address0,
        b_M_imag_62_ce0,
        b_M_imag_62_q0,
        b_M_imag_63_address0,
        b_M_imag_63_ce0,
        b_M_imag_63_q0,
        out_M_real_0_0_read,
        out_M_real_0_1_read,
        out_M_real_1_0_read,
        out_M_real_1_1_read,
        out_M_real_2_0_read,
        out_M_real_2_1_read,
        out_M_real_3_0_read,
        out_M_real_3_1_read,
        out_M_real_4_0_read,
        out_M_real_4_1_read,
        out_M_real_5_0_read,
        out_M_real_5_1_read,
        out_M_real_6_0_read,
        out_M_real_6_1_read,
        out_M_real_7_0_read,
        out_M_real_7_1_read,
        out_M_imag_0_0_read,
        out_M_imag_0_1_read,
        out_M_imag_1_0_read,
        out_M_imag_1_1_read,
        out_M_imag_2_0_read,
        out_M_imag_2_1_read,
        out_M_imag_3_0_read,
        out_M_imag_3_1_read,
        out_M_imag_4_0_read,
        out_M_imag_4_1_read,
        out_M_imag_5_0_read,
        out_M_imag_5_1_read,
        out_M_imag_6_0_read,
        out_M_imag_6_1_read,
        out_M_imag_7_0_read,
        out_M_imag_7_1_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_pp0_stage0 = 9'd4;
parameter    ap_ST_fsm_pp0_stage1 = 9'd8;
parameter    ap_ST_fsm_pp0_stage2 = 9'd16;
parameter    ap_ST_fsm_pp0_stage3 = 9'd32;
parameter    ap_ST_fsm_state19 = 9'd64;
parameter    ap_ST_fsm_state20 = 9'd128;
parameter    ap_ST_fsm_state21 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] a_M_real_address0;
output   a_M_real_ce0;
input  [31:0] a_M_real_q0;
output  [9:0] a_M_real1_address0;
output   a_M_real1_ce0;
input  [31:0] a_M_real1_q0;
output  [9:0] a_M_real2_address0;
output   a_M_real2_ce0;
input  [31:0] a_M_real2_q0;
output  [9:0] a_M_real3_address0;
output   a_M_real3_ce0;
input  [31:0] a_M_real3_q0;
output  [9:0] a_M_real4_address0;
output   a_M_real4_ce0;
input  [31:0] a_M_real4_q0;
output  [9:0] a_M_real5_address0;
output   a_M_real5_ce0;
input  [31:0] a_M_real5_q0;
output  [9:0] a_M_real6_address0;
output   a_M_real6_ce0;
input  [31:0] a_M_real6_q0;
output  [9:0] a_M_real7_address0;
output   a_M_real7_ce0;
input  [31:0] a_M_real7_q0;
output  [9:0] a_M_real8_address0;
output   a_M_real8_ce0;
input  [31:0] a_M_real8_q0;
output  [9:0] a_M_real9_address0;
output   a_M_real9_ce0;
input  [31:0] a_M_real9_q0;
output  [9:0] a_M_real10_address0;
output   a_M_real10_ce0;
input  [31:0] a_M_real10_q0;
output  [9:0] a_M_real11_address0;
output   a_M_real11_ce0;
input  [31:0] a_M_real11_q0;
output  [9:0] a_M_real12_address0;
output   a_M_real12_ce0;
input  [31:0] a_M_real12_q0;
output  [9:0] a_M_real13_address0;
output   a_M_real13_ce0;
input  [31:0] a_M_real13_q0;
output  [9:0] a_M_real14_address0;
output   a_M_real14_ce0;
input  [31:0] a_M_real14_q0;
output  [9:0] a_M_real15_address0;
output   a_M_real15_ce0;
input  [31:0] a_M_real15_q0;
output  [9:0] a_M_real16_address0;
output   a_M_real16_ce0;
input  [31:0] a_M_real16_q0;
output  [9:0] a_M_real17_address0;
output   a_M_real17_ce0;
input  [31:0] a_M_real17_q0;
output  [9:0] a_M_real18_address0;
output   a_M_real18_ce0;
input  [31:0] a_M_real18_q0;
output  [9:0] a_M_real19_address0;
output   a_M_real19_ce0;
input  [31:0] a_M_real19_q0;
output  [9:0] a_M_real20_address0;
output   a_M_real20_ce0;
input  [31:0] a_M_real20_q0;
output  [9:0] a_M_real21_address0;
output   a_M_real21_ce0;
input  [31:0] a_M_real21_q0;
output  [9:0] a_M_real22_address0;
output   a_M_real22_ce0;
input  [31:0] a_M_real22_q0;
output  [9:0] a_M_real23_address0;
output   a_M_real23_ce0;
input  [31:0] a_M_real23_q0;
output  [9:0] a_M_real24_address0;
output   a_M_real24_ce0;
input  [31:0] a_M_real24_q0;
output  [9:0] a_M_real25_address0;
output   a_M_real25_ce0;
input  [31:0] a_M_real25_q0;
output  [9:0] a_M_real26_address0;
output   a_M_real26_ce0;
input  [31:0] a_M_real26_q0;
output  [9:0] a_M_real27_address0;
output   a_M_real27_ce0;
input  [31:0] a_M_real27_q0;
output  [9:0] a_M_real28_address0;
output   a_M_real28_ce0;
input  [31:0] a_M_real28_q0;
output  [9:0] a_M_real29_address0;
output   a_M_real29_ce0;
input  [31:0] a_M_real29_q0;
output  [9:0] a_M_real30_address0;
output   a_M_real30_ce0;
input  [31:0] a_M_real30_q0;
output  [9:0] a_M_real31_address0;
output   a_M_real31_ce0;
input  [31:0] a_M_real31_q0;
output  [9:0] a_M_real32_address0;
output   a_M_real32_ce0;
input  [31:0] a_M_real32_q0;
output  [9:0] a_M_real33_address0;
output   a_M_real33_ce0;
input  [31:0] a_M_real33_q0;
output  [9:0] a_M_real34_address0;
output   a_M_real34_ce0;
input  [31:0] a_M_real34_q0;
output  [9:0] a_M_real35_address0;
output   a_M_real35_ce0;
input  [31:0] a_M_real35_q0;
output  [9:0] a_M_real36_address0;
output   a_M_real36_ce0;
input  [31:0] a_M_real36_q0;
output  [9:0] a_M_real37_address0;
output   a_M_real37_ce0;
input  [31:0] a_M_real37_q0;
output  [9:0] a_M_real38_address0;
output   a_M_real38_ce0;
input  [31:0] a_M_real38_q0;
output  [9:0] a_M_real39_address0;
output   a_M_real39_ce0;
input  [31:0] a_M_real39_q0;
output  [9:0] a_M_real40_address0;
output   a_M_real40_ce0;
input  [31:0] a_M_real40_q0;
output  [9:0] a_M_real41_address0;
output   a_M_real41_ce0;
input  [31:0] a_M_real41_q0;
output  [9:0] a_M_real42_address0;
output   a_M_real42_ce0;
input  [31:0] a_M_real42_q0;
output  [9:0] a_M_real43_address0;
output   a_M_real43_ce0;
input  [31:0] a_M_real43_q0;
output  [9:0] a_M_real44_address0;
output   a_M_real44_ce0;
input  [31:0] a_M_real44_q0;
output  [9:0] a_M_real45_address0;
output   a_M_real45_ce0;
input  [31:0] a_M_real45_q0;
output  [9:0] a_M_real46_address0;
output   a_M_real46_ce0;
input  [31:0] a_M_real46_q0;
output  [9:0] a_M_real47_address0;
output   a_M_real47_ce0;
input  [31:0] a_M_real47_q0;
output  [9:0] a_M_real48_address0;
output   a_M_real48_ce0;
input  [31:0] a_M_real48_q0;
output  [9:0] a_M_real49_address0;
output   a_M_real49_ce0;
input  [31:0] a_M_real49_q0;
output  [9:0] a_M_real50_address0;
output   a_M_real50_ce0;
input  [31:0] a_M_real50_q0;
output  [9:0] a_M_real51_address0;
output   a_M_real51_ce0;
input  [31:0] a_M_real51_q0;
output  [9:0] a_M_real52_address0;
output   a_M_real52_ce0;
input  [31:0] a_M_real52_q0;
output  [9:0] a_M_real53_address0;
output   a_M_real53_ce0;
input  [31:0] a_M_real53_q0;
output  [9:0] a_M_real54_address0;
output   a_M_real54_ce0;
input  [31:0] a_M_real54_q0;
output  [9:0] a_M_real55_address0;
output   a_M_real55_ce0;
input  [31:0] a_M_real55_q0;
output  [9:0] a_M_real56_address0;
output   a_M_real56_ce0;
input  [31:0] a_M_real56_q0;
output  [9:0] a_M_real57_address0;
output   a_M_real57_ce0;
input  [31:0] a_M_real57_q0;
output  [9:0] a_M_real58_address0;
output   a_M_real58_ce0;
input  [31:0] a_M_real58_q0;
output  [9:0] a_M_real59_address0;
output   a_M_real59_ce0;
input  [31:0] a_M_real59_q0;
output  [9:0] a_M_real60_address0;
output   a_M_real60_ce0;
input  [31:0] a_M_real60_q0;
output  [9:0] a_M_real61_address0;
output   a_M_real61_ce0;
input  [31:0] a_M_real61_q0;
output  [9:0] a_M_real62_address0;
output   a_M_real62_ce0;
input  [31:0] a_M_real62_q0;
output  [9:0] a_M_real63_address0;
output   a_M_real63_ce0;
input  [31:0] a_M_real63_q0;
output  [9:0] a_M_imag_address0;
output   a_M_imag_ce0;
input  [31:0] a_M_imag_q0;
output  [9:0] a_M_imag64_address0;
output   a_M_imag64_ce0;
input  [31:0] a_M_imag64_q0;
output  [9:0] a_M_imag65_address0;
output   a_M_imag65_ce0;
input  [31:0] a_M_imag65_q0;
output  [9:0] a_M_imag66_address0;
output   a_M_imag66_ce0;
input  [31:0] a_M_imag66_q0;
output  [9:0] a_M_imag67_address0;
output   a_M_imag67_ce0;
input  [31:0] a_M_imag67_q0;
output  [9:0] a_M_imag68_address0;
output   a_M_imag68_ce0;
input  [31:0] a_M_imag68_q0;
output  [9:0] a_M_imag69_address0;
output   a_M_imag69_ce0;
input  [31:0] a_M_imag69_q0;
output  [9:0] a_M_imag70_address0;
output   a_M_imag70_ce0;
input  [31:0] a_M_imag70_q0;
output  [9:0] a_M_imag71_address0;
output   a_M_imag71_ce0;
input  [31:0] a_M_imag71_q0;
output  [9:0] a_M_imag72_address0;
output   a_M_imag72_ce0;
input  [31:0] a_M_imag72_q0;
output  [9:0] a_M_imag73_address0;
output   a_M_imag73_ce0;
input  [31:0] a_M_imag73_q0;
output  [9:0] a_M_imag74_address0;
output   a_M_imag74_ce0;
input  [31:0] a_M_imag74_q0;
output  [9:0] a_M_imag75_address0;
output   a_M_imag75_ce0;
input  [31:0] a_M_imag75_q0;
output  [9:0] a_M_imag76_address0;
output   a_M_imag76_ce0;
input  [31:0] a_M_imag76_q0;
output  [9:0] a_M_imag77_address0;
output   a_M_imag77_ce0;
input  [31:0] a_M_imag77_q0;
output  [9:0] a_M_imag78_address0;
output   a_M_imag78_ce0;
input  [31:0] a_M_imag78_q0;
output  [9:0] a_M_imag79_address0;
output   a_M_imag79_ce0;
input  [31:0] a_M_imag79_q0;
output  [9:0] a_M_imag80_address0;
output   a_M_imag80_ce0;
input  [31:0] a_M_imag80_q0;
output  [9:0] a_M_imag81_address0;
output   a_M_imag81_ce0;
input  [31:0] a_M_imag81_q0;
output  [9:0] a_M_imag82_address0;
output   a_M_imag82_ce0;
input  [31:0] a_M_imag82_q0;
output  [9:0] a_M_imag83_address0;
output   a_M_imag83_ce0;
input  [31:0] a_M_imag83_q0;
output  [9:0] a_M_imag84_address0;
output   a_M_imag84_ce0;
input  [31:0] a_M_imag84_q0;
output  [9:0] a_M_imag85_address0;
output   a_M_imag85_ce0;
input  [31:0] a_M_imag85_q0;
output  [9:0] a_M_imag86_address0;
output   a_M_imag86_ce0;
input  [31:0] a_M_imag86_q0;
output  [9:0] a_M_imag87_address0;
output   a_M_imag87_ce0;
input  [31:0] a_M_imag87_q0;
output  [9:0] a_M_imag88_address0;
output   a_M_imag88_ce0;
input  [31:0] a_M_imag88_q0;
output  [9:0] a_M_imag89_address0;
output   a_M_imag89_ce0;
input  [31:0] a_M_imag89_q0;
output  [9:0] a_M_imag90_address0;
output   a_M_imag90_ce0;
input  [31:0] a_M_imag90_q0;
output  [9:0] a_M_imag91_address0;
output   a_M_imag91_ce0;
input  [31:0] a_M_imag91_q0;
output  [9:0] a_M_imag92_address0;
output   a_M_imag92_ce0;
input  [31:0] a_M_imag92_q0;
output  [9:0] a_M_imag93_address0;
output   a_M_imag93_ce0;
input  [31:0] a_M_imag93_q0;
output  [9:0] a_M_imag94_address0;
output   a_M_imag94_ce0;
input  [31:0] a_M_imag94_q0;
output  [9:0] a_M_imag95_address0;
output   a_M_imag95_ce0;
input  [31:0] a_M_imag95_q0;
output  [9:0] a_M_imag96_address0;
output   a_M_imag96_ce0;
input  [31:0] a_M_imag96_q0;
output  [9:0] a_M_imag97_address0;
output   a_M_imag97_ce0;
input  [31:0] a_M_imag97_q0;
output  [9:0] a_M_imag98_address0;
output   a_M_imag98_ce0;
input  [31:0] a_M_imag98_q0;
output  [9:0] a_M_imag99_address0;
output   a_M_imag99_ce0;
input  [31:0] a_M_imag99_q0;
output  [9:0] a_M_imag100_address0;
output   a_M_imag100_ce0;
input  [31:0] a_M_imag100_q0;
output  [9:0] a_M_imag101_address0;
output   a_M_imag101_ce0;
input  [31:0] a_M_imag101_q0;
output  [9:0] a_M_imag102_address0;
output   a_M_imag102_ce0;
input  [31:0] a_M_imag102_q0;
output  [9:0] a_M_imag103_address0;
output   a_M_imag103_ce0;
input  [31:0] a_M_imag103_q0;
output  [9:0] a_M_imag104_address0;
output   a_M_imag104_ce0;
input  [31:0] a_M_imag104_q0;
output  [9:0] a_M_imag105_address0;
output   a_M_imag105_ce0;
input  [31:0] a_M_imag105_q0;
output  [9:0] a_M_imag106_address0;
output   a_M_imag106_ce0;
input  [31:0] a_M_imag106_q0;
output  [9:0] a_M_imag107_address0;
output   a_M_imag107_ce0;
input  [31:0] a_M_imag107_q0;
output  [9:0] a_M_imag108_address0;
output   a_M_imag108_ce0;
input  [31:0] a_M_imag108_q0;
output  [9:0] a_M_imag109_address0;
output   a_M_imag109_ce0;
input  [31:0] a_M_imag109_q0;
output  [9:0] a_M_imag110_address0;
output   a_M_imag110_ce0;
input  [31:0] a_M_imag110_q0;
output  [9:0] a_M_imag111_address0;
output   a_M_imag111_ce0;
input  [31:0] a_M_imag111_q0;
output  [9:0] a_M_imag112_address0;
output   a_M_imag112_ce0;
input  [31:0] a_M_imag112_q0;
output  [9:0] a_M_imag113_address0;
output   a_M_imag113_ce0;
input  [31:0] a_M_imag113_q0;
output  [9:0] a_M_imag114_address0;
output   a_M_imag114_ce0;
input  [31:0] a_M_imag114_q0;
output  [9:0] a_M_imag115_address0;
output   a_M_imag115_ce0;
input  [31:0] a_M_imag115_q0;
output  [9:0] a_M_imag116_address0;
output   a_M_imag116_ce0;
input  [31:0] a_M_imag116_q0;
output  [9:0] a_M_imag117_address0;
output   a_M_imag117_ce0;
input  [31:0] a_M_imag117_q0;
output  [9:0] a_M_imag118_address0;
output   a_M_imag118_ce0;
input  [31:0] a_M_imag118_q0;
output  [9:0] a_M_imag119_address0;
output   a_M_imag119_ce0;
input  [31:0] a_M_imag119_q0;
output  [9:0] a_M_imag120_address0;
output   a_M_imag120_ce0;
input  [31:0] a_M_imag120_q0;
output  [9:0] a_M_imag121_address0;
output   a_M_imag121_ce0;
input  [31:0] a_M_imag121_q0;
output  [9:0] a_M_imag122_address0;
output   a_M_imag122_ce0;
input  [31:0] a_M_imag122_q0;
output  [9:0] a_M_imag123_address0;
output   a_M_imag123_ce0;
input  [31:0] a_M_imag123_q0;
output  [9:0] a_M_imag124_address0;
output   a_M_imag124_ce0;
input  [31:0] a_M_imag124_q0;
output  [9:0] a_M_imag125_address0;
output   a_M_imag125_ce0;
input  [31:0] a_M_imag125_q0;
output  [9:0] a_M_imag126_address0;
output   a_M_imag126_ce0;
input  [31:0] a_M_imag126_q0;
output  [9:0] b_M_real_0_address0;
output   b_M_real_0_ce0;
input  [31:0] b_M_real_0_q0;
output  [9:0] b_M_real_1_address0;
output   b_M_real_1_ce0;
input  [31:0] b_M_real_1_q0;
output  [9:0] b_M_real_2_address0;
output   b_M_real_2_ce0;
input  [31:0] b_M_real_2_q0;
output  [9:0] b_M_real_3_address0;
output   b_M_real_3_ce0;
input  [31:0] b_M_real_3_q0;
output  [9:0] b_M_real_4_address0;
output   b_M_real_4_ce0;
input  [31:0] b_M_real_4_q0;
output  [9:0] b_M_real_5_address0;
output   b_M_real_5_ce0;
input  [31:0] b_M_real_5_q0;
output  [9:0] b_M_real_6_address0;
output   b_M_real_6_ce0;
input  [31:0] b_M_real_6_q0;
output  [9:0] b_M_real_7_address0;
output   b_M_real_7_ce0;
input  [31:0] b_M_real_7_q0;
output  [9:0] b_M_real_8_address0;
output   b_M_real_8_ce0;
input  [31:0] b_M_real_8_q0;
output  [9:0] b_M_real_9_address0;
output   b_M_real_9_ce0;
input  [31:0] b_M_real_9_q0;
output  [9:0] b_M_real_10_address0;
output   b_M_real_10_ce0;
input  [31:0] b_M_real_10_q0;
output  [9:0] b_M_real_11_address0;
output   b_M_real_11_ce0;
input  [31:0] b_M_real_11_q0;
output  [9:0] b_M_real_12_address0;
output   b_M_real_12_ce0;
input  [31:0] b_M_real_12_q0;
output  [9:0] b_M_real_13_address0;
output   b_M_real_13_ce0;
input  [31:0] b_M_real_13_q0;
output  [9:0] b_M_real_14_address0;
output   b_M_real_14_ce0;
input  [31:0] b_M_real_14_q0;
output  [9:0] b_M_real_15_address0;
output   b_M_real_15_ce0;
input  [31:0] b_M_real_15_q0;
output  [9:0] b_M_real_16_address0;
output   b_M_real_16_ce0;
input  [31:0] b_M_real_16_q0;
output  [9:0] b_M_real_17_address0;
output   b_M_real_17_ce0;
input  [31:0] b_M_real_17_q0;
output  [9:0] b_M_real_18_address0;
output   b_M_real_18_ce0;
input  [31:0] b_M_real_18_q0;
output  [9:0] b_M_real_19_address0;
output   b_M_real_19_ce0;
input  [31:0] b_M_real_19_q0;
output  [9:0] b_M_real_20_address0;
output   b_M_real_20_ce0;
input  [31:0] b_M_real_20_q0;
output  [9:0] b_M_real_21_address0;
output   b_M_real_21_ce0;
input  [31:0] b_M_real_21_q0;
output  [9:0] b_M_real_22_address0;
output   b_M_real_22_ce0;
input  [31:0] b_M_real_22_q0;
output  [9:0] b_M_real_23_address0;
output   b_M_real_23_ce0;
input  [31:0] b_M_real_23_q0;
output  [9:0] b_M_real_24_address0;
output   b_M_real_24_ce0;
input  [31:0] b_M_real_24_q0;
output  [9:0] b_M_real_25_address0;
output   b_M_real_25_ce0;
input  [31:0] b_M_real_25_q0;
output  [9:0] b_M_real_26_address0;
output   b_M_real_26_ce0;
input  [31:0] b_M_real_26_q0;
output  [9:0] b_M_real_27_address0;
output   b_M_real_27_ce0;
input  [31:0] b_M_real_27_q0;
output  [9:0] b_M_real_28_address0;
output   b_M_real_28_ce0;
input  [31:0] b_M_real_28_q0;
output  [9:0] b_M_real_29_address0;
output   b_M_real_29_ce0;
input  [31:0] b_M_real_29_q0;
output  [9:0] b_M_real_30_address0;
output   b_M_real_30_ce0;
input  [31:0] b_M_real_30_q0;
output  [9:0] b_M_real_31_address0;
output   b_M_real_31_ce0;
input  [31:0] b_M_real_31_q0;
output  [9:0] b_M_real_32_address0;
output   b_M_real_32_ce0;
input  [31:0] b_M_real_32_q0;
output  [9:0] b_M_real_33_address0;
output   b_M_real_33_ce0;
input  [31:0] b_M_real_33_q0;
output  [9:0] b_M_real_34_address0;
output   b_M_real_34_ce0;
input  [31:0] b_M_real_34_q0;
output  [9:0] b_M_real_35_address0;
output   b_M_real_35_ce0;
input  [31:0] b_M_real_35_q0;
output  [9:0] b_M_real_36_address0;
output   b_M_real_36_ce0;
input  [31:0] b_M_real_36_q0;
output  [9:0] b_M_real_37_address0;
output   b_M_real_37_ce0;
input  [31:0] b_M_real_37_q0;
output  [9:0] b_M_real_38_address0;
output   b_M_real_38_ce0;
input  [31:0] b_M_real_38_q0;
output  [9:0] b_M_real_39_address0;
output   b_M_real_39_ce0;
input  [31:0] b_M_real_39_q0;
output  [9:0] b_M_real_40_address0;
output   b_M_real_40_ce0;
input  [31:0] b_M_real_40_q0;
output  [9:0] b_M_real_41_address0;
output   b_M_real_41_ce0;
input  [31:0] b_M_real_41_q0;
output  [9:0] b_M_real_42_address0;
output   b_M_real_42_ce0;
input  [31:0] b_M_real_42_q0;
output  [9:0] b_M_real_43_address0;
output   b_M_real_43_ce0;
input  [31:0] b_M_real_43_q0;
output  [9:0] b_M_real_44_address0;
output   b_M_real_44_ce0;
input  [31:0] b_M_real_44_q0;
output  [9:0] b_M_real_45_address0;
output   b_M_real_45_ce0;
input  [31:0] b_M_real_45_q0;
output  [9:0] b_M_real_46_address0;
output   b_M_real_46_ce0;
input  [31:0] b_M_real_46_q0;
output  [9:0] b_M_real_47_address0;
output   b_M_real_47_ce0;
input  [31:0] b_M_real_47_q0;
output  [9:0] b_M_real_48_address0;
output   b_M_real_48_ce0;
input  [31:0] b_M_real_48_q0;
output  [9:0] b_M_real_49_address0;
output   b_M_real_49_ce0;
input  [31:0] b_M_real_49_q0;
output  [9:0] b_M_real_50_address0;
output   b_M_real_50_ce0;
input  [31:0] b_M_real_50_q0;
output  [9:0] b_M_real_51_address0;
output   b_M_real_51_ce0;
input  [31:0] b_M_real_51_q0;
output  [9:0] b_M_real_52_address0;
output   b_M_real_52_ce0;
input  [31:0] b_M_real_52_q0;
output  [9:0] b_M_real_53_address0;
output   b_M_real_53_ce0;
input  [31:0] b_M_real_53_q0;
output  [9:0] b_M_real_54_address0;
output   b_M_real_54_ce0;
input  [31:0] b_M_real_54_q0;
output  [9:0] b_M_real_55_address0;
output   b_M_real_55_ce0;
input  [31:0] b_M_real_55_q0;
output  [9:0] b_M_real_56_address0;
output   b_M_real_56_ce0;
input  [31:0] b_M_real_56_q0;
output  [9:0] b_M_real_57_address0;
output   b_M_real_57_ce0;
input  [31:0] b_M_real_57_q0;
output  [9:0] b_M_real_58_address0;
output   b_M_real_58_ce0;
input  [31:0] b_M_real_58_q0;
output  [9:0] b_M_real_59_address0;
output   b_M_real_59_ce0;
input  [31:0] b_M_real_59_q0;
output  [9:0] b_M_real_60_address0;
output   b_M_real_60_ce0;
input  [31:0] b_M_real_60_q0;
output  [9:0] b_M_real_61_address0;
output   b_M_real_61_ce0;
input  [31:0] b_M_real_61_q0;
output  [9:0] b_M_real_62_address0;
output   b_M_real_62_ce0;
input  [31:0] b_M_real_62_q0;
output  [9:0] b_M_real_63_address0;
output   b_M_real_63_ce0;
input  [31:0] b_M_real_63_q0;
output  [9:0] b_M_imag_0_address0;
output   b_M_imag_0_ce0;
input  [31:0] b_M_imag_0_q0;
output  [9:0] b_M_imag_1_address0;
output   b_M_imag_1_ce0;
input  [31:0] b_M_imag_1_q0;
output  [9:0] b_M_imag_2_address0;
output   b_M_imag_2_ce0;
input  [31:0] b_M_imag_2_q0;
output  [9:0] b_M_imag_3_address0;
output   b_M_imag_3_ce0;
input  [31:0] b_M_imag_3_q0;
output  [9:0] b_M_imag_4_address0;
output   b_M_imag_4_ce0;
input  [31:0] b_M_imag_4_q0;
output  [9:0] b_M_imag_5_address0;
output   b_M_imag_5_ce0;
input  [31:0] b_M_imag_5_q0;
output  [9:0] b_M_imag_6_address0;
output   b_M_imag_6_ce0;
input  [31:0] b_M_imag_6_q0;
output  [9:0] b_M_imag_7_address0;
output   b_M_imag_7_ce0;
input  [31:0] b_M_imag_7_q0;
output  [9:0] b_M_imag_8_address0;
output   b_M_imag_8_ce0;
input  [31:0] b_M_imag_8_q0;
output  [9:0] b_M_imag_9_address0;
output   b_M_imag_9_ce0;
input  [31:0] b_M_imag_9_q0;
output  [9:0] b_M_imag_10_address0;
output   b_M_imag_10_ce0;
input  [31:0] b_M_imag_10_q0;
output  [9:0] b_M_imag_11_address0;
output   b_M_imag_11_ce0;
input  [31:0] b_M_imag_11_q0;
output  [9:0] b_M_imag_12_address0;
output   b_M_imag_12_ce0;
input  [31:0] b_M_imag_12_q0;
output  [9:0] b_M_imag_13_address0;
output   b_M_imag_13_ce0;
input  [31:0] b_M_imag_13_q0;
output  [9:0] b_M_imag_14_address0;
output   b_M_imag_14_ce0;
input  [31:0] b_M_imag_14_q0;
output  [9:0] b_M_imag_15_address0;
output   b_M_imag_15_ce0;
input  [31:0] b_M_imag_15_q0;
output  [9:0] b_M_imag_16_address0;
output   b_M_imag_16_ce0;
input  [31:0] b_M_imag_16_q0;
output  [9:0] b_M_imag_17_address0;
output   b_M_imag_17_ce0;
input  [31:0] b_M_imag_17_q0;
output  [9:0] b_M_imag_18_address0;
output   b_M_imag_18_ce0;
input  [31:0] b_M_imag_18_q0;
output  [9:0] b_M_imag_19_address0;
output   b_M_imag_19_ce0;
input  [31:0] b_M_imag_19_q0;
output  [9:0] b_M_imag_20_address0;
output   b_M_imag_20_ce0;
input  [31:0] b_M_imag_20_q0;
output  [9:0] b_M_imag_21_address0;
output   b_M_imag_21_ce0;
input  [31:0] b_M_imag_21_q0;
output  [9:0] b_M_imag_22_address0;
output   b_M_imag_22_ce0;
input  [31:0] b_M_imag_22_q0;
output  [9:0] b_M_imag_23_address0;
output   b_M_imag_23_ce0;
input  [31:0] b_M_imag_23_q0;
output  [9:0] b_M_imag_24_address0;
output   b_M_imag_24_ce0;
input  [31:0] b_M_imag_24_q0;
output  [9:0] b_M_imag_25_address0;
output   b_M_imag_25_ce0;
input  [31:0] b_M_imag_25_q0;
output  [9:0] b_M_imag_26_address0;
output   b_M_imag_26_ce0;
input  [31:0] b_M_imag_26_q0;
output  [9:0] b_M_imag_27_address0;
output   b_M_imag_27_ce0;
input  [31:0] b_M_imag_27_q0;
output  [9:0] b_M_imag_28_address0;
output   b_M_imag_28_ce0;
input  [31:0] b_M_imag_28_q0;
output  [9:0] b_M_imag_29_address0;
output   b_M_imag_29_ce0;
input  [31:0] b_M_imag_29_q0;
output  [9:0] b_M_imag_30_address0;
output   b_M_imag_30_ce0;
input  [31:0] b_M_imag_30_q0;
output  [9:0] b_M_imag_31_address0;
output   b_M_imag_31_ce0;
input  [31:0] b_M_imag_31_q0;
output  [9:0] b_M_imag_32_address0;
output   b_M_imag_32_ce0;
input  [31:0] b_M_imag_32_q0;
output  [9:0] b_M_imag_33_address0;
output   b_M_imag_33_ce0;
input  [31:0] b_M_imag_33_q0;
output  [9:0] b_M_imag_34_address0;
output   b_M_imag_34_ce0;
input  [31:0] b_M_imag_34_q0;
output  [9:0] b_M_imag_35_address0;
output   b_M_imag_35_ce0;
input  [31:0] b_M_imag_35_q0;
output  [9:0] b_M_imag_36_address0;
output   b_M_imag_36_ce0;
input  [31:0] b_M_imag_36_q0;
output  [9:0] b_M_imag_37_address0;
output   b_M_imag_37_ce0;
input  [31:0] b_M_imag_37_q0;
output  [9:0] b_M_imag_38_address0;
output   b_M_imag_38_ce0;
input  [31:0] b_M_imag_38_q0;
output  [9:0] b_M_imag_39_address0;
output   b_M_imag_39_ce0;
input  [31:0] b_M_imag_39_q0;
output  [9:0] b_M_imag_40_address0;
output   b_M_imag_40_ce0;
input  [31:0] b_M_imag_40_q0;
output  [9:0] b_M_imag_41_address0;
output   b_M_imag_41_ce0;
input  [31:0] b_M_imag_41_q0;
output  [9:0] b_M_imag_42_address0;
output   b_M_imag_42_ce0;
input  [31:0] b_M_imag_42_q0;
output  [9:0] b_M_imag_43_address0;
output   b_M_imag_43_ce0;
input  [31:0] b_M_imag_43_q0;
output  [9:0] b_M_imag_44_address0;
output   b_M_imag_44_ce0;
input  [31:0] b_M_imag_44_q0;
output  [9:0] b_M_imag_45_address0;
output   b_M_imag_45_ce0;
input  [31:0] b_M_imag_45_q0;
output  [9:0] b_M_imag_46_address0;
output   b_M_imag_46_ce0;
input  [31:0] b_M_imag_46_q0;
output  [9:0] b_M_imag_47_address0;
output   b_M_imag_47_ce0;
input  [31:0] b_M_imag_47_q0;
output  [9:0] b_M_imag_48_address0;
output   b_M_imag_48_ce0;
input  [31:0] b_M_imag_48_q0;
output  [9:0] b_M_imag_49_address0;
output   b_M_imag_49_ce0;
input  [31:0] b_M_imag_49_q0;
output  [9:0] b_M_imag_50_address0;
output   b_M_imag_50_ce0;
input  [31:0] b_M_imag_50_q0;
output  [9:0] b_M_imag_51_address0;
output   b_M_imag_51_ce0;
input  [31:0] b_M_imag_51_q0;
output  [9:0] b_M_imag_52_address0;
output   b_M_imag_52_ce0;
input  [31:0] b_M_imag_52_q0;
output  [9:0] b_M_imag_53_address0;
output   b_M_imag_53_ce0;
input  [31:0] b_M_imag_53_q0;
output  [9:0] b_M_imag_54_address0;
output   b_M_imag_54_ce0;
input  [31:0] b_M_imag_54_q0;
output  [9:0] b_M_imag_55_address0;
output   b_M_imag_55_ce0;
input  [31:0] b_M_imag_55_q0;
output  [9:0] b_M_imag_56_address0;
output   b_M_imag_56_ce0;
input  [31:0] b_M_imag_56_q0;
output  [9:0] b_M_imag_57_address0;
output   b_M_imag_57_ce0;
input  [31:0] b_M_imag_57_q0;
output  [9:0] b_M_imag_58_address0;
output   b_M_imag_58_ce0;
input  [31:0] b_M_imag_58_q0;
output  [9:0] b_M_imag_59_address0;
output   b_M_imag_59_ce0;
input  [31:0] b_M_imag_59_q0;
output  [9:0] b_M_imag_60_address0;
output   b_M_imag_60_ce0;
input  [31:0] b_M_imag_60_q0;
output  [9:0] b_M_imag_61_address0;
output   b_M_imag_61_ce0;
input  [31:0] b_M_imag_61_q0;
output  [9:0] b_M_imag_62_address0;
output   b_M_imag_62_ce0;
input  [31:0] b_M_imag_62_q0;
output  [9:0] b_M_imag_63_address0;
output   b_M_imag_63_ce0;
input  [31:0] b_M_imag_63_q0;
input  [31:0] out_M_real_0_0_read;
input  [31:0] out_M_real_0_1_read;
input  [31:0] out_M_real_1_0_read;
input  [31:0] out_M_real_1_1_read;
input  [31:0] out_M_real_2_0_read;
input  [31:0] out_M_real_2_1_read;
input  [31:0] out_M_real_3_0_read;
input  [31:0] out_M_real_3_1_read;
input  [31:0] out_M_real_4_0_read;
input  [31:0] out_M_real_4_1_read;
input  [31:0] out_M_real_5_0_read;
input  [31:0] out_M_real_5_1_read;
input  [31:0] out_M_real_6_0_read;
input  [31:0] out_M_real_6_1_read;
input  [31:0] out_M_real_7_0_read;
input  [31:0] out_M_real_7_1_read;
input  [31:0] out_M_imag_0_0_read;
input  [31:0] out_M_imag_0_1_read;
input  [31:0] out_M_imag_1_0_read;
input  [31:0] out_M_imag_1_1_read;
input  [31:0] out_M_imag_2_0_read;
input  [31:0] out_M_imag_2_1_read;
input  [31:0] out_M_imag_3_0_read;
input  [31:0] out_M_imag_3_1_read;
input  [31:0] out_M_imag_4_0_read;
input  [31:0] out_M_imag_4_1_read;
input  [31:0] out_M_imag_5_0_read;
input  [31:0] out_M_imag_5_1_read;
input  [31:0] out_M_imag_6_0_read;
input  [31:0] out_M_imag_6_1_read;
input  [31:0] out_M_imag_7_0_read;
input  [31:0] out_M_imag_7_1_read;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;
output  [31:0] ap_return_8;
output  [31:0] ap_return_9;
output  [31:0] ap_return_10;
output  [31:0] ap_return_11;
output  [31:0] ap_return_12;
output  [31:0] ap_return_13;
output  [31:0] ap_return_14;
output  [31:0] ap_return_15;
output  [31:0] ap_return_16;
output  [31:0] ap_return_17;
output  [31:0] ap_return_18;
output  [31:0] ap_return_19;
output  [31:0] ap_return_20;
output  [31:0] ap_return_21;
output  [31:0] ap_return_22;
output  [31:0] ap_return_23;
output  [31:0] ap_return_24;
output  [31:0] ap_return_25;
output  [31:0] ap_return_26;
output  [31:0] ap_return_27;
output  [31:0] ap_return_28;
output  [31:0] ap_return_29;
output  [31:0] ap_return_30;
output  [31:0] ap_return_31;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_M_real_ce0;
reg a_M_real1_ce0;
reg a_M_real2_ce0;
reg a_M_real3_ce0;
reg a_M_real4_ce0;
reg a_M_real5_ce0;
reg a_M_real6_ce0;
reg a_M_real7_ce0;
reg a_M_real8_ce0;
reg a_M_real9_ce0;
reg a_M_real10_ce0;
reg a_M_real11_ce0;
reg a_M_real12_ce0;
reg a_M_real13_ce0;
reg a_M_real14_ce0;
reg a_M_real15_ce0;
reg a_M_real16_ce0;
reg a_M_real17_ce0;
reg a_M_real18_ce0;
reg a_M_real19_ce0;
reg a_M_real20_ce0;
reg a_M_real21_ce0;
reg a_M_real22_ce0;
reg a_M_real23_ce0;
reg a_M_real24_ce0;
reg a_M_real25_ce0;
reg a_M_real26_ce0;
reg a_M_real27_ce0;
reg a_M_real28_ce0;
reg a_M_real29_ce0;
reg a_M_real30_ce0;
reg a_M_real31_ce0;
reg a_M_real32_ce0;
reg a_M_real33_ce0;
reg a_M_real34_ce0;
reg a_M_real35_ce0;
reg a_M_real36_ce0;
reg a_M_real37_ce0;
reg a_M_real38_ce0;
reg a_M_real39_ce0;
reg a_M_real40_ce0;
reg a_M_real41_ce0;
reg a_M_real42_ce0;
reg a_M_real43_ce0;
reg a_M_real44_ce0;
reg a_M_real45_ce0;
reg a_M_real46_ce0;
reg a_M_real47_ce0;
reg a_M_real48_ce0;
reg a_M_real49_ce0;
reg a_M_real50_ce0;
reg a_M_real51_ce0;
reg a_M_real52_ce0;
reg a_M_real53_ce0;
reg a_M_real54_ce0;
reg a_M_real55_ce0;
reg a_M_real56_ce0;
reg a_M_real57_ce0;
reg a_M_real58_ce0;
reg a_M_real59_ce0;
reg a_M_real60_ce0;
reg a_M_real61_ce0;
reg a_M_real62_ce0;
reg a_M_real63_ce0;
reg a_M_imag_ce0;
reg a_M_imag64_ce0;
reg a_M_imag65_ce0;
reg a_M_imag66_ce0;
reg a_M_imag67_ce0;
reg a_M_imag68_ce0;
reg a_M_imag69_ce0;
reg a_M_imag70_ce0;
reg a_M_imag71_ce0;
reg a_M_imag72_ce0;
reg a_M_imag73_ce0;
reg a_M_imag74_ce0;
reg a_M_imag75_ce0;
reg a_M_imag76_ce0;
reg a_M_imag77_ce0;
reg a_M_imag78_ce0;
reg a_M_imag79_ce0;
reg a_M_imag80_ce0;
reg a_M_imag81_ce0;
reg a_M_imag82_ce0;
reg a_M_imag83_ce0;
reg a_M_imag84_ce0;
reg a_M_imag85_ce0;
reg a_M_imag86_ce0;
reg a_M_imag87_ce0;
reg a_M_imag88_ce0;
reg a_M_imag89_ce0;
reg a_M_imag90_ce0;
reg a_M_imag91_ce0;
reg a_M_imag92_ce0;
reg a_M_imag93_ce0;
reg a_M_imag94_ce0;
reg a_M_imag95_ce0;
reg a_M_imag96_ce0;
reg a_M_imag97_ce0;
reg a_M_imag98_ce0;
reg a_M_imag99_ce0;
reg a_M_imag100_ce0;
reg a_M_imag101_ce0;
reg a_M_imag102_ce0;
reg a_M_imag103_ce0;
reg a_M_imag104_ce0;
reg a_M_imag105_ce0;
reg a_M_imag106_ce0;
reg a_M_imag107_ce0;
reg a_M_imag108_ce0;
reg a_M_imag109_ce0;
reg a_M_imag110_ce0;
reg a_M_imag111_ce0;
reg a_M_imag112_ce0;
reg a_M_imag113_ce0;
reg a_M_imag114_ce0;
reg a_M_imag115_ce0;
reg a_M_imag116_ce0;
reg a_M_imag117_ce0;
reg a_M_imag118_ce0;
reg a_M_imag119_ce0;
reg a_M_imag120_ce0;
reg a_M_imag121_ce0;
reg a_M_imag122_ce0;
reg a_M_imag123_ce0;
reg a_M_imag124_ce0;
reg a_M_imag125_ce0;
reg a_M_imag126_ce0;
reg b_M_real_0_ce0;
reg b_M_real_1_ce0;
reg b_M_real_2_ce0;
reg b_M_real_3_ce0;
reg b_M_real_4_ce0;
reg b_M_real_5_ce0;
reg b_M_real_6_ce0;
reg b_M_real_7_ce0;
reg b_M_real_8_ce0;
reg b_M_real_9_ce0;
reg b_M_real_10_ce0;
reg b_M_real_11_ce0;
reg b_M_real_12_ce0;
reg b_M_real_13_ce0;
reg b_M_real_14_ce0;
reg b_M_real_15_ce0;
reg b_M_real_16_ce0;
reg b_M_real_17_ce0;
reg b_M_real_18_ce0;
reg b_M_real_19_ce0;
reg b_M_real_20_ce0;
reg b_M_real_21_ce0;
reg b_M_real_22_ce0;
reg b_M_real_23_ce0;
reg b_M_real_24_ce0;
reg b_M_real_25_ce0;
reg b_M_real_26_ce0;
reg b_M_real_27_ce0;
reg b_M_real_28_ce0;
reg b_M_real_29_ce0;
reg b_M_real_30_ce0;
reg b_M_real_31_ce0;
reg b_M_real_32_ce0;
reg b_M_real_33_ce0;
reg b_M_real_34_ce0;
reg b_M_real_35_ce0;
reg b_M_real_36_ce0;
reg b_M_real_37_ce0;
reg b_M_real_38_ce0;
reg b_M_real_39_ce0;
reg b_M_real_40_ce0;
reg b_M_real_41_ce0;
reg b_M_real_42_ce0;
reg b_M_real_43_ce0;
reg b_M_real_44_ce0;
reg b_M_real_45_ce0;
reg b_M_real_46_ce0;
reg b_M_real_47_ce0;
reg b_M_real_48_ce0;
reg b_M_real_49_ce0;
reg b_M_real_50_ce0;
reg b_M_real_51_ce0;
reg b_M_real_52_ce0;
reg b_M_real_53_ce0;
reg b_M_real_54_ce0;
reg b_M_real_55_ce0;
reg b_M_real_56_ce0;
reg b_M_real_57_ce0;
reg b_M_real_58_ce0;
reg b_M_real_59_ce0;
reg b_M_real_60_ce0;
reg b_M_real_61_ce0;
reg b_M_real_62_ce0;
reg b_M_real_63_ce0;
reg b_M_imag_0_ce0;
reg b_M_imag_1_ce0;
reg b_M_imag_2_ce0;
reg b_M_imag_3_ce0;
reg b_M_imag_4_ce0;
reg b_M_imag_5_ce0;
reg b_M_imag_6_ce0;
reg b_M_imag_7_ce0;
reg b_M_imag_8_ce0;
reg b_M_imag_9_ce0;
reg b_M_imag_10_ce0;
reg b_M_imag_11_ce0;
reg b_M_imag_12_ce0;
reg b_M_imag_13_ce0;
reg b_M_imag_14_ce0;
reg b_M_imag_15_ce0;
reg b_M_imag_16_ce0;
reg b_M_imag_17_ce0;
reg b_M_imag_18_ce0;
reg b_M_imag_19_ce0;
reg b_M_imag_20_ce0;
reg b_M_imag_21_ce0;
reg b_M_imag_22_ce0;
reg b_M_imag_23_ce0;
reg b_M_imag_24_ce0;
reg b_M_imag_25_ce0;
reg b_M_imag_26_ce0;
reg b_M_imag_27_ce0;
reg b_M_imag_28_ce0;
reg b_M_imag_29_ce0;
reg b_M_imag_30_ce0;
reg b_M_imag_31_ce0;
reg b_M_imag_32_ce0;
reg b_M_imag_33_ce0;
reg b_M_imag_34_ce0;
reg b_M_imag_35_ce0;
reg b_M_imag_36_ce0;
reg b_M_imag_37_ce0;
reg b_M_imag_38_ce0;
reg b_M_imag_39_ce0;
reg b_M_imag_40_ce0;
reg b_M_imag_41_ce0;
reg b_M_imag_42_ce0;
reg b_M_imag_43_ce0;
reg b_M_imag_44_ce0;
reg b_M_imag_45_ce0;
reg b_M_imag_46_ce0;
reg b_M_imag_47_ce0;
reg b_M_imag_48_ce0;
reg b_M_imag_49_ce0;
reg b_M_imag_50_ce0;
reg b_M_imag_51_ce0;
reg b_M_imag_52_ce0;
reg b_M_imag_53_ce0;
reg b_M_imag_54_ce0;
reg b_M_imag_55_ce0;
reg b_M_imag_56_ce0;
reg b_M_imag_57_ce0;
reg b_M_imag_58_ce0;
reg b_M_imag_59_ce0;
reg b_M_imag_60_ce0;
reg b_M_imag_61_ce0;
reg b_M_imag_62_ce0;
reg b_M_imag_63_ce0;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] complex_M_imag_read_reg_4446;
reg   [31:0] complex_M_real_read_reg_4458;
reg   [12:0] n_0_reg_4470;
wire   [0:0] icmp_ln48_fu_4843_p2;
wire    ap_CS_fsm_state2;
wire   [4:0] m_fu_4849_p2;
reg   [4:0] m_reg_7568;
wire   [11:0] zext_ln53_fu_4855_p1;
reg   [11:0] zext_ln53_reg_7573;
wire   [11:0] zext_ln51_fu_4867_p1;
reg   [11:0] zext_ln51_reg_7578;
wire   [0:0] icmp_ln51_fu_5287_p2;
reg   [0:0] icmp_ln51_reg_7583;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_state11_pp0_stage0_iter2;
wire    ap_block_state15_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln51_reg_7583_pp0_iter1_reg;
reg   [0:0] icmp_ln51_reg_7583_pp0_iter2_reg;
reg   [0:0] icmp_ln51_reg_7583_pp0_iter3_reg;
wire   [12:0] n_fu_5293_p2;
reg   [12:0] n_reg_7587;
reg    ap_enable_reg_pp0_iter0;
wire   [5:0] trunc_ln53_fu_5299_p1;
reg   [5:0] trunc_ln53_reg_7592;
wire   [31:0] p_r_M_real_fu_5606_p66;
reg   [31:0] p_r_M_real_reg_8877;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state4_pp0_stage1_iter0;
wire    ap_block_state8_pp0_stage1_iter1;
wire    ap_block_state12_pp0_stage1_iter2;
wire    ap_block_state16_pp0_stage1_iter3;
wire    ap_block_pp0_stage1_11001;
wire   [31:0] p_r_M_imag_fu_5740_p66;
reg   [31:0] p_r_M_imag_reg_8882;
wire   [31:0] p_t_real_fu_5874_p66;
reg   [31:0] p_t_real_reg_8887;
wire   [31:0] p_t_imag_fu_6008_p66;
reg   [31:0] p_t_imag_reg_8892;
wire   [31:0] grp_fu_4487_p2;
reg   [31:0] tmp_i_i_reg_8897;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state6_pp0_stage3_iter0;
wire    ap_block_state10_pp0_stage3_iter1;
wire    ap_block_state14_pp0_stage3_iter2;
wire    ap_block_state18_pp0_stage3_iter3;
wire    ap_block_pp0_stage3_11001;
reg   [31:0] tmp_2_i_i_reg_8902;
reg    ap_enable_reg_pp0_iter1;
reg   [31:0] tmp_4_i_i_reg_8907;
reg   [31:0] tmp_5_i_i_reg_8912;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state5_pp0_stage2_iter0;
wire    ap_block_state9_pp0_stage2_iter1;
wire    ap_block_state13_pp0_stage2_iter2;
wire    ap_block_state17_pp0_stage2_iter3;
wire    ap_block_pp0_stage2_11001;
wire   [31:0] grp_fu_4481_p2;
reg   [31:0] complex_M_real_writ_reg_8917;
reg    ap_enable_reg_pp0_iter2;
reg   [31:0] complex_M_imag_writ_reg_8922;
reg   [31:0] sum_M_real_reg_8927;
reg    ap_enable_reg_pp0_iter3;
wire   [3:0] trunc_ln55_1_fu_6142_p4;
reg   [3:0] trunc_ln55_1_reg_8937;
wire    ap_CS_fsm_state19;
wire   [0:0] trunc_ln55_fu_6152_p1;
reg   [0:0] trunc_ln55_reg_8941;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
wire    ap_block_pp0_stage3_subdone;
reg   [4:0] m_0_reg_4434;
wire    ap_CS_fsm_state21;
reg   [31:0] ap_phi_mux_complex_M_real_read_phi_fu_4462_p4;
wire    ap_block_pp0_stage2;
reg   [12:0] ap_phi_mux_n_0_phi_fu_4474_p4;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln53_3_fu_5322_p1;
wire   [63:0] zext_ln53_5_fu_5471_p1;
reg   [31:0] out_M_imag26616_032_fu_658;
wire   [31:0] select_ln55_17_fu_6961_p3;
wire    ap_CS_fsm_state20;
reg   [0:0] write_flag_0_fu_662;
wire   [0:0] or_ln55_3_fu_6508_p2;
reg   [0:0] write_flag95_0_fu_666;
wire   [0:0] or_ln55_17_fu_6956_p2;
reg   [31:0] out_M_imag266_033_fu_670;
wire   [31:0] select_ln55_16_fu_6949_p3;
reg   [31:0] out_M_real_034_fu_674;
wire   [31:0] select_ln55_3_fu_6500_p3;
reg   [0:0] write_flag92_0_fu_678;
wire   [0:0] or_ln55_16_fu_6943_p2;
reg   [31:0] out_M_imag26515_035_fu_682;
wire   [31:0] select_ln55_31_fu_6611_p3;
reg   [0:0] write_flag4_0_fu_686;
wire   [0:0] or_ln55_2_fu_6494_p2;
reg   [0:0] write_flag89_0_fu_690;
wire   [0:0] or_ln55_31_fu_6606_p2;
reg   [31:0] out_M_imag265_036_fu_694;
wire   [31:0] select_ln55_30_fu_6599_p3;
reg   [31:0] out_M_real16_037_fu_698;
wire   [31:0] select_ln55_2_fu_6486_p3;
reg   [0:0] write_flag86_0_fu_702;
wire   [0:0] or_ln55_30_fu_6593_p2;
reg   [31:0] out_M_imag26414_038_fu_706;
wire   [31:0] select_ln55_29_fu_6661_p3;
reg   [0:0] write_flag8_0_fu_710;
wire   [0:0] or_ln55_5_fu_6454_p2;
reg   [0:0] write_flag83_0_fu_714;
wire   [0:0] or_ln55_29_fu_6656_p2;
reg   [31:0] out_M_imag264_039_fu_718;
wire   [31:0] select_ln55_28_fu_6649_p3;
reg   [31:0] out_M_real253_040_fu_722;
wire   [31:0] select_ln55_5_fu_6446_p3;
reg   [0:0] write_flag80_0_fu_726;
wire   [0:0] or_ln55_28_fu_6643_p2;
reg   [31:0] out_M_imag26313_041_fu_730;
wire   [31:0] select_ln55_27_fu_6711_p3;
reg   [0:0] write_flag11_0_fu_734;
wire   [0:0] or_ln55_4_fu_6440_p2;
reg   [0:0] write_flag77_0_fu_738;
wire   [0:0] or_ln55_27_fu_6706_p2;
reg   [31:0] out_M_imag263_042_fu_742;
wire   [31:0] select_ln55_26_fu_6699_p3;
reg   [31:0] out_M_real2532_043_fu_746;
wire   [31:0] select_ln55_4_fu_6432_p3;
reg   [0:0] write_flag74_0_fu_750;
wire   [0:0] or_ln55_26_fu_6693_p2;
reg   [31:0] out_M_imag26212_044_fu_754;
wire   [31:0] select_ln55_25_fu_6761_p3;
reg   [0:0] write_flag14_0_fu_758;
wire   [0:0] or_ln55_7_fu_6400_p2;
reg   [0:0] write_flag71_0_fu_762;
wire   [0:0] or_ln55_25_fu_6756_p2;
reg   [31:0] out_M_imag262_045_fu_766;
wire   [31:0] select_ln55_24_fu_6749_p3;
reg   [31:0] out_M_real254_046_fu_770;
wire   [31:0] select_ln55_7_fu_6392_p3;
reg   [0:0] write_flag68_0_fu_774;
wire   [0:0] or_ln55_24_fu_6743_p2;
reg   [31:0] out_M_imag26111_047_fu_778;
wire   [31:0] select_ln55_23_fu_6811_p3;
reg   [0:0] write_flag17_0_fu_782;
wire   [0:0] or_ln55_6_fu_6386_p2;
reg   [0:0] write_flag65_0_fu_786;
wire   [0:0] or_ln55_23_fu_6806_p2;
reg   [31:0] out_M_imag261_048_fu_790;
wire   [31:0] select_ln55_22_fu_6799_p3;
reg   [31:0] out_M_real2543_049_fu_794;
wire   [31:0] select_ln55_6_fu_6378_p3;
reg   [0:0] write_flag62_0_fu_798;
wire   [0:0] or_ln55_22_fu_6793_p2;
reg   [31:0] out_M_imag26010_050_fu_802;
wire   [31:0] select_ln55_21_fu_6861_p3;
reg   [0:0] write_flag20_0_fu_806;
wire   [0:0] or_ln55_9_fu_6346_p2;
reg   [0:0] write_flag59_0_fu_810;
wire   [0:0] or_ln55_21_fu_6856_p2;
reg   [31:0] out_M_imag260_051_fu_814;
wire   [31:0] select_ln55_20_fu_6849_p3;
reg   [31:0] out_M_real255_052_fu_818;
wire   [31:0] select_ln55_9_fu_6338_p3;
reg   [0:0] write_flag56_0_fu_822;
wire   [0:0] or_ln55_20_fu_6843_p2;
reg   [31:0] out_M_imag9_053_fu_826;
wire   [31:0] select_ln55_19_fu_6911_p3;
reg   [0:0] write_flag23_0_fu_830;
wire   [0:0] or_ln55_8_fu_6332_p2;
reg   [0:0] write_flag53_0_fu_834;
wire   [0:0] or_ln55_19_fu_6906_p2;
reg   [31:0] out_M_imag_054_fu_838;
wire   [31:0] select_ln55_18_fu_6899_p3;
reg   [31:0] out_M_real2554_055_fu_842;
wire   [31:0] select_ln55_8_fu_6324_p3;
reg   [0:0] write_flag50_0_fu_846;
wire   [0:0] or_ln55_18_fu_6893_p2;
reg   [31:0] out_M_real2598_056_fu_850;
wire   [31:0] select_ln55_1_fu_6560_p3;
reg   [0:0] write_flag26_0_fu_854;
wire   [0:0] or_ln55_11_fu_6292_p2;
reg   [0:0] write_flag47_0_fu_858;
wire   [0:0] or_ln55_1_fu_6554_p2;
reg   [31:0] out_M_real259_057_fu_862;
wire   [31:0] select_ln55_fu_6546_p3;
reg   [31:0] out_M_real256_058_fu_866;
wire   [31:0] select_ln55_11_fu_6284_p3;
reg   [0:0] write_flag44_0_fu_870;
wire   [0:0] or_ln55_fu_6540_p2;
reg   [31:0] out_M_real2587_059_fu_874;
wire   [31:0] select_ln55_15_fu_6182_p3;
reg   [0:0] write_flag29_0_fu_878;
wire   [0:0] or_ln55_10_fu_6278_p2;
reg   [0:0] write_flag41_0_fu_882;
wire   [0:0] or_ln55_15_fu_6176_p2;
reg   [31:0] out_M_real258_060_fu_886;
wire   [31:0] select_ln55_14_fu_6168_p3;
reg   [31:0] out_M_real2565_061_fu_890;
wire   [31:0] select_ln55_10_fu_6270_p3;
reg   [0:0] write_flag38_0_fu_894;
wire   [0:0] or_ln55_14_fu_6162_p2;
reg   [31:0] out_M_real2576_062_fu_898;
wire   [31:0] select_ln55_13_fu_6236_p3;
reg   [0:0] write_flag32_0_fu_902;
wire   [0:0] or_ln55_13_fu_6230_p2;
reg   [0:0] write_flag35_0_fu_906;
wire   [0:0] or_ln55_12_fu_6224_p2;
reg   [31:0] out_M_real257_063_fu_910;
wire   [31:0] select_ln55_12_fu_6216_p3;
reg   [31:0] grp_fu_4481_p0;
reg   [31:0] grp_fu_4481_p1;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage3;
reg   [31:0] grp_fu_4487_p0;
reg   [31:0] grp_fu_4487_p1;
wire   [10:0] tmp_14_fu_4859_p3;
wire   [31:0] select_ln57_fu_4871_p3;
wire   [31:0] select_ln57_1_fu_4878_p3;
wire   [31:0] select_ln57_2_fu_4885_p3;
wire   [31:0] select_ln57_3_fu_4892_p3;
wire   [31:0] select_ln57_4_fu_4899_p3;
wire   [31:0] select_ln57_5_fu_4906_p3;
wire   [31:0] select_ln57_6_fu_4913_p3;
wire   [31:0] select_ln57_7_fu_4920_p3;
wire   [31:0] select_ln57_8_fu_4927_p3;
wire   [31:0] select_ln57_9_fu_4934_p3;
wire   [31:0] select_ln57_10_fu_4941_p3;
wire   [31:0] select_ln57_11_fu_4948_p3;
wire   [31:0] select_ln57_12_fu_4955_p3;
wire   [31:0] select_ln57_13_fu_4962_p3;
wire   [31:0] select_ln57_14_fu_4969_p3;
wire   [31:0] select_ln57_15_fu_4976_p3;
wire   [31:0] select_ln57_16_fu_4983_p3;
wire   [31:0] select_ln57_17_fu_4990_p3;
wire   [31:0] select_ln57_18_fu_4997_p3;
wire   [31:0] select_ln57_19_fu_5004_p3;
wire   [31:0] select_ln57_20_fu_5011_p3;
wire   [31:0] select_ln57_21_fu_5018_p3;
wire   [31:0] select_ln57_22_fu_5025_p3;
wire   [31:0] select_ln57_23_fu_5032_p3;
wire   [31:0] select_ln57_24_fu_5039_p3;
wire   [31:0] select_ln57_25_fu_5046_p3;
wire   [31:0] select_ln57_26_fu_5053_p3;
wire   [31:0] select_ln57_27_fu_5060_p3;
wire   [31:0] select_ln57_28_fu_5067_p3;
wire   [31:0] select_ln57_29_fu_5074_p3;
wire   [31:0] select_ln57_30_fu_5081_p3;
wire   [31:0] select_ln57_31_fu_5088_p3;
wire   [6:0] lshr_ln_fu_5303_p4;
wire   [11:0] zext_ln53_2_fu_5313_p1;
wire   [11:0] add_ln53_fu_5317_p2;
wire   [10:0] tmp_15_fu_5454_p3;
wire   [11:0] zext_ln53_4_fu_5462_p1;
wire   [11:0] add_ln53_1_fu_5466_p2;
wire   [31:0] zext_ln53_1_fu_5603_p1;
wire   [0:0] xor_ln55_7_fu_6156_p2;
wire   [0:0] xor_ln55_6_fu_6210_p2;
wire   [0:0] xor_ln55_5_fu_6264_p2;
wire   [0:0] xor_ln55_4_fu_6318_p2;
wire   [0:0] xor_ln55_3_fu_6372_p2;
wire   [0:0] xor_ln55_2_fu_6426_p2;
wire   [0:0] xor_ln55_1_fu_6480_p2;
wire   [0:0] xor_ln55_fu_6534_p2;
wire   [0:0] xor_ln55_15_fu_6588_p2;
wire   [0:0] xor_ln55_14_fu_6638_p2;
wire   [0:0] xor_ln55_13_fu_6688_p2;
wire   [0:0] xor_ln55_12_fu_6738_p2;
wire   [0:0] xor_ln55_11_fu_6788_p2;
wire   [0:0] xor_ln55_10_fu_6838_p2;
wire   [0:0] xor_ln55_9_fu_6888_p2;
wire   [0:0] xor_ln55_8_fu_6938_p2;
reg   [1:0] grp_fu_4481_opcode;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
reg   [8:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

matchedfilteringpbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matchedfilteringpbkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4481_p0),
    .din1(grp_fu_4481_p1),
    .opcode(grp_fu_4481_opcode),
    .ce(1'b1),
    .dout(grp_fu_4481_p2)
);

matchedfilteringpcud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matchedfilteringpcud_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4487_p0),
    .din1(grp_fu_4487_p1),
    .ce(1'b1),
    .dout(grp_fu_4487_p2)
);

matchedfilteringpdEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matchedfilteringpdEe_U3(
    .din0(a_M_real_q0),
    .din1(a_M_real1_q0),
    .din2(a_M_real2_q0),
    .din3(a_M_real3_q0),
    .din4(a_M_real4_q0),
    .din5(a_M_real5_q0),
    .din6(a_M_real6_q0),
    .din7(a_M_real7_q0),
    .din8(a_M_real8_q0),
    .din9(a_M_real9_q0),
    .din10(a_M_real10_q0),
    .din11(a_M_real11_q0),
    .din12(a_M_real12_q0),
    .din13(a_M_real13_q0),
    .din14(a_M_real14_q0),
    .din15(a_M_real15_q0),
    .din16(a_M_real16_q0),
    .din17(a_M_real17_q0),
    .din18(a_M_real18_q0),
    .din19(a_M_real19_q0),
    .din20(a_M_real20_q0),
    .din21(a_M_real21_q0),
    .din22(a_M_real22_q0),
    .din23(a_M_real23_q0),
    .din24(a_M_real24_q0),
    .din25(a_M_real25_q0),
    .din26(a_M_real26_q0),
    .din27(a_M_real27_q0),
    .din28(a_M_real28_q0),
    .din29(a_M_real29_q0),
    .din30(a_M_real30_q0),
    .din31(a_M_real31_q0),
    .din32(a_M_real32_q0),
    .din33(a_M_real33_q0),
    .din34(a_M_real34_q0),
    .din35(a_M_real35_q0),
    .din36(a_M_real36_q0),
    .din37(a_M_real37_q0),
    .din38(a_M_real38_q0),
    .din39(a_M_real39_q0),
    .din40(a_M_real40_q0),
    .din41(a_M_real41_q0),
    .din42(a_M_real42_q0),
    .din43(a_M_real43_q0),
    .din44(a_M_real44_q0),
    .din45(a_M_real45_q0),
    .din46(a_M_real46_q0),
    .din47(a_M_real47_q0),
    .din48(a_M_real48_q0),
    .din49(a_M_real49_q0),
    .din50(a_M_real50_q0),
    .din51(a_M_real51_q0),
    .din52(a_M_real52_q0),
    .din53(a_M_real53_q0),
    .din54(a_M_real54_q0),
    .din55(a_M_real55_q0),
    .din56(a_M_real56_q0),
    .din57(a_M_real57_q0),
    .din58(a_M_real58_q0),
    .din59(a_M_real59_q0),
    .din60(a_M_real60_q0),
    .din61(a_M_real61_q0),
    .din62(a_M_real62_q0),
    .din63(a_M_real63_q0),
    .din64(zext_ln53_1_fu_5603_p1),
    .dout(p_r_M_real_fu_5606_p66)
);

matchedfilteringpdEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matchedfilteringpdEe_U4(
    .din0(a_M_imag_q0),
    .din1(a_M_imag64_q0),
    .din2(a_M_imag65_q0),
    .din3(a_M_imag66_q0),
    .din4(a_M_imag67_q0),
    .din5(a_M_imag68_q0),
    .din6(a_M_imag69_q0),
    .din7(a_M_imag70_q0),
    .din8(a_M_imag71_q0),
    .din9(a_M_imag72_q0),
    .din10(a_M_imag73_q0),
    .din11(a_M_imag74_q0),
    .din12(a_M_imag75_q0),
    .din13(a_M_imag76_q0),
    .din14(a_M_imag77_q0),
    .din15(a_M_imag78_q0),
    .din16(a_M_imag79_q0),
    .din17(a_M_imag80_q0),
    .din18(a_M_imag81_q0),
    .din19(a_M_imag82_q0),
    .din20(a_M_imag83_q0),
    .din21(a_M_imag84_q0),
    .din22(a_M_imag85_q0),
    .din23(a_M_imag86_q0),
    .din24(a_M_imag87_q0),
    .din25(a_M_imag88_q0),
    .din26(a_M_imag89_q0),
    .din27(a_M_imag90_q0),
    .din28(a_M_imag91_q0),
    .din29(a_M_imag92_q0),
    .din30(a_M_imag93_q0),
    .din31(a_M_imag94_q0),
    .din32(a_M_imag95_q0),
    .din33(a_M_imag96_q0),
    .din34(a_M_imag97_q0),
    .din35(a_M_imag98_q0),
    .din36(a_M_imag99_q0),
    .din37(a_M_imag100_q0),
    .din38(a_M_imag101_q0),
    .din39(a_M_imag102_q0),
    .din40(a_M_imag103_q0),
    .din41(a_M_imag104_q0),
    .din42(a_M_imag105_q0),
    .din43(a_M_imag106_q0),
    .din44(a_M_imag107_q0),
    .din45(a_M_imag108_q0),
    .din46(a_M_imag109_q0),
    .din47(a_M_imag110_q0),
    .din48(a_M_imag111_q0),
    .din49(a_M_imag112_q0),
    .din50(a_M_imag113_q0),
    .din51(a_M_imag114_q0),
    .din52(a_M_imag115_q0),
    .din53(a_M_imag116_q0),
    .din54(a_M_imag117_q0),
    .din55(a_M_imag118_q0),
    .din56(a_M_imag119_q0),
    .din57(a_M_imag120_q0),
    .din58(a_M_imag121_q0),
    .din59(a_M_imag122_q0),
    .din60(a_M_imag123_q0),
    .din61(a_M_imag124_q0),
    .din62(a_M_imag125_q0),
    .din63(a_M_imag126_q0),
    .din64(zext_ln53_1_fu_5603_p1),
    .dout(p_r_M_imag_fu_5740_p66)
);

matchedfilteringpdEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matchedfilteringpdEe_U5(
    .din0(b_M_real_0_q0),
    .din1(b_M_real_1_q0),
    .din2(b_M_real_2_q0),
    .din3(b_M_real_3_q0),
    .din4(b_M_real_4_q0),
    .din5(b_M_real_5_q0),
    .din6(b_M_real_6_q0),
    .din7(b_M_real_7_q0),
    .din8(b_M_real_8_q0),
    .din9(b_M_real_9_q0),
    .din10(b_M_real_10_q0),
    .din11(b_M_real_11_q0),
    .din12(b_M_real_12_q0),
    .din13(b_M_real_13_q0),
    .din14(b_M_real_14_q0),
    .din15(b_M_real_15_q0),
    .din16(b_M_real_16_q0),
    .din17(b_M_real_17_q0),
    .din18(b_M_real_18_q0),
    .din19(b_M_real_19_q0),
    .din20(b_M_real_20_q0),
    .din21(b_M_real_21_q0),
    .din22(b_M_real_22_q0),
    .din23(b_M_real_23_q0),
    .din24(b_M_real_24_q0),
    .din25(b_M_real_25_q0),
    .din26(b_M_real_26_q0),
    .din27(b_M_real_27_q0),
    .din28(b_M_real_28_q0),
    .din29(b_M_real_29_q0),
    .din30(b_M_real_30_q0),
    .din31(b_M_real_31_q0),
    .din32(b_M_real_32_q0),
    .din33(b_M_real_33_q0),
    .din34(b_M_real_34_q0),
    .din35(b_M_real_35_q0),
    .din36(b_M_real_36_q0),
    .din37(b_M_real_37_q0),
    .din38(b_M_real_38_q0),
    .din39(b_M_real_39_q0),
    .din40(b_M_real_40_q0),
    .din41(b_M_real_41_q0),
    .din42(b_M_real_42_q0),
    .din43(b_M_real_43_q0),
    .din44(b_M_real_44_q0),
    .din45(b_M_real_45_q0),
    .din46(b_M_real_46_q0),
    .din47(b_M_real_47_q0),
    .din48(b_M_real_48_q0),
    .din49(b_M_real_49_q0),
    .din50(b_M_real_50_q0),
    .din51(b_M_real_51_q0),
    .din52(b_M_real_52_q0),
    .din53(b_M_real_53_q0),
    .din54(b_M_real_54_q0),
    .din55(b_M_real_55_q0),
    .din56(b_M_real_56_q0),
    .din57(b_M_real_57_q0),
    .din58(b_M_real_58_q0),
    .din59(b_M_real_59_q0),
    .din60(b_M_real_60_q0),
    .din61(b_M_real_61_q0),
    .din62(b_M_real_62_q0),
    .din63(b_M_real_63_q0),
    .din64(zext_ln53_1_fu_5603_p1),
    .dout(p_t_real_fu_5874_p66)
);

matchedfilteringpdEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matchedfilteringpdEe_U6(
    .din0(b_M_imag_0_q0),
    .din1(b_M_imag_1_q0),
    .din2(b_M_imag_2_q0),
    .din3(b_M_imag_3_q0),
    .din4(b_M_imag_4_q0),
    .din5(b_M_imag_5_q0),
    .din6(b_M_imag_6_q0),
    .din7(b_M_imag_7_q0),
    .din8(b_M_imag_8_q0),
    .din9(b_M_imag_9_q0),
    .din10(b_M_imag_10_q0),
    .din11(b_M_imag_11_q0),
    .din12(b_M_imag_12_q0),
    .din13(b_M_imag_13_q0),
    .din14(b_M_imag_14_q0),
    .din15(b_M_imag_15_q0),
    .din16(b_M_imag_16_q0),
    .din17(b_M_imag_17_q0),
    .din18(b_M_imag_18_q0),
    .din19(b_M_imag_19_q0),
    .din20(b_M_imag_20_q0),
    .din21(b_M_imag_21_q0),
    .din22(b_M_imag_22_q0),
    .din23(b_M_imag_23_q0),
    .din24(b_M_imag_24_q0),
    .din25(b_M_imag_25_q0),
    .din26(b_M_imag_26_q0),
    .din27(b_M_imag_27_q0),
    .din28(b_M_imag_28_q0),
    .din29(b_M_imag_29_q0),
    .din30(b_M_imag_30_q0),
    .din31(b_M_imag_31_q0),
    .din32(b_M_imag_32_q0),
    .din33(b_M_imag_33_q0),
    .din34(b_M_imag_34_q0),
    .din35(b_M_imag_35_q0),
    .din36(b_M_imag_36_q0),
    .din37(b_M_imag_37_q0),
    .din38(b_M_imag_38_q0),
    .din39(b_M_imag_39_q0),
    .din40(b_M_imag_40_q0),
    .din41(b_M_imag_41_q0),
    .din42(b_M_imag_42_q0),
    .din43(b_M_imag_43_q0),
    .din44(b_M_imag_44_q0),
    .din45(b_M_imag_45_q0),
    .din46(b_M_imag_46_q0),
    .din47(b_M_imag_47_q0),
    .din48(b_M_imag_48_q0),
    .din49(b_M_imag_49_q0),
    .din50(b_M_imag_50_q0),
    .din51(b_M_imag_51_q0),
    .din52(b_M_imag_52_q0),
    .din53(b_M_imag_53_q0),
    .din54(b_M_imag_54_q0),
    .din55(b_M_imag_55_q0),
    .din56(b_M_imag_56_q0),
    .din57(b_M_imag_57_q0),
    .din58(b_M_imag_58_q0),
    .din59(b_M_imag_59_q0),
    .din60(b_M_imag_60_q0),
    .din61(b_M_imag_61_q0),
    .din62(b_M_imag_62_q0),
    .din63(b_M_imag_63_q0),
    .din64(zext_ln53_1_fu_5603_p1),
    .dout(p_t_imag_fu_6008_p66)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln48_fu_4843_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln48_fu_4843_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln51_reg_7583_pp0_iter3_reg == 1'd0))) begin
        complex_M_imag_read_reg_4446 <= grp_fu_4481_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln48_fu_4843_p2 == 1'd0))) begin
        complex_M_imag_read_reg_4446 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln51_reg_7583_pp0_iter3_reg == 1'd0))) begin
        complex_M_real_read_reg_4458 <= sum_M_real_reg_8927;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln48_fu_4843_p2 == 1'd0))) begin
        complex_M_real_read_reg_4458 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        m_0_reg_4434 <= m_reg_7568;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        m_0_reg_4434 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln51_reg_7583 == 1'd0))) begin
        n_0_reg_4470 <= n_reg_7587;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln48_fu_4843_p2 == 1'd0))) begin
        n_0_reg_4470 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_fu_6142_p4 == 4'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        write_flag11_0_fu_734 <= or_ln55_4_fu_6440_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag11_0_fu_734 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_fu_6142_p4 == 4'd2) & (1'b1 == ap_CS_fsm_state19))) begin
        write_flag14_0_fu_758 <= or_ln55_7_fu_6400_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag14_0_fu_758 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_fu_6142_p4 == 4'd2) & (1'b1 == ap_CS_fsm_state19))) begin
        write_flag17_0_fu_782 <= or_ln55_6_fu_6386_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag17_0_fu_782 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_fu_6142_p4 == 4'd3) & (1'b1 == ap_CS_fsm_state19))) begin
        write_flag20_0_fu_806 <= or_ln55_9_fu_6346_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag20_0_fu_806 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_fu_6142_p4 == 4'd3) & (1'b1 == ap_CS_fsm_state19))) begin
        write_flag23_0_fu_830 <= or_ln55_8_fu_6332_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag23_0_fu_830 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_fu_6142_p4 == 4'd4) & (1'b1 == ap_CS_fsm_state19))) begin
        write_flag26_0_fu_854 <= or_ln55_11_fu_6292_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag26_0_fu_854 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_fu_6142_p4 == 4'd4) & (1'b1 == ap_CS_fsm_state19))) begin
        write_flag29_0_fu_878 <= or_ln55_10_fu_6278_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag29_0_fu_878 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_fu_6142_p4 == 4'd5) & (1'b1 == ap_CS_fsm_state19))) begin
        write_flag32_0_fu_902 <= or_ln55_13_fu_6230_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag32_0_fu_902 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_fu_6142_p4 == 4'd5) & (1'b1 == ap_CS_fsm_state19))) begin
        write_flag35_0_fu_906 <= or_ln55_12_fu_6224_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag35_0_fu_906 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_fu_6142_p4 == 4'd6) & (1'b1 == ap_CS_fsm_state19))) begin
        write_flag38_0_fu_894 <= or_ln55_14_fu_6162_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag38_0_fu_894 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_fu_6142_p4 == 4'd6) & (1'b1 == ap_CS_fsm_state19))) begin
        write_flag41_0_fu_882 <= or_ln55_15_fu_6176_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag41_0_fu_882 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln55_1_fu_6142_p4 == 4'd6) & ~(trunc_ln55_1_fu_6142_p4 == 4'd5) & ~(trunc_ln55_1_fu_6142_p4 == 4'd4) & ~(trunc_ln55_1_fu_6142_p4 == 4'd3) & ~(trunc_ln55_1_fu_6142_p4 == 4'd2) & ~(trunc_ln55_1_fu_6142_p4 == 4'd1) & ~(trunc_ln55_1_fu_6142_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        write_flag44_0_fu_870 <= or_ln55_fu_6540_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag44_0_fu_870 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln55_1_fu_6142_p4 == 4'd6) & ~(trunc_ln55_1_fu_6142_p4 == 4'd5) & ~(trunc_ln55_1_fu_6142_p4 == 4'd4) & ~(trunc_ln55_1_fu_6142_p4 == 4'd3) & ~(trunc_ln55_1_fu_6142_p4 == 4'd2) & ~(trunc_ln55_1_fu_6142_p4 == 4'd1) & ~(trunc_ln55_1_fu_6142_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        write_flag47_0_fu_858 <= or_ln55_1_fu_6554_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag47_0_fu_858 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_fu_6142_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        write_flag4_0_fu_686 <= or_ln55_2_fu_6494_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag4_0_fu_686 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_reg_8937 == 4'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        write_flag50_0_fu_846 <= or_ln55_18_fu_6893_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag50_0_fu_846 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_reg_8937 == 4'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        write_flag53_0_fu_834 <= or_ln55_19_fu_6906_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag53_0_fu_834 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_reg_8937 == 4'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        write_flag56_0_fu_822 <= or_ln55_20_fu_6843_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag56_0_fu_822 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_reg_8937 == 4'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        write_flag59_0_fu_810 <= or_ln55_21_fu_6856_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag59_0_fu_810 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_reg_8937 == 4'd2) & (1'b1 == ap_CS_fsm_state20))) begin
        write_flag62_0_fu_798 <= or_ln55_22_fu_6793_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag62_0_fu_798 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_reg_8937 == 4'd2) & (1'b1 == ap_CS_fsm_state20))) begin
        write_flag65_0_fu_786 <= or_ln55_23_fu_6806_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag65_0_fu_786 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_reg_8937 == 4'd3) & (1'b1 == ap_CS_fsm_state20))) begin
        write_flag68_0_fu_774 <= or_ln55_24_fu_6743_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag68_0_fu_774 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_reg_8937 == 4'd3) & (1'b1 == ap_CS_fsm_state20))) begin
        write_flag71_0_fu_762 <= or_ln55_25_fu_6756_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag71_0_fu_762 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_reg_8937 == 4'd4) & (1'b1 == ap_CS_fsm_state20))) begin
        write_flag74_0_fu_750 <= or_ln55_26_fu_6693_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag74_0_fu_750 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_reg_8937 == 4'd4) & (1'b1 == ap_CS_fsm_state20))) begin
        write_flag77_0_fu_738 <= or_ln55_27_fu_6706_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag77_0_fu_738 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_reg_8937 == 4'd5) & (1'b1 == ap_CS_fsm_state20))) begin
        write_flag80_0_fu_726 <= or_ln55_28_fu_6643_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag80_0_fu_726 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_reg_8937 == 4'd5) & (1'b1 == ap_CS_fsm_state20))) begin
        write_flag83_0_fu_714 <= or_ln55_29_fu_6656_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag83_0_fu_714 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_reg_8937 == 4'd6) & (1'b1 == ap_CS_fsm_state20))) begin
        write_flag86_0_fu_702 <= or_ln55_30_fu_6593_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag86_0_fu_702 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_reg_8937 == 4'd6) & (1'b1 == ap_CS_fsm_state20))) begin
        write_flag89_0_fu_690 <= or_ln55_31_fu_6606_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag89_0_fu_690 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_fu_6142_p4 == 4'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        write_flag8_0_fu_710 <= or_ln55_5_fu_6454_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag8_0_fu_710 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln55_1_reg_8937 == 4'd6) & ~(trunc_ln55_1_reg_8937 == 4'd5) & ~(trunc_ln55_1_reg_8937 == 4'd4) & ~(trunc_ln55_1_reg_8937 == 4'd3) & ~(trunc_ln55_1_reg_8937 == 4'd2) & ~(trunc_ln55_1_reg_8937 == 4'd1) & ~(trunc_ln55_1_reg_8937 == 4'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        write_flag92_0_fu_678 <= or_ln55_16_fu_6943_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag92_0_fu_678 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln55_1_reg_8937 == 4'd6) & ~(trunc_ln55_1_reg_8937 == 4'd5) & ~(trunc_ln55_1_reg_8937 == 4'd4) & ~(trunc_ln55_1_reg_8937 == 4'd3) & ~(trunc_ln55_1_reg_8937 == 4'd2) & ~(trunc_ln55_1_reg_8937 == 4'd1) & ~(trunc_ln55_1_reg_8937 == 4'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        write_flag95_0_fu_666 <= or_ln55_17_fu_6956_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag95_0_fu_666 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_fu_6142_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        write_flag_0_fu_662 <= or_ln55_3_fu_6508_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_flag_0_fu_662 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln51_reg_7583_pp0_iter2_reg == 1'd0))) begin
        complex_M_imag_writ_reg_8922 <= grp_fu_4481_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln51_reg_7583_pp0_iter1_reg == 1'd0))) begin
        complex_M_real_writ_reg_8917 <= grp_fu_4481_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln51_reg_7583 <= icmp_ln51_fu_5287_p2;
        icmp_ln51_reg_7583_pp0_iter1_reg <= icmp_ln51_reg_7583;
        icmp_ln51_reg_7583_pp0_iter2_reg <= icmp_ln51_reg_7583_pp0_iter1_reg;
        icmp_ln51_reg_7583_pp0_iter3_reg <= icmp_ln51_reg_7583_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        m_reg_7568 <= m_fu_4849_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        n_reg_7587 <= n_fu_5293_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_reg_8937 == 4'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        out_M_imag26010_050_fu_802 <= select_ln55_21_fu_6861_p3;
        out_M_imag260_051_fu_814 <= select_ln55_20_fu_6849_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_reg_8937 == 4'd2) & (1'b1 == ap_CS_fsm_state20))) begin
        out_M_imag26111_047_fu_778 <= select_ln55_23_fu_6811_p3;
        out_M_imag261_048_fu_790 <= select_ln55_22_fu_6799_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_reg_8937 == 4'd3) & (1'b1 == ap_CS_fsm_state20))) begin
        out_M_imag26212_044_fu_754 <= select_ln55_25_fu_6761_p3;
        out_M_imag262_045_fu_766 <= select_ln55_24_fu_6749_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_reg_8937 == 4'd4) & (1'b1 == ap_CS_fsm_state20))) begin
        out_M_imag26313_041_fu_730 <= select_ln55_27_fu_6711_p3;
        out_M_imag263_042_fu_742 <= select_ln55_26_fu_6699_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_reg_8937 == 4'd5) & (1'b1 == ap_CS_fsm_state20))) begin
        out_M_imag26414_038_fu_706 <= select_ln55_29_fu_6661_p3;
        out_M_imag264_039_fu_718 <= select_ln55_28_fu_6649_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_reg_8937 == 4'd6) & (1'b1 == ap_CS_fsm_state20))) begin
        out_M_imag26515_035_fu_682 <= select_ln55_31_fu_6611_p3;
        out_M_imag265_036_fu_694 <= select_ln55_30_fu_6599_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln55_1_reg_8937 == 4'd6) & ~(trunc_ln55_1_reg_8937 == 4'd5) & ~(trunc_ln55_1_reg_8937 == 4'd4) & ~(trunc_ln55_1_reg_8937 == 4'd3) & ~(trunc_ln55_1_reg_8937 == 4'd2) & ~(trunc_ln55_1_reg_8937 == 4'd1) & ~(trunc_ln55_1_reg_8937 == 4'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        out_M_imag26616_032_fu_658 <= select_ln55_17_fu_6961_p3;
        out_M_imag266_033_fu_670 <= select_ln55_16_fu_6949_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_reg_8937 == 4'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        out_M_imag9_053_fu_826 <= select_ln55_19_fu_6911_p3;
        out_M_imag_054_fu_838 <= select_ln55_18_fu_6899_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_fu_6142_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        out_M_real16_037_fu_698 <= select_ln55_2_fu_6486_p3;
        out_M_real_034_fu_674 <= select_ln55_3_fu_6500_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_fu_6142_p4 == 4'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        out_M_real2532_043_fu_746 <= select_ln55_4_fu_6432_p3;
        out_M_real253_040_fu_722 <= select_ln55_5_fu_6446_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_fu_6142_p4 == 4'd2) & (1'b1 == ap_CS_fsm_state19))) begin
        out_M_real2543_049_fu_794 <= select_ln55_6_fu_6378_p3;
        out_M_real254_046_fu_770 <= select_ln55_7_fu_6392_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_fu_6142_p4 == 4'd3) & (1'b1 == ap_CS_fsm_state19))) begin
        out_M_real2554_055_fu_842 <= select_ln55_8_fu_6324_p3;
        out_M_real255_052_fu_818 <= select_ln55_9_fu_6338_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_fu_6142_p4 == 4'd4) & (1'b1 == ap_CS_fsm_state19))) begin
        out_M_real2565_061_fu_890 <= select_ln55_10_fu_6270_p3;
        out_M_real256_058_fu_866 <= select_ln55_11_fu_6284_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_fu_6142_p4 == 4'd5) & (1'b1 == ap_CS_fsm_state19))) begin
        out_M_real2576_062_fu_898 <= select_ln55_13_fu_6236_p3;
        out_M_real257_063_fu_910 <= select_ln55_12_fu_6216_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln55_1_fu_6142_p4 == 4'd6) & (1'b1 == ap_CS_fsm_state19))) begin
        out_M_real2587_059_fu_874 <= select_ln55_15_fu_6182_p3;
        out_M_real258_060_fu_886 <= select_ln55_14_fu_6168_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln55_1_fu_6142_p4 == 4'd6) & ~(trunc_ln55_1_fu_6142_p4 == 4'd5) & ~(trunc_ln55_1_fu_6142_p4 == 4'd4) & ~(trunc_ln55_1_fu_6142_p4 == 4'd3) & ~(trunc_ln55_1_fu_6142_p4 == 4'd2) & ~(trunc_ln55_1_fu_6142_p4 == 4'd1) & ~(trunc_ln55_1_fu_6142_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        out_M_real2598_056_fu_850 <= select_ln55_1_fu_6560_p3;
        out_M_real259_057_fu_862 <= select_ln55_fu_6546_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln51_reg_7583 == 1'd0))) begin
        p_r_M_imag_reg_8882 <= p_r_M_imag_fu_5740_p66;
        p_r_M_real_reg_8877 <= p_r_M_real_fu_5606_p66;
        p_t_imag_reg_8892 <= p_t_imag_fu_6008_p66;
        p_t_real_reg_8887 <= p_t_real_fu_5874_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln51_reg_7583_pp0_iter3_reg == 1'd0))) begin
        sum_M_real_reg_8927 <= grp_fu_4481_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln51_reg_7583 == 1'd0))) begin
        tmp_2_i_i_reg_8902 <= grp_fu_4487_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln51_reg_7583_pp0_iter1_reg == 1'd0))) begin
        tmp_4_i_i_reg_8907 <= grp_fu_4487_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln51_reg_7583_pp0_iter1_reg == 1'd0))) begin
        tmp_5_i_i_reg_8912 <= grp_fu_4487_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln51_reg_7583 == 1'd0))) begin
        tmp_i_i_reg_8897 <= grp_fu_4487_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln51_fu_5287_p2 == 1'd0))) begin
        trunc_ln53_reg_7592 <= trunc_ln53_fu_5299_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        trunc_ln55_1_reg_8937 <= {{m_0_reg_4434[4:1]}};
        trunc_ln55_reg_8941 <= trunc_ln55_fu_6152_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln48_fu_4843_p2 == 1'd0))) begin
        zext_ln51_reg_7578[10 : 6] <= zext_ln51_fu_4867_p1[10 : 6];
        zext_ln53_reg_7573[4 : 0] <= zext_ln53_fu_4855_p1[4 : 0];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag100_ce0 = 1'b1;
    end else begin
        a_M_imag100_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag101_ce0 = 1'b1;
    end else begin
        a_M_imag101_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag102_ce0 = 1'b1;
    end else begin
        a_M_imag102_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag103_ce0 = 1'b1;
    end else begin
        a_M_imag103_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag104_ce0 = 1'b1;
    end else begin
        a_M_imag104_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag105_ce0 = 1'b1;
    end else begin
        a_M_imag105_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag106_ce0 = 1'b1;
    end else begin
        a_M_imag106_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag107_ce0 = 1'b1;
    end else begin
        a_M_imag107_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag108_ce0 = 1'b1;
    end else begin
        a_M_imag108_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag109_ce0 = 1'b1;
    end else begin
        a_M_imag109_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag110_ce0 = 1'b1;
    end else begin
        a_M_imag110_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag111_ce0 = 1'b1;
    end else begin
        a_M_imag111_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag112_ce0 = 1'b1;
    end else begin
        a_M_imag112_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag113_ce0 = 1'b1;
    end else begin
        a_M_imag113_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag114_ce0 = 1'b1;
    end else begin
        a_M_imag114_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag115_ce0 = 1'b1;
    end else begin
        a_M_imag115_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag116_ce0 = 1'b1;
    end else begin
        a_M_imag116_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag117_ce0 = 1'b1;
    end else begin
        a_M_imag117_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag118_ce0 = 1'b1;
    end else begin
        a_M_imag118_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag119_ce0 = 1'b1;
    end else begin
        a_M_imag119_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag120_ce0 = 1'b1;
    end else begin
        a_M_imag120_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag121_ce0 = 1'b1;
    end else begin
        a_M_imag121_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag122_ce0 = 1'b1;
    end else begin
        a_M_imag122_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag123_ce0 = 1'b1;
    end else begin
        a_M_imag123_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag124_ce0 = 1'b1;
    end else begin
        a_M_imag124_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag125_ce0 = 1'b1;
    end else begin
        a_M_imag125_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag126_ce0 = 1'b1;
    end else begin
        a_M_imag126_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag64_ce0 = 1'b1;
    end else begin
        a_M_imag64_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag65_ce0 = 1'b1;
    end else begin
        a_M_imag65_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag66_ce0 = 1'b1;
    end else begin
        a_M_imag66_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag67_ce0 = 1'b1;
    end else begin
        a_M_imag67_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag68_ce0 = 1'b1;
    end else begin
        a_M_imag68_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag69_ce0 = 1'b1;
    end else begin
        a_M_imag69_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag70_ce0 = 1'b1;
    end else begin
        a_M_imag70_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag71_ce0 = 1'b1;
    end else begin
        a_M_imag71_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag72_ce0 = 1'b1;
    end else begin
        a_M_imag72_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag73_ce0 = 1'b1;
    end else begin
        a_M_imag73_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag74_ce0 = 1'b1;
    end else begin
        a_M_imag74_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag75_ce0 = 1'b1;
    end else begin
        a_M_imag75_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag76_ce0 = 1'b1;
    end else begin
        a_M_imag76_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag77_ce0 = 1'b1;
    end else begin
        a_M_imag77_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag78_ce0 = 1'b1;
    end else begin
        a_M_imag78_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag79_ce0 = 1'b1;
    end else begin
        a_M_imag79_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag80_ce0 = 1'b1;
    end else begin
        a_M_imag80_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag81_ce0 = 1'b1;
    end else begin
        a_M_imag81_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag82_ce0 = 1'b1;
    end else begin
        a_M_imag82_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag83_ce0 = 1'b1;
    end else begin
        a_M_imag83_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag84_ce0 = 1'b1;
    end else begin
        a_M_imag84_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag85_ce0 = 1'b1;
    end else begin
        a_M_imag85_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag86_ce0 = 1'b1;
    end else begin
        a_M_imag86_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag87_ce0 = 1'b1;
    end else begin
        a_M_imag87_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag88_ce0 = 1'b1;
    end else begin
        a_M_imag88_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag89_ce0 = 1'b1;
    end else begin
        a_M_imag89_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag90_ce0 = 1'b1;
    end else begin
        a_M_imag90_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag91_ce0 = 1'b1;
    end else begin
        a_M_imag91_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag92_ce0 = 1'b1;
    end else begin
        a_M_imag92_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag93_ce0 = 1'b1;
    end else begin
        a_M_imag93_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag94_ce0 = 1'b1;
    end else begin
        a_M_imag94_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag95_ce0 = 1'b1;
    end else begin
        a_M_imag95_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag96_ce0 = 1'b1;
    end else begin
        a_M_imag96_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag97_ce0 = 1'b1;
    end else begin
        a_M_imag97_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag98_ce0 = 1'b1;
    end else begin
        a_M_imag98_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag99_ce0 = 1'b1;
    end else begin
        a_M_imag99_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_imag_ce0 = 1'b1;
    end else begin
        a_M_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real10_ce0 = 1'b1;
    end else begin
        a_M_real10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real11_ce0 = 1'b1;
    end else begin
        a_M_real11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real12_ce0 = 1'b1;
    end else begin
        a_M_real12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real13_ce0 = 1'b1;
    end else begin
        a_M_real13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real14_ce0 = 1'b1;
    end else begin
        a_M_real14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real15_ce0 = 1'b1;
    end else begin
        a_M_real15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real16_ce0 = 1'b1;
    end else begin
        a_M_real16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real17_ce0 = 1'b1;
    end else begin
        a_M_real17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real18_ce0 = 1'b1;
    end else begin
        a_M_real18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real19_ce0 = 1'b1;
    end else begin
        a_M_real19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real1_ce0 = 1'b1;
    end else begin
        a_M_real1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real20_ce0 = 1'b1;
    end else begin
        a_M_real20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real21_ce0 = 1'b1;
    end else begin
        a_M_real21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real22_ce0 = 1'b1;
    end else begin
        a_M_real22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real23_ce0 = 1'b1;
    end else begin
        a_M_real23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real24_ce0 = 1'b1;
    end else begin
        a_M_real24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real25_ce0 = 1'b1;
    end else begin
        a_M_real25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real26_ce0 = 1'b1;
    end else begin
        a_M_real26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real27_ce0 = 1'b1;
    end else begin
        a_M_real27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real28_ce0 = 1'b1;
    end else begin
        a_M_real28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real29_ce0 = 1'b1;
    end else begin
        a_M_real29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real2_ce0 = 1'b1;
    end else begin
        a_M_real2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real30_ce0 = 1'b1;
    end else begin
        a_M_real30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real31_ce0 = 1'b1;
    end else begin
        a_M_real31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real32_ce0 = 1'b1;
    end else begin
        a_M_real32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real33_ce0 = 1'b1;
    end else begin
        a_M_real33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real34_ce0 = 1'b1;
    end else begin
        a_M_real34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real35_ce0 = 1'b1;
    end else begin
        a_M_real35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real36_ce0 = 1'b1;
    end else begin
        a_M_real36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real37_ce0 = 1'b1;
    end else begin
        a_M_real37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real38_ce0 = 1'b1;
    end else begin
        a_M_real38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real39_ce0 = 1'b1;
    end else begin
        a_M_real39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real3_ce0 = 1'b1;
    end else begin
        a_M_real3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real40_ce0 = 1'b1;
    end else begin
        a_M_real40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real41_ce0 = 1'b1;
    end else begin
        a_M_real41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real42_ce0 = 1'b1;
    end else begin
        a_M_real42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real43_ce0 = 1'b1;
    end else begin
        a_M_real43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real44_ce0 = 1'b1;
    end else begin
        a_M_real44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real45_ce0 = 1'b1;
    end else begin
        a_M_real45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real46_ce0 = 1'b1;
    end else begin
        a_M_real46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real47_ce0 = 1'b1;
    end else begin
        a_M_real47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real48_ce0 = 1'b1;
    end else begin
        a_M_real48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real49_ce0 = 1'b1;
    end else begin
        a_M_real49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real4_ce0 = 1'b1;
    end else begin
        a_M_real4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real50_ce0 = 1'b1;
    end else begin
        a_M_real50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real51_ce0 = 1'b1;
    end else begin
        a_M_real51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real52_ce0 = 1'b1;
    end else begin
        a_M_real52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real53_ce0 = 1'b1;
    end else begin
        a_M_real53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real54_ce0 = 1'b1;
    end else begin
        a_M_real54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real55_ce0 = 1'b1;
    end else begin
        a_M_real55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real56_ce0 = 1'b1;
    end else begin
        a_M_real56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real57_ce0 = 1'b1;
    end else begin
        a_M_real57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real58_ce0 = 1'b1;
    end else begin
        a_M_real58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real59_ce0 = 1'b1;
    end else begin
        a_M_real59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real5_ce0 = 1'b1;
    end else begin
        a_M_real5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real60_ce0 = 1'b1;
    end else begin
        a_M_real60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real61_ce0 = 1'b1;
    end else begin
        a_M_real61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real62_ce0 = 1'b1;
    end else begin
        a_M_real62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real63_ce0 = 1'b1;
    end else begin
        a_M_real63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real6_ce0 = 1'b1;
    end else begin
        a_M_real6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real7_ce0 = 1'b1;
    end else begin
        a_M_real7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real8_ce0 = 1'b1;
    end else begin
        a_M_real8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real9_ce0 = 1'b1;
    end else begin
        a_M_real9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_M_real_ce0 = 1'b1;
    end else begin
        a_M_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln51_fu_5287_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (icmp_ln48_fu_4843_p2 == 1'd1)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln51_reg_7583_pp0_iter3_reg == 1'd0))) begin
        ap_phi_mux_complex_M_real_read_phi_fu_4462_p4 = sum_M_real_reg_8927;
    end else begin
        ap_phi_mux_complex_M_real_read_phi_fu_4462_p4 = complex_M_real_read_reg_4458;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln51_reg_7583 == 1'd0))) begin
        ap_phi_mux_n_0_phi_fu_4474_p4 = n_reg_7587;
    end else begin
        ap_phi_mux_n_0_phi_fu_4474_p4 = n_0_reg_4470;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln48_fu_4843_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_0_ce0 = 1'b1;
    end else begin
        b_M_imag_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_10_ce0 = 1'b1;
    end else begin
        b_M_imag_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_11_ce0 = 1'b1;
    end else begin
        b_M_imag_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_12_ce0 = 1'b1;
    end else begin
        b_M_imag_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_13_ce0 = 1'b1;
    end else begin
        b_M_imag_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_14_ce0 = 1'b1;
    end else begin
        b_M_imag_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_15_ce0 = 1'b1;
    end else begin
        b_M_imag_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_16_ce0 = 1'b1;
    end else begin
        b_M_imag_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_17_ce0 = 1'b1;
    end else begin
        b_M_imag_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_18_ce0 = 1'b1;
    end else begin
        b_M_imag_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_19_ce0 = 1'b1;
    end else begin
        b_M_imag_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_1_ce0 = 1'b1;
    end else begin
        b_M_imag_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_20_ce0 = 1'b1;
    end else begin
        b_M_imag_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_21_ce0 = 1'b1;
    end else begin
        b_M_imag_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_22_ce0 = 1'b1;
    end else begin
        b_M_imag_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_23_ce0 = 1'b1;
    end else begin
        b_M_imag_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_24_ce0 = 1'b1;
    end else begin
        b_M_imag_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_25_ce0 = 1'b1;
    end else begin
        b_M_imag_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_26_ce0 = 1'b1;
    end else begin
        b_M_imag_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_27_ce0 = 1'b1;
    end else begin
        b_M_imag_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_28_ce0 = 1'b1;
    end else begin
        b_M_imag_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_29_ce0 = 1'b1;
    end else begin
        b_M_imag_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_2_ce0 = 1'b1;
    end else begin
        b_M_imag_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_30_ce0 = 1'b1;
    end else begin
        b_M_imag_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_31_ce0 = 1'b1;
    end else begin
        b_M_imag_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_32_ce0 = 1'b1;
    end else begin
        b_M_imag_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_33_ce0 = 1'b1;
    end else begin
        b_M_imag_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_34_ce0 = 1'b1;
    end else begin
        b_M_imag_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_35_ce0 = 1'b1;
    end else begin
        b_M_imag_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_36_ce0 = 1'b1;
    end else begin
        b_M_imag_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_37_ce0 = 1'b1;
    end else begin
        b_M_imag_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_38_ce0 = 1'b1;
    end else begin
        b_M_imag_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_39_ce0 = 1'b1;
    end else begin
        b_M_imag_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_3_ce0 = 1'b1;
    end else begin
        b_M_imag_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_40_ce0 = 1'b1;
    end else begin
        b_M_imag_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_41_ce0 = 1'b1;
    end else begin
        b_M_imag_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_42_ce0 = 1'b1;
    end else begin
        b_M_imag_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_43_ce0 = 1'b1;
    end else begin
        b_M_imag_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_44_ce0 = 1'b1;
    end else begin
        b_M_imag_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_45_ce0 = 1'b1;
    end else begin
        b_M_imag_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_46_ce0 = 1'b1;
    end else begin
        b_M_imag_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_47_ce0 = 1'b1;
    end else begin
        b_M_imag_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_48_ce0 = 1'b1;
    end else begin
        b_M_imag_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_49_ce0 = 1'b1;
    end else begin
        b_M_imag_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_4_ce0 = 1'b1;
    end else begin
        b_M_imag_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_50_ce0 = 1'b1;
    end else begin
        b_M_imag_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_51_ce0 = 1'b1;
    end else begin
        b_M_imag_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_52_ce0 = 1'b1;
    end else begin
        b_M_imag_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_53_ce0 = 1'b1;
    end else begin
        b_M_imag_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_54_ce0 = 1'b1;
    end else begin
        b_M_imag_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_55_ce0 = 1'b1;
    end else begin
        b_M_imag_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_56_ce0 = 1'b1;
    end else begin
        b_M_imag_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_57_ce0 = 1'b1;
    end else begin
        b_M_imag_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_58_ce0 = 1'b1;
    end else begin
        b_M_imag_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_59_ce0 = 1'b1;
    end else begin
        b_M_imag_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_5_ce0 = 1'b1;
    end else begin
        b_M_imag_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_60_ce0 = 1'b1;
    end else begin
        b_M_imag_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_61_ce0 = 1'b1;
    end else begin
        b_M_imag_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_62_ce0 = 1'b1;
    end else begin
        b_M_imag_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_63_ce0 = 1'b1;
    end else begin
        b_M_imag_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_6_ce0 = 1'b1;
    end else begin
        b_M_imag_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_7_ce0 = 1'b1;
    end else begin
        b_M_imag_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_8_ce0 = 1'b1;
    end else begin
        b_M_imag_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_imag_9_ce0 = 1'b1;
    end else begin
        b_M_imag_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_0_ce0 = 1'b1;
    end else begin
        b_M_real_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_10_ce0 = 1'b1;
    end else begin
        b_M_real_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_11_ce0 = 1'b1;
    end else begin
        b_M_real_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_12_ce0 = 1'b1;
    end else begin
        b_M_real_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_13_ce0 = 1'b1;
    end else begin
        b_M_real_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_14_ce0 = 1'b1;
    end else begin
        b_M_real_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_15_ce0 = 1'b1;
    end else begin
        b_M_real_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_16_ce0 = 1'b1;
    end else begin
        b_M_real_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_17_ce0 = 1'b1;
    end else begin
        b_M_real_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_18_ce0 = 1'b1;
    end else begin
        b_M_real_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_19_ce0 = 1'b1;
    end else begin
        b_M_real_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_1_ce0 = 1'b1;
    end else begin
        b_M_real_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_20_ce0 = 1'b1;
    end else begin
        b_M_real_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_21_ce0 = 1'b1;
    end else begin
        b_M_real_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_22_ce0 = 1'b1;
    end else begin
        b_M_real_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_23_ce0 = 1'b1;
    end else begin
        b_M_real_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_24_ce0 = 1'b1;
    end else begin
        b_M_real_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_25_ce0 = 1'b1;
    end else begin
        b_M_real_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_26_ce0 = 1'b1;
    end else begin
        b_M_real_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_27_ce0 = 1'b1;
    end else begin
        b_M_real_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_28_ce0 = 1'b1;
    end else begin
        b_M_real_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_29_ce0 = 1'b1;
    end else begin
        b_M_real_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_2_ce0 = 1'b1;
    end else begin
        b_M_real_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_30_ce0 = 1'b1;
    end else begin
        b_M_real_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_31_ce0 = 1'b1;
    end else begin
        b_M_real_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_32_ce0 = 1'b1;
    end else begin
        b_M_real_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_33_ce0 = 1'b1;
    end else begin
        b_M_real_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_34_ce0 = 1'b1;
    end else begin
        b_M_real_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_35_ce0 = 1'b1;
    end else begin
        b_M_real_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_36_ce0 = 1'b1;
    end else begin
        b_M_real_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_37_ce0 = 1'b1;
    end else begin
        b_M_real_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_38_ce0 = 1'b1;
    end else begin
        b_M_real_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_39_ce0 = 1'b1;
    end else begin
        b_M_real_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_3_ce0 = 1'b1;
    end else begin
        b_M_real_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_40_ce0 = 1'b1;
    end else begin
        b_M_real_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_41_ce0 = 1'b1;
    end else begin
        b_M_real_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_42_ce0 = 1'b1;
    end else begin
        b_M_real_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_43_ce0 = 1'b1;
    end else begin
        b_M_real_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_44_ce0 = 1'b1;
    end else begin
        b_M_real_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_45_ce0 = 1'b1;
    end else begin
        b_M_real_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_46_ce0 = 1'b1;
    end else begin
        b_M_real_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_47_ce0 = 1'b1;
    end else begin
        b_M_real_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_48_ce0 = 1'b1;
    end else begin
        b_M_real_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_49_ce0 = 1'b1;
    end else begin
        b_M_real_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_4_ce0 = 1'b1;
    end else begin
        b_M_real_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_50_ce0 = 1'b1;
    end else begin
        b_M_real_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_51_ce0 = 1'b1;
    end else begin
        b_M_real_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_52_ce0 = 1'b1;
    end else begin
        b_M_real_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_53_ce0 = 1'b1;
    end else begin
        b_M_real_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_54_ce0 = 1'b1;
    end else begin
        b_M_real_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_55_ce0 = 1'b1;
    end else begin
        b_M_real_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_56_ce0 = 1'b1;
    end else begin
        b_M_real_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_57_ce0 = 1'b1;
    end else begin
        b_M_real_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_58_ce0 = 1'b1;
    end else begin
        b_M_real_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_59_ce0 = 1'b1;
    end else begin
        b_M_real_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_5_ce0 = 1'b1;
    end else begin
        b_M_real_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_60_ce0 = 1'b1;
    end else begin
        b_M_real_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_61_ce0 = 1'b1;
    end else begin
        b_M_real_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_62_ce0 = 1'b1;
    end else begin
        b_M_real_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_63_ce0 = 1'b1;
    end else begin
        b_M_real_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_6_ce0 = 1'b1;
    end else begin
        b_M_real_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_7_ce0 = 1'b1;
    end else begin
        b_M_real_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_8_ce0 = 1'b1;
    end else begin
        b_M_real_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_M_real_9_ce0 = 1'b1;
    end else begin
        b_M_real_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln51_reg_7583_pp0_iter1_reg == 1'd0))) begin
        grp_fu_4481_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln51_reg_7583_pp0_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln51_reg_7583_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln51_reg_7583_pp0_iter2_reg == 1'd0)))) begin
        grp_fu_4481_opcode = 2'd0;
    end else begin
        grp_fu_4481_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_4481_p0 = complex_M_imag_read_reg_4446;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_4481_p0 = ap_phi_mux_complex_M_real_read_phi_fu_4462_p4;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_4481_p0 = tmp_4_i_i_reg_8907;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_4481_p0 = tmp_i_i_reg_8897;
    end else begin
        grp_fu_4481_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_4481_p1 = complex_M_imag_writ_reg_8922;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_4481_p1 = complex_M_real_writ_reg_8917;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_4481_p1 = tmp_5_i_i_reg_8912;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_4481_p1 = tmp_2_i_i_reg_8902;
    end else begin
        grp_fu_4481_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_4487_p0 = p_r_M_imag_reg_8882;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_4487_p0 = p_r_M_real_reg_8877;
    end else begin
        grp_fu_4487_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_4487_p1 = p_t_imag_reg_8892;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_4487_p1 = p_t_real_reg_8887;
    end else begin
        grp_fu_4487_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln48_fu_4843_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln51_fu_5287_p2 == 1'd1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln51_fu_5287_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((~((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_M_imag100_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag101_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag102_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag103_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag104_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag105_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag106_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag107_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag108_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag109_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag110_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag111_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag112_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag113_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag114_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag115_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag116_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag117_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag118_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag119_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag120_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag121_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag122_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag123_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag124_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag125_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag126_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag64_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag65_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag66_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag67_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag68_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag69_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag70_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag71_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag72_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag73_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag74_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag75_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag76_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag77_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag78_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag79_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag80_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag81_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag82_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag83_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag84_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag85_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag86_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag87_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag88_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag89_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag90_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag91_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag92_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag93_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag94_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag95_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag96_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag97_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag98_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag99_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_imag_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real10_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real11_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real12_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real13_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real14_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real15_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real16_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real17_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real18_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real19_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real1_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real20_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real21_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real22_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real23_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real24_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real25_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real26_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real27_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real28_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real29_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real2_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real30_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real31_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real32_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real33_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real34_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real35_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real36_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real37_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real38_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real39_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real3_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real40_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real41_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real42_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real43_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real44_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real45_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real46_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real47_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real48_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real49_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real4_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real50_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real51_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real52_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real53_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real54_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real55_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real56_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real57_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real58_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real59_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real5_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real60_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real61_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real62_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real63_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real6_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real7_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real8_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real9_address0 = zext_ln53_3_fu_5322_p1;

assign a_M_real_address0 = zext_ln53_3_fu_5322_p1;

assign add_ln53_1_fu_5466_p2 = (zext_ln53_4_fu_5462_p1 + zext_ln53_reg_7573);

assign add_ln53_fu_5317_p2 = (zext_ln51_reg_7578 + zext_ln53_2_fu_5313_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return_0 = select_ln57_fu_4871_p3;

assign ap_return_1 = select_ln57_1_fu_4878_p3;

assign ap_return_10 = select_ln57_10_fu_4941_p3;

assign ap_return_11 = select_ln57_11_fu_4948_p3;

assign ap_return_12 = select_ln57_12_fu_4955_p3;

assign ap_return_13 = select_ln57_13_fu_4962_p3;

assign ap_return_14 = select_ln57_14_fu_4969_p3;

assign ap_return_15 = select_ln57_15_fu_4976_p3;

assign ap_return_16 = select_ln57_16_fu_4983_p3;

assign ap_return_17 = select_ln57_17_fu_4990_p3;

assign ap_return_18 = select_ln57_18_fu_4997_p3;

assign ap_return_19 = select_ln57_19_fu_5004_p3;

assign ap_return_2 = select_ln57_2_fu_4885_p3;

assign ap_return_20 = select_ln57_20_fu_5011_p3;

assign ap_return_21 = select_ln57_21_fu_5018_p3;

assign ap_return_22 = select_ln57_22_fu_5025_p3;

assign ap_return_23 = select_ln57_23_fu_5032_p3;

assign ap_return_24 = select_ln57_24_fu_5039_p3;

assign ap_return_25 = select_ln57_25_fu_5046_p3;

assign ap_return_26 = select_ln57_26_fu_5053_p3;

assign ap_return_27 = select_ln57_27_fu_5060_p3;

assign ap_return_28 = select_ln57_28_fu_5067_p3;

assign ap_return_29 = select_ln57_29_fu_5074_p3;

assign ap_return_3 = select_ln57_3_fu_4892_p3;

assign ap_return_30 = select_ln57_30_fu_5081_p3;

assign ap_return_31 = select_ln57_31_fu_5088_p3;

assign ap_return_4 = select_ln57_4_fu_4899_p3;

assign ap_return_5 = select_ln57_5_fu_4906_p3;

assign ap_return_6 = select_ln57_6_fu_4913_p3;

assign ap_return_7 = select_ln57_7_fu_4920_p3;

assign ap_return_8 = select_ln57_8_fu_4927_p3;

assign ap_return_9 = select_ln57_9_fu_4934_p3;

assign b_M_imag_0_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_10_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_11_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_12_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_13_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_14_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_15_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_16_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_17_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_18_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_19_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_1_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_20_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_21_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_22_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_23_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_24_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_25_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_26_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_27_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_28_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_29_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_2_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_30_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_31_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_32_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_33_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_34_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_35_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_36_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_37_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_38_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_39_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_3_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_40_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_41_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_42_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_43_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_44_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_45_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_46_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_47_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_48_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_49_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_4_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_50_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_51_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_52_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_53_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_54_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_55_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_56_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_57_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_58_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_59_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_5_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_60_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_61_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_62_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_63_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_6_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_7_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_8_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_imag_9_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_0_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_10_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_11_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_12_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_13_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_14_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_15_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_16_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_17_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_18_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_19_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_1_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_20_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_21_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_22_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_23_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_24_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_25_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_26_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_27_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_28_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_29_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_2_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_30_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_31_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_32_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_33_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_34_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_35_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_36_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_37_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_38_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_39_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_3_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_40_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_41_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_42_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_43_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_44_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_45_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_46_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_47_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_48_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_49_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_4_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_50_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_51_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_52_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_53_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_54_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_55_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_56_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_57_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_58_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_59_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_5_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_60_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_61_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_62_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_63_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_6_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_7_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_8_address0 = zext_ln53_5_fu_5471_p1;

assign b_M_real_9_address0 = zext_ln53_5_fu_5471_p1;

assign icmp_ln48_fu_4843_p2 = ((m_0_reg_4434 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln51_fu_5287_p2 = ((ap_phi_mux_n_0_phi_fu_4474_p4 == 13'd4096) ? 1'b1 : 1'b0);

assign lshr_ln_fu_5303_p4 = {{ap_phi_mux_n_0_phi_fu_4474_p4[12:6]}};

assign m_fu_4849_p2 = (m_0_reg_4434 + 5'd1);

assign n_fu_5293_p2 = (ap_phi_mux_n_0_phi_fu_4474_p4 + 13'd1);

assign or_ln55_10_fu_6278_p2 = (write_flag29_0_fu_878 | trunc_ln55_fu_6152_p1);

assign or_ln55_11_fu_6292_p2 = (xor_ln55_5_fu_6264_p2 | write_flag26_0_fu_854);

assign or_ln55_12_fu_6224_p2 = (write_flag35_0_fu_906 | trunc_ln55_fu_6152_p1);

assign or_ln55_13_fu_6230_p2 = (xor_ln55_6_fu_6210_p2 | write_flag32_0_fu_902);

assign or_ln55_14_fu_6162_p2 = (xor_ln55_7_fu_6156_p2 | write_flag38_0_fu_894);

assign or_ln55_15_fu_6176_p2 = (write_flag41_0_fu_882 | trunc_ln55_fu_6152_p1);

assign or_ln55_16_fu_6943_p2 = (xor_ln55_8_fu_6938_p2 | write_flag92_0_fu_678);

assign or_ln55_17_fu_6956_p2 = (write_flag95_0_fu_666 | trunc_ln55_reg_8941);

assign or_ln55_18_fu_6893_p2 = (xor_ln55_9_fu_6888_p2 | write_flag50_0_fu_846);

assign or_ln55_19_fu_6906_p2 = (write_flag53_0_fu_834 | trunc_ln55_reg_8941);

assign or_ln55_1_fu_6554_p2 = (write_flag47_0_fu_858 | trunc_ln55_fu_6152_p1);

assign or_ln55_20_fu_6843_p2 = (xor_ln55_10_fu_6838_p2 | write_flag56_0_fu_822);

assign or_ln55_21_fu_6856_p2 = (write_flag59_0_fu_810 | trunc_ln55_reg_8941);

assign or_ln55_22_fu_6793_p2 = (xor_ln55_11_fu_6788_p2 | write_flag62_0_fu_798);

assign or_ln55_23_fu_6806_p2 = (write_flag65_0_fu_786 | trunc_ln55_reg_8941);

assign or_ln55_24_fu_6743_p2 = (xor_ln55_12_fu_6738_p2 | write_flag68_0_fu_774);

assign or_ln55_25_fu_6756_p2 = (write_flag71_0_fu_762 | trunc_ln55_reg_8941);

assign or_ln55_26_fu_6693_p2 = (xor_ln55_13_fu_6688_p2 | write_flag74_0_fu_750);

assign or_ln55_27_fu_6706_p2 = (write_flag77_0_fu_738 | trunc_ln55_reg_8941);

assign or_ln55_28_fu_6643_p2 = (xor_ln55_14_fu_6638_p2 | write_flag80_0_fu_726);

assign or_ln55_29_fu_6656_p2 = (write_flag83_0_fu_714 | trunc_ln55_reg_8941);

assign or_ln55_2_fu_6494_p2 = (write_flag4_0_fu_686 | trunc_ln55_fu_6152_p1);

assign or_ln55_30_fu_6593_p2 = (xor_ln55_15_fu_6588_p2 | write_flag86_0_fu_702);

assign or_ln55_31_fu_6606_p2 = (write_flag89_0_fu_690 | trunc_ln55_reg_8941);

assign or_ln55_3_fu_6508_p2 = (xor_ln55_1_fu_6480_p2 | write_flag_0_fu_662);

assign or_ln55_4_fu_6440_p2 = (write_flag11_0_fu_734 | trunc_ln55_fu_6152_p1);

assign or_ln55_5_fu_6454_p2 = (xor_ln55_2_fu_6426_p2 | write_flag8_0_fu_710);

assign or_ln55_6_fu_6386_p2 = (write_flag17_0_fu_782 | trunc_ln55_fu_6152_p1);

assign or_ln55_7_fu_6400_p2 = (xor_ln55_3_fu_6372_p2 | write_flag14_0_fu_758);

assign or_ln55_8_fu_6332_p2 = (write_flag23_0_fu_830 | trunc_ln55_fu_6152_p1);

assign or_ln55_9_fu_6346_p2 = (xor_ln55_4_fu_6318_p2 | write_flag20_0_fu_806);

assign or_ln55_fu_6540_p2 = (xor_ln55_fu_6534_p2 | write_flag44_0_fu_870);

assign select_ln55_10_fu_6270_p3 = ((trunc_ln55_fu_6152_p1[0:0] === 1'b1) ? complex_M_real_read_reg_4458 : out_M_real2565_061_fu_890);

assign select_ln55_11_fu_6284_p3 = ((trunc_ln55_fu_6152_p1[0:0] === 1'b1) ? out_M_real256_058_fu_866 : complex_M_real_read_reg_4458);

assign select_ln55_12_fu_6216_p3 = ((trunc_ln55_fu_6152_p1[0:0] === 1'b1) ? out_M_real257_063_fu_910 : complex_M_real_read_reg_4458);

assign select_ln55_13_fu_6236_p3 = ((trunc_ln55_fu_6152_p1[0:0] === 1'b1) ? complex_M_real_read_reg_4458 : out_M_real2576_062_fu_898);

assign select_ln55_14_fu_6168_p3 = ((trunc_ln55_fu_6152_p1[0:0] === 1'b1) ? out_M_real258_060_fu_886 : complex_M_real_read_reg_4458);

assign select_ln55_15_fu_6182_p3 = ((trunc_ln55_fu_6152_p1[0:0] === 1'b1) ? complex_M_real_read_reg_4458 : out_M_real2587_059_fu_874);

assign select_ln55_16_fu_6949_p3 = ((trunc_ln55_reg_8941[0:0] === 1'b1) ? out_M_imag266_033_fu_670 : complex_M_imag_read_reg_4446);

assign select_ln55_17_fu_6961_p3 = ((trunc_ln55_reg_8941[0:0] === 1'b1) ? complex_M_imag_read_reg_4446 : out_M_imag26616_032_fu_658);

assign select_ln55_18_fu_6899_p3 = ((trunc_ln55_reg_8941[0:0] === 1'b1) ? out_M_imag_054_fu_838 : complex_M_imag_read_reg_4446);

assign select_ln55_19_fu_6911_p3 = ((trunc_ln55_reg_8941[0:0] === 1'b1) ? complex_M_imag_read_reg_4446 : out_M_imag9_053_fu_826);

assign select_ln55_1_fu_6560_p3 = ((trunc_ln55_fu_6152_p1[0:0] === 1'b1) ? complex_M_real_read_reg_4458 : out_M_real2598_056_fu_850);

assign select_ln55_20_fu_6849_p3 = ((trunc_ln55_reg_8941[0:0] === 1'b1) ? out_M_imag260_051_fu_814 : complex_M_imag_read_reg_4446);

assign select_ln55_21_fu_6861_p3 = ((trunc_ln55_reg_8941[0:0] === 1'b1) ? complex_M_imag_read_reg_4446 : out_M_imag26010_050_fu_802);

assign select_ln55_22_fu_6799_p3 = ((trunc_ln55_reg_8941[0:0] === 1'b1) ? out_M_imag261_048_fu_790 : complex_M_imag_read_reg_4446);

assign select_ln55_23_fu_6811_p3 = ((trunc_ln55_reg_8941[0:0] === 1'b1) ? complex_M_imag_read_reg_4446 : out_M_imag26111_047_fu_778);

assign select_ln55_24_fu_6749_p3 = ((trunc_ln55_reg_8941[0:0] === 1'b1) ? out_M_imag262_045_fu_766 : complex_M_imag_read_reg_4446);

assign select_ln55_25_fu_6761_p3 = ((trunc_ln55_reg_8941[0:0] === 1'b1) ? complex_M_imag_read_reg_4446 : out_M_imag26212_044_fu_754);

assign select_ln55_26_fu_6699_p3 = ((trunc_ln55_reg_8941[0:0] === 1'b1) ? out_M_imag263_042_fu_742 : complex_M_imag_read_reg_4446);

assign select_ln55_27_fu_6711_p3 = ((trunc_ln55_reg_8941[0:0] === 1'b1) ? complex_M_imag_read_reg_4446 : out_M_imag26313_041_fu_730);

assign select_ln55_28_fu_6649_p3 = ((trunc_ln55_reg_8941[0:0] === 1'b1) ? out_M_imag264_039_fu_718 : complex_M_imag_read_reg_4446);

assign select_ln55_29_fu_6661_p3 = ((trunc_ln55_reg_8941[0:0] === 1'b1) ? complex_M_imag_read_reg_4446 : out_M_imag26414_038_fu_706);

assign select_ln55_2_fu_6486_p3 = ((trunc_ln55_fu_6152_p1[0:0] === 1'b1) ? complex_M_real_read_reg_4458 : out_M_real16_037_fu_698);

assign select_ln55_30_fu_6599_p3 = ((trunc_ln55_reg_8941[0:0] === 1'b1) ? out_M_imag265_036_fu_694 : complex_M_imag_read_reg_4446);

assign select_ln55_31_fu_6611_p3 = ((trunc_ln55_reg_8941[0:0] === 1'b1) ? complex_M_imag_read_reg_4446 : out_M_imag26515_035_fu_682);

assign select_ln55_3_fu_6500_p3 = ((trunc_ln55_fu_6152_p1[0:0] === 1'b1) ? out_M_real_034_fu_674 : complex_M_real_read_reg_4458);

assign select_ln55_4_fu_6432_p3 = ((trunc_ln55_fu_6152_p1[0:0] === 1'b1) ? complex_M_real_read_reg_4458 : out_M_real2532_043_fu_746);

assign select_ln55_5_fu_6446_p3 = ((trunc_ln55_fu_6152_p1[0:0] === 1'b1) ? out_M_real253_040_fu_722 : complex_M_real_read_reg_4458);

assign select_ln55_6_fu_6378_p3 = ((trunc_ln55_fu_6152_p1[0:0] === 1'b1) ? complex_M_real_read_reg_4458 : out_M_real2543_049_fu_794);

assign select_ln55_7_fu_6392_p3 = ((trunc_ln55_fu_6152_p1[0:0] === 1'b1) ? out_M_real254_046_fu_770 : complex_M_real_read_reg_4458);

assign select_ln55_8_fu_6324_p3 = ((trunc_ln55_fu_6152_p1[0:0] === 1'b1) ? complex_M_real_read_reg_4458 : out_M_real2554_055_fu_842);

assign select_ln55_9_fu_6338_p3 = ((trunc_ln55_fu_6152_p1[0:0] === 1'b1) ? out_M_real255_052_fu_818 : complex_M_real_read_reg_4458);

assign select_ln55_fu_6546_p3 = ((trunc_ln55_fu_6152_p1[0:0] === 1'b1) ? out_M_real259_057_fu_862 : complex_M_real_read_reg_4458);

assign select_ln57_10_fu_4941_p3 = ((write_flag32_0_fu_902[0:0] === 1'b1) ? out_M_real257_063_fu_910 : out_M_real_5_0_read);

assign select_ln57_11_fu_4948_p3 = ((write_flag35_0_fu_906[0:0] === 1'b1) ? out_M_real2576_062_fu_898 : out_M_real_5_1_read);

assign select_ln57_12_fu_4955_p3 = ((write_flag38_0_fu_894[0:0] === 1'b1) ? out_M_real258_060_fu_886 : out_M_real_6_0_read);

assign select_ln57_13_fu_4962_p3 = ((write_flag41_0_fu_882[0:0] === 1'b1) ? out_M_real2587_059_fu_874 : out_M_real_6_1_read);

assign select_ln57_14_fu_4969_p3 = ((write_flag44_0_fu_870[0:0] === 1'b1) ? out_M_real259_057_fu_862 : out_M_real_7_0_read);

assign select_ln57_15_fu_4976_p3 = ((write_flag47_0_fu_858[0:0] === 1'b1) ? out_M_real2598_056_fu_850 : out_M_real_7_1_read);

assign select_ln57_16_fu_4983_p3 = ((write_flag50_0_fu_846[0:0] === 1'b1) ? out_M_imag_054_fu_838 : out_M_imag_0_0_read);

assign select_ln57_17_fu_4990_p3 = ((write_flag53_0_fu_834[0:0] === 1'b1) ? out_M_imag9_053_fu_826 : out_M_imag_0_1_read);

assign select_ln57_18_fu_4997_p3 = ((write_flag56_0_fu_822[0:0] === 1'b1) ? out_M_imag260_051_fu_814 : out_M_imag_1_0_read);

assign select_ln57_19_fu_5004_p3 = ((write_flag59_0_fu_810[0:0] === 1'b1) ? out_M_imag26010_050_fu_802 : out_M_imag_1_1_read);

assign select_ln57_1_fu_4878_p3 = ((write_flag4_0_fu_686[0:0] === 1'b1) ? out_M_real16_037_fu_698 : out_M_real_0_1_read);

assign select_ln57_20_fu_5011_p3 = ((write_flag62_0_fu_798[0:0] === 1'b1) ? out_M_imag261_048_fu_790 : out_M_imag_2_0_read);

assign select_ln57_21_fu_5018_p3 = ((write_flag65_0_fu_786[0:0] === 1'b1) ? out_M_imag26111_047_fu_778 : out_M_imag_2_1_read);

assign select_ln57_22_fu_5025_p3 = ((write_flag68_0_fu_774[0:0] === 1'b1) ? out_M_imag262_045_fu_766 : out_M_imag_3_0_read);

assign select_ln57_23_fu_5032_p3 = ((write_flag71_0_fu_762[0:0] === 1'b1) ? out_M_imag26212_044_fu_754 : out_M_imag_3_1_read);

assign select_ln57_24_fu_5039_p3 = ((write_flag74_0_fu_750[0:0] === 1'b1) ? out_M_imag263_042_fu_742 : out_M_imag_4_0_read);

assign select_ln57_25_fu_5046_p3 = ((write_flag77_0_fu_738[0:0] === 1'b1) ? out_M_imag26313_041_fu_730 : out_M_imag_4_1_read);

assign select_ln57_26_fu_5053_p3 = ((write_flag80_0_fu_726[0:0] === 1'b1) ? out_M_imag264_039_fu_718 : out_M_imag_5_0_read);

assign select_ln57_27_fu_5060_p3 = ((write_flag83_0_fu_714[0:0] === 1'b1) ? out_M_imag26414_038_fu_706 : out_M_imag_5_1_read);

assign select_ln57_28_fu_5067_p3 = ((write_flag86_0_fu_702[0:0] === 1'b1) ? out_M_imag265_036_fu_694 : out_M_imag_6_0_read);

assign select_ln57_29_fu_5074_p3 = ((write_flag89_0_fu_690[0:0] === 1'b1) ? out_M_imag26515_035_fu_682 : out_M_imag_6_1_read);

assign select_ln57_2_fu_4885_p3 = ((write_flag8_0_fu_710[0:0] === 1'b1) ? out_M_real253_040_fu_722 : out_M_real_1_0_read);

assign select_ln57_30_fu_5081_p3 = ((write_flag92_0_fu_678[0:0] === 1'b1) ? out_M_imag266_033_fu_670 : out_M_imag_7_0_read);

assign select_ln57_31_fu_5088_p3 = ((write_flag95_0_fu_666[0:0] === 1'b1) ? out_M_imag26616_032_fu_658 : out_M_imag_7_1_read);

assign select_ln57_3_fu_4892_p3 = ((write_flag11_0_fu_734[0:0] === 1'b1) ? out_M_real2532_043_fu_746 : out_M_real_1_1_read);

assign select_ln57_4_fu_4899_p3 = ((write_flag14_0_fu_758[0:0] === 1'b1) ? out_M_real254_046_fu_770 : out_M_real_2_0_read);

assign select_ln57_5_fu_4906_p3 = ((write_flag17_0_fu_782[0:0] === 1'b1) ? out_M_real2543_049_fu_794 : out_M_real_2_1_read);

assign select_ln57_6_fu_4913_p3 = ((write_flag20_0_fu_806[0:0] === 1'b1) ? out_M_real255_052_fu_818 : out_M_real_3_0_read);

assign select_ln57_7_fu_4920_p3 = ((write_flag23_0_fu_830[0:0] === 1'b1) ? out_M_real2554_055_fu_842 : out_M_real_3_1_read);

assign select_ln57_8_fu_4927_p3 = ((write_flag26_0_fu_854[0:0] === 1'b1) ? out_M_real256_058_fu_866 : out_M_real_4_0_read);

assign select_ln57_9_fu_4934_p3 = ((write_flag29_0_fu_878[0:0] === 1'b1) ? out_M_real2565_061_fu_890 : out_M_real_4_1_read);

assign select_ln57_fu_4871_p3 = ((write_flag_0_fu_662[0:0] === 1'b1) ? out_M_real_034_fu_674 : out_M_real_0_0_read);

assign tmp_14_fu_4859_p3 = {{m_0_reg_4434}, {6'd0}};

assign tmp_15_fu_5454_p3 = {{lshr_ln_fu_5303_p4}, {4'd0}};

assign trunc_ln53_fu_5299_p1 = ap_phi_mux_n_0_phi_fu_4474_p4[5:0];

assign trunc_ln55_1_fu_6142_p4 = {{m_0_reg_4434[4:1]}};

assign trunc_ln55_fu_6152_p1 = m_0_reg_4434[0:0];

assign xor_ln55_10_fu_6838_p2 = (trunc_ln55_reg_8941 ^ 1'd1);

assign xor_ln55_11_fu_6788_p2 = (trunc_ln55_reg_8941 ^ 1'd1);

assign xor_ln55_12_fu_6738_p2 = (trunc_ln55_reg_8941 ^ 1'd1);

assign xor_ln55_13_fu_6688_p2 = (trunc_ln55_reg_8941 ^ 1'd1);

assign xor_ln55_14_fu_6638_p2 = (trunc_ln55_reg_8941 ^ 1'd1);

assign xor_ln55_15_fu_6588_p2 = (trunc_ln55_reg_8941 ^ 1'd1);

assign xor_ln55_1_fu_6480_p2 = (trunc_ln55_fu_6152_p1 ^ 1'd1);

assign xor_ln55_2_fu_6426_p2 = (trunc_ln55_fu_6152_p1 ^ 1'd1);

assign xor_ln55_3_fu_6372_p2 = (trunc_ln55_fu_6152_p1 ^ 1'd1);

assign xor_ln55_4_fu_6318_p2 = (trunc_ln55_fu_6152_p1 ^ 1'd1);

assign xor_ln55_5_fu_6264_p2 = (trunc_ln55_fu_6152_p1 ^ 1'd1);

assign xor_ln55_6_fu_6210_p2 = (trunc_ln55_fu_6152_p1 ^ 1'd1);

assign xor_ln55_7_fu_6156_p2 = (trunc_ln55_fu_6152_p1 ^ 1'd1);

assign xor_ln55_8_fu_6938_p2 = (trunc_ln55_reg_8941 ^ 1'd1);

assign xor_ln55_9_fu_6888_p2 = (trunc_ln55_reg_8941 ^ 1'd1);

assign xor_ln55_fu_6534_p2 = (trunc_ln55_fu_6152_p1 ^ 1'd1);

assign zext_ln51_fu_4867_p1 = tmp_14_fu_4859_p3;

assign zext_ln53_1_fu_5603_p1 = trunc_ln53_reg_7592;

assign zext_ln53_2_fu_5313_p1 = lshr_ln_fu_5303_p4;

assign zext_ln53_3_fu_5322_p1 = add_ln53_fu_5317_p2;

assign zext_ln53_4_fu_5462_p1 = tmp_15_fu_5454_p3;

assign zext_ln53_5_fu_5471_p1 = add_ln53_1_fu_5466_p2;

assign zext_ln53_fu_4855_p1 = m_0_reg_4434;

always @ (posedge ap_clk) begin
    zext_ln53_reg_7573[11:5] <= 7'b0000000;
    zext_ln51_reg_7578[5:0] <= 6'b000000;
    zext_ln51_reg_7578[11] <= 1'b0;
end

endmodule //kernel_mmult
