# 8-bit ALU Design in Verilog

## ğŸ“Œ Project Overview
This repository contains the Verilog implementation of an **8-bit Arithmetic Logic Unit (ALU)**. The ALU is a fundamental component in digital circuits and processors, capable of performing various arithmetic and logical operations based on a 3-bit opcode.

## ğŸš€ Features & Functionality
The ALU supports the following operations:

| Opcode  | Operation       |
|---------|---------------|
| `000`   | Addition       |
| `001`   | Subtraction    |
| `010`   | Multiplication |
| `011`   | Left Shift     |
| `100`   | Right Shift    |
| `101`   | Logical AND    |
| `110`   | Logical OR     |
| `111`   | Logical XOR    |

### **Inputs & Outputs**
- **Inputs:**  
  - `OpCode [2:0]` â†’ Selects the operation  
  - `InputA [7:0]` â†’ First operand  
  - `InputB [7:0]` â†’ Second operand  

- **Outputs:**  
  - `OutALU [15:0]` â†’ Result of the operation  
  - `COut` â†’ Carry-out (for arithmetic operations)  

## ğŸ›  Implementation Details
- **Written in VHDL**
- **Testbench included** for simulation and verification
- Synthesizable with **Xilinx Vivado / ModelSim / Quartus**

## ğŸ“‚ Project Structure
```
ğŸ“¦ 8-bit-ALU-vhdl
 â”œâ”€â”€ src
 â”‚   â”œâ”€â”€ alu_8bit.vhdl        # ALU Verilog Module
 â”‚   â”œâ”€â”€ alu_testbench.vhdl   # Testbench for Verification
 â”œâ”€â”€ docs
 â”‚   â”œâ”€â”€ alu_block_diagram.png
 â”œâ”€â”€ simulations
 â”‚   â”œâ”€â”€ alu_waveform.png     # Simulation results
 â”œâ”€â”€ LICENSE
 â”œâ”€â”€ README.md         # Project Documentation
```

## ğŸ— How to Run the Simulation
1. **Clone the repository**  
   ```sh
   git clone https://github.com/akhil-b-26/8-bit-ALU-vhdl.git
   cd 8-bit-ALU-vhdl
   ```
2. **Open ModelSim/Xilinx Vivado/Quartus**  
3. **Compile the VHDL files**  
4. **Run the testbench simulation**  
5. **Verify the outputs in the waveform viewer**  

## ğŸ¯ Future Improvements
- Implement a **4-bit Carry Lookahead Adder (CLA)** for faster addition
- Extend the design to **16-bit ALU**
- Add additional operations like **division and modulo**

## ğŸ“œ License
This project is licensed under the **MIT License**. See the [LICENSE](LICENSE) file for details.

## ğŸ’¡ Contributing
Contributions are welcome! If you find a bug or want to enhance the functionality, feel free to fork the repository and submit a pull request.

## ğŸ“§ Contact
For any inquiries or discussions, feel free to reach out via **GitHub Issues**.
