<dec f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='754' type='llvm::Register llvm::MachineRegisterInfo::createIncompleteVirtualRegister(llvm::StringRef Name = &quot;&quot;)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='749'>/// Creates a new virtual register that has no register class, register bank
  /// or size assigned yet. This is only allowed to be used
  /// temporarily while constructing machine instructions. Most operations are
  /// undefined on an incomplete register until one of setRegClass(),
  /// setRegBank() or setSize() has been called on it.</doc>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='329' u='c' c='_ZN4llvm25PerFunctionMIParsingState11getVRegInfoENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='341' u='c' c='_ZN4llvm25PerFunctionMIParsingState16getVRegInfoNamedENS_9StringRefE'/>
<def f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='146' ll='152' type='llvm::Register llvm::MachineRegisterInfo::createIncompleteVirtualRegister(llvm::StringRef Name = &quot;&quot;)'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='165' u='c' c='_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='174' u='c' c='_ZN4llvm19MachineRegisterInfo20cloneVirtualRegisterENS_8RegisterENS_9StringRefE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='190' u='c' c='_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE'/>
