Diagram of RISC-V Formal Verification workflow under Yosys's RVFI:
![rvfi-flow](https://github.com/user-attachments/assets/f595b617-04b8-4215-ac28-aa285bb53b2c)
