{"Source Block": ["verilog-ethernet/rtl/eth_mac_10g_tx.v@81:91@HdlIdDef", "reg update_crc;\n\nreg swap_lanes;\nreg unswap_lanes;\n\nreg lanes_swapped = 0;\nreg [31:0] swap_txd = 0;\nreg [3:0] swap_txc = 0;\n\nreg [63:0] input_axis_tdata_masked;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_mac_10g_tx.v@82:92", "\nreg swap_lanes;\nreg unswap_lanes;\n\nreg lanes_swapped = 0;\nreg [31:0] swap_txd = 0;\nreg [3:0] swap_txc = 0;\n\nreg [63:0] input_axis_tdata_masked;\n\nreg [63:0] input_tdata_reg = 0, input_tdata_next;\n"], ["verilog-ethernet/rtl/eth_mac_10g_tx.v@79:89", "// datapath control signals\nreg reset_crc;\nreg update_crc;\n\nreg swap_lanes;\nreg unswap_lanes;\n\nreg lanes_swapped = 0;\nreg [31:0] swap_txd = 0;\nreg [3:0] swap_txc = 0;\n\n"], ["verilog-ethernet/rtl/eth_mac_10g_tx.v@78:88", "\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\nreg swap_lanes;\nreg unswap_lanes;\n\nreg lanes_swapped = 0;\nreg [31:0] swap_txd = 0;\nreg [3:0] swap_txc = 0;\n"]], "Diff Content": {"Delete": [[86, "reg lanes_swapped = 0;\n"]], "Add": []}}