<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/lorenl/Dropbox/School/EE432/pdp8-vhdl/test_cpu_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="control" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_unsigned" />
            <top_module name="test_cpu" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="15" />
   <wvobject fp_name="/test_cpu/sin" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">sin</obj_property>
      <obj_property name="ObjectShortName">sin</obj_property>
   </wvobject>
   <wvobject fp_name="/test_cpu/sout" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">sout</obj_property>
      <obj_property name="ObjectShortName">sout</obj_property>
   </wvobject>
   <wvobject fp_name="/test_cpu/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/test_cpu/din" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">din[11:0]</obj_property>
      <obj_property name="ObjectShortName">din[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test_cpu/mem_valid" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_valid</obj_property>
      <obj_property name="ObjectShortName">mem_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/test_cpu/dout" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dout[11:0]</obj_property>
      <obj_property name="ObjectShortName">dout[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test_cpu/addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">addr[11:0]</obj_property>
      <obj_property name="ObjectShortName">addr[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test_cpu/mem_read" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_read</obj_property>
      <obj_property name="ObjectShortName">mem_read</obj_property>
   </wvobject>
   <wvobject fp_name="/test_cpu/mem_write" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_write</obj_property>
      <obj_property name="ObjectShortName">mem_write</obj_property>
   </wvobject>
   <wvobject fp_name="/test_cpu/clk_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clk_period</obj_property>
      <obj_property name="ObjectShortName">clk_period</obj_property>
   </wvobject>
   <wvobject fp_name="/test_cpu/uut/ac" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ac[11:0]</obj_property>
      <obj_property name="ObjectShortName">ac[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test_cpu/uut/uc_group" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">uc_group</obj_property>
      <obj_property name="ObjectShortName">uc_group</obj_property>
   </wvobject>
   <wvobject fp_name="/test_cpu/uut/uc1_stage4" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">uc1_stage4[12:0]</obj_property>
      <obj_property name="ObjectShortName">uc1_stage4[12:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test_cpu/uut/sel_ac" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">sel_ac</obj_property>
      <obj_property name="ObjectShortName">sel_ac</obj_property>
   </wvobject>
   <wvobject fp_name="/test_cpu/uut/uc_link_ac" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">uc_link_ac[12:0]</obj_property>
      <obj_property name="ObjectShortName">uc_link_ac[12:0]</obj_property>
   </wvobject>
</wave_config>
