{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 17 16:04:59 2015 " "Info: Processing started: Fri Apr 17 16:04:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CSC343_Single_Cycle_CPU -c CSC343_Single_Cycle_CPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CSC343_Single_Cycle_CPU -c CSC343_Single_Cycle_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_latch-behav " "Info: Found design unit 1: D_latch-behav" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 D_latch " "Info: Found entity 1: D_latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dec_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec_7seg-struct " "Info: Found design unit 1: Dec_7seg-struct" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Dec_7seg " "Info: Found entity 1: Dec_7seg" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "positive_dff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file positive_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Positive_Dff-behav " "Info: Found design unit 1: Positive_Dff-behav" {  } { { "Positive_Dff.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Positive_Dff.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Positive_Dff " "Info: Found entity 1: Positive_Dff" {  } { { "Positive_Dff.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Positive_Dff.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM-behav " "Info: Found design unit 1: SRAM-behav" {  } { { "SRAM.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/SRAM.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Info: Found entity 1: SRAM" {  } { { "SRAM.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/SRAM.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sram16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM16-behav " "Info: Found design unit 1: SRAM16-behav" {  } { { "SRAM16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/SRAM16.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SRAM16 " "Info: Found entity 1: SRAM16" {  } { { "SRAM16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/SRAM16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode4to16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decode4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode4to16-arch " "Info: Found design unit 1: decode4to16-arch" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decode4to16 " "Info: Found entity 1: decode4to16" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BIT_ADDER-BHV " "Info: Found design unit 1: BIT_ADDER-BHV" {  } { { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BIT_ADDER " "Info: Found entity 1: BIT_ADDER" {  } { { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER2-STRUCTURE " "Info: Found design unit 1: ADDER2-STRUCTURE" {  } { { "adder2.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/adder2.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADDER2 " "Info: Found entity 1: ADDER2" {  } { { "adder2.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/adder2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addsub16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDSUB16-struct " "Info: Found design unit 1: ADDSUB16-struct" {  } { { "addsub16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/addsub16.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADDSUB16 " "Info: Found entity 1: ADDSUB16" {  } { { "addsub16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/addsub16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_extend.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zero_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_extend-behavioral " "Info: Found design unit 1: zero_extend-behavioral" {  } { { "zero_extend.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/zero_extend.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zero_extend " "Info: Found entity 1: zero_extend" {  } { { "zero_extend.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/zero_extend.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcode.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file opcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcode-arch " "Info: Found design unit 1: opcode-arch" {  } { { "opcode.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/opcode.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 opcode " "Info: Found entity 1: opcode" {  } { { "opcode.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/opcode.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16x16_register.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 16x16_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16x16_register " "Info: Found entity 1: 16x16_register" {  } { { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle_cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file single_cycle_cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Single_Cycle_CPU " "Info: Found entity 1: Single_Cycle_CPU" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/mux.vhd " "Warning: Entity \"mux\" obtained from \"C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/mux.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-BHV " "Info: Found design unit 1: mux-BHV" {  } { { "mux.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/mux.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Info: Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/mux.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Single_Cycle_CPU " "Info: Elaborating entity \"Single_Cycle_CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB16 ADDSUB16:inst1 " "Info: Elaborating entity \"ADDSUB16\" for hierarchy \"ADDSUB16:inst1\"" {  } { { "Single_Cycle_CPU.bdf" "inst1" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 248 576 720 344 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER2 ADDSUB16:inst1\|ADDER2:b_adder0 " "Info: Elaborating entity \"ADDER2\" for hierarchy \"ADDSUB16:inst1\|ADDER2:b_adder0\"" {  } { { "addsub16.vhd" "b_adder0" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/addsub16.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIT_ADDER ADDSUB16:inst1\|ADDER2:b_adder0\|BIT_ADDER:b_adder0 " "Info: Elaborating entity \"BIT_ADDER\" for hierarchy \"ADDSUB16:inst1\|ADDER2:b_adder0\|BIT_ADDER:b_adder0\"" {  } { { "adder2.vhd" "b_adder0" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/adder2.vhd" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode opcode:inst4 " "Info: Elaborating entity \"opcode\" for hierarchy \"opcode:inst4\"" {  } { { "Single_Cycle_CPU.bdf" "inst4" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 400 48 184 496 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16x16_register 16x16_register:inst " "Info: Elaborating entity \"16x16_register\" for hierarchy \"16x16_register:inst\"" {  } { { "Single_Cycle_CPU.bdf" "inst" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 232 344 504 360 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM16 16x16_register:inst\|SRAM16:inst15 " "Info: Elaborating entity \"SRAM16\" for hierarchy \"16x16_register:inst\|SRAM16:inst15\"" {  } { { "16x16_register.bdf" "inst15" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1000 920 1072 1128 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM 16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s0 " "Info: Elaborating entity \"SRAM\" for hierarchy \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s0\"" {  } { { "SRAM16.vhd" "s16_s0" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/SRAM16.vhd" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Positive_Dff 16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s0\|Positive_Dff:s0 " "Info: Elaborating entity \"Positive_Dff\" for hierarchy \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s0\|Positive_Dff:s0\"" {  } { { "SRAM.vhd" "s0" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/SRAM.vhd" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NQ1 Positive_Dff.vhd(14) " "Warning (10036): Verilog HDL or VHDL warning at Positive_Dff.vhd(14): object \"NQ1\" assigned a value but never read" {  } { { "Positive_Dff.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Positive_Dff.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_latch 16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0 " "Info: Elaborating entity \"D_latch\" for hierarchy \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\"" {  } { { "Positive_Dff.vhd" "p_dff0" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Positive_Dff.vhd" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q D_latch.vhd(11) " "Warning (10631): VHDL Process Statement warning at D_latch.vhd(11): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "notQ D_latch.vhd(11) " "Warning (10631): VHDL Process Statement warning at D_latch.vhd(11): inferring latch(es) for signal or variable \"notQ\", which holds its previous value in one or more paths through the process" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "notQ D_latch.vhd(11) " "Info (10041): Inferred latch for \"notQ\" at D_latch.vhd(11)" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q D_latch.vhd(11) " "Info (10041): Inferred latch for \"Q\" at D_latch.vhd(11)" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode4to16 16x16_register:inst\|decode4to16:inst16 " "Info: Elaborating entity \"decode4to16\" for hierarchy \"16x16_register:inst\|decode4to16:inst16\"" {  } { { "16x16_register.bdf" "inst16" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 632 -256 -112 728 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:inst5 " "Info: Elaborating entity \"mux\" for hierarchy \"mux:inst5\"" {  } { { "Single_Cycle_CPU.bdf" "inst5" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 112 232 376 208 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_extend zero_extend:inst2 " "Info: Elaborating entity \"zero_extend\" for hierarchy \"zero_extend:inst2\"" {  } { { "Single_Cycle_CPU.bdf" "inst2" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 152 32 176 248 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec_7seg Dec_7seg:inst3 " "Info: Elaborating entity \"Dec_7seg\" for hierarchy \"Dec_7seg:inst3\"" {  } { { "Single_Cycle_CPU.bdf" "inst3" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 376 576 736 536 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Q\[15\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Q\[15\]\" into a selector" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 100 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Q\[14\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Q\[14\]\" into a selector" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 100 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Q\[13\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Q\[13\]\" into a selector" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 100 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Q\[12\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Q\[12\]\" into a selector" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 100 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Q\[11\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Q\[11\]\" into a selector" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 76 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Q\[10\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Q\[10\]\" into a selector" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 76 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Q\[9\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Q\[9\]\" into a selector" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 76 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Q\[8\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Q\[8\]\" into a selector" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 76 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Q\[7\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Q\[7\]\" into a selector" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 52 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Q\[6\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Q\[6\]\" into a selector" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 52 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Q\[5\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Q\[5\]\" into a selector" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 52 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Q\[4\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Q\[4\]\" into a selector" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 52 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Q\[3\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Q\[3\]\" into a selector" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Q\[2\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Q\[2\]\" into a selector" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Q\[1\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Q\[1\]\" into a selector" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Q\[0\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Q\[0\]\" into a selector" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qa\[15\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qa\[15\]\" into a selector" {  } { { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qa\[14\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qa\[14\]\" into a selector" {  } { { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qa\[13\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qa\[13\]\" into a selector" {  } { { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qa\[12\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qa\[12\]\" into a selector" {  } { { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qa\[11\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qa\[11\]\" into a selector" {  } { { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qa\[10\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qa\[10\]\" into a selector" {  } { { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qa\[9\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qa\[9\]\" into a selector" {  } { { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qa\[8\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qa\[8\]\" into a selector" {  } { { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qa\[7\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qa\[7\]\" into a selector" {  } { { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qa\[6\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qa\[6\]\" into a selector" {  } { { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qa\[5\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qa\[5\]\" into a selector" {  } { { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qa\[4\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qa\[4\]\" into a selector" {  } { { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qa\[3\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qa\[3\]\" into a selector" {  } { { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qa\[2\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qa\[2\]\" into a selector" {  } { { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qa\[1\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qa\[1\]\" into a selector" {  } { { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qa\[0\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qa\[0\]\" into a selector" {  } { { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qb\[15\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qb\[15\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/addsub16.vhd" 22 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qb\[14\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qb\[14\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/addsub16.vhd" 22 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qb\[13\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qb\[13\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/addsub16.vhd" 22 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qb\[12\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qb\[12\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/addsub16.vhd" 22 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qb\[11\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qb\[11\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/addsub16.vhd" 22 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qb\[10\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qb\[10\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/addsub16.vhd" 22 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qb\[9\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qb\[9\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/addsub16.vhd" 22 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qb\[8\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qb\[8\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/addsub16.vhd" 22 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qb\[7\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qb\[7\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/addsub16.vhd" 22 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qb\[6\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qb\[6\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/addsub16.vhd" 22 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qb\[5\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qb\[5\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/addsub16.vhd" 22 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qb\[4\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qb\[4\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/addsub16.vhd" 22 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qb\[3\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qb\[3\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/addsub16.vhd" 22 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qb\[2\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qb\[2\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/addsub16.vhd" 22 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qb\[1\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qb\[1\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/addsub16.vhd" 22 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"16x16_register:inst\|Qb\[0\]\" " "Warning: Converted tri-state node \"16x16_register:inst\|Qb\[0\]\" into a selector" {  } { { "addsub16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/addsub16.vhd" 22 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CSC343_Single_Cycle_CPU " "Warning: Ignored assignments for entity \"CSC343_Single_Cycle_CPU\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity CSC343_Single_Cycle_CPU -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity CSC343_Single_Cycle_CPU -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity CSC343_Single_Cycle_CPU -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity CSC343_Single_Cycle_CPU -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1150 " "Info: Implemented 1150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Info: Implemented 30 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1103 " "Info: Implemented 1103 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 17 16:05:20 2015 " "Info: Processing ended: Fri Apr 17 16:05:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Info: Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 17 16:05:22 2015 " "Info: Processing started: Fri Apr 17 16:05:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CSC343_Single_Cycle_CPU -c CSC343_Single_Cycle_CPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CSC343_Single_Cycle_CPU -c CSC343_Single_Cycle_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CSC343_Single_Cycle_CPU EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"CSC343_Single_Cycle_CPU\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2369 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2370 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2371 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~1  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2305 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~11  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2315 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~13  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2317 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~15  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2319 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~17  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2321 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~19  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2323 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~21  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2325 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~23  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2327 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~25  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2329 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~27  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~27 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2331 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~29  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~29 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2333 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~3  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2307 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~31  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~31 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2335 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~5  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2309 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~7  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2311 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~9  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2313 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Info: Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.021 ns register register " "Info: Estimated most critical path is register to register delay of 14.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q 1 REG LAB_X50_Y17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X50_Y17; Fanout = 3; REG Node = '16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.419 ns) 1.060 ns 16x16_register:inst\|Qa\[1\]~154 2 COMB LAB_X49_Y19 1 " "Info: 2: + IC(0.641 ns) + CELL(0.419 ns) = 1.060 ns; Loc. = LAB_X49_Y19; Fanout = 1; COMB Node = '16x16_register:inst\|Qa\[1\]~154'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q 16x16_register:inst|Qa[1]~154 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 1.621 ns 16x16_register:inst\|Qa\[1\]~155 3 COMB LAB_X49_Y19 1 " "Info: 3: + IC(0.290 ns) + CELL(0.271 ns) = 1.621 ns; Loc. = LAB_X49_Y19; Fanout = 1; COMB Node = '16x16_register:inst\|Qa\[1\]~155'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { 16x16_register:inst|Qa[1]~154 16x16_register:inst|Qa[1]~155 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 2.186 ns 16x16_register:inst\|Qa\[1\]~156 4 COMB LAB_X49_Y19 1 " "Info: 4: + IC(0.415 ns) + CELL(0.150 ns) = 2.186 ns; Loc. = LAB_X49_Y19; Fanout = 1; COMB Node = '16x16_register:inst\|Qa\[1\]~156'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { 16x16_register:inst|Qa[1]~155 16x16_register:inst|Qa[1]~156 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 2.747 ns 16x16_register:inst\|Qa\[1\]~159 5 COMB LAB_X49_Y19 2 " "Info: 5: + IC(0.290 ns) + CELL(0.271 ns) = 2.747 ns; Loc. = LAB_X49_Y19; Fanout = 2; COMB Node = '16x16_register:inst\|Qa\[1\]~159'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { 16x16_register:inst|Qa[1]~156 16x16_register:inst|Qa[1]~159 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.271 ns) 4.535 ns ADDSUB16:inst1\|ADDER2:b_adder0\|BIT_ADDER:b_adder1\|cout~0 6 COMB LAB_X33_Y19 2 " "Info: 6: + IC(1.517 ns) + CELL(0.271 ns) = 4.535 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder0\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { 16x16_register:inst|Qa[1]~159 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 5.100 ns ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder0\|cout~0 7 COMB LAB_X33_Y19 2 " "Info: 7: + IC(0.415 ns) + CELL(0.150 ns) = 5.100 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 5.665 ns ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder1\|cout~0 8 COMB LAB_X33_Y19 2 " "Info: 8: + IC(0.415 ns) + CELL(0.150 ns) = 5.665 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 6.230 ns ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder0\|cout~0 9 COMB LAB_X33_Y19 2 " "Info: 9: + IC(0.415 ns) + CELL(0.150 ns) = 6.230 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 6.795 ns ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder1\|cout~0 10 COMB LAB_X33_Y19 2 " "Info: 10: + IC(0.415 ns) + CELL(0.150 ns) = 6.795 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 7.360 ns ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder0\|cout~0 11 COMB LAB_X33_Y19 2 " "Info: 11: + IC(0.415 ns) + CELL(0.150 ns) = 7.360 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 7.925 ns ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder1\|cout~0 12 COMB LAB_X33_Y19 2 " "Info: 12: + IC(0.415 ns) + CELL(0.150 ns) = 7.925 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 8.490 ns ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder0\|cout~0 13 COMB LAB_X33_Y19 2 " "Info: 13: + IC(0.415 ns) + CELL(0.150 ns) = 8.490 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.150 ns) 9.553 ns ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder1\|cout~0 14 COMB LAB_X33_Y18 2 " "Info: 14: + IC(0.913 ns) + CELL(0.150 ns) = 9.553 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 10.118 ns ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder0\|cout~0 15 COMB LAB_X33_Y18 2 " "Info: 15: + IC(0.415 ns) + CELL(0.150 ns) = 10.118 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 10.683 ns ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder1\|cout~0 16 COMB LAB_X33_Y18 2 " "Info: 16: + IC(0.415 ns) + CELL(0.150 ns) = 10.683 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 11.248 ns ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder0\|cout~0 17 COMB LAB_X33_Y18 2 " "Info: 17: + IC(0.415 ns) + CELL(0.150 ns) = 11.248 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 11.813 ns ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder1\|cout~0 18 COMB LAB_X33_Y18 2 " "Info: 18: + IC(0.415 ns) + CELL(0.150 ns) = 11.813 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 12.378 ns ADDSUB16:inst1\|ADDER2:b_adder7\|BIT_ADDER:b_adder0\|cout~0 19 COMB LAB_X33_Y18 3 " "Info: 19: + IC(0.415 ns) + CELL(0.150 ns) = 12.378 ns; Loc. = LAB_X33_Y18; Fanout = 3; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder7\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 12.942 ns mux:inst5\|cout\[15\]~0 20 COMB LAB_X33_Y18 16 " "Info: 20: + IC(0.145 ns) + CELL(0.419 ns) = 12.942 ns; Loc. = LAB_X33_Y18; Fanout = 16; COMB Node = 'mux:inst5\|cout\[15\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 mux:inst5|cout[15]~0 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/mux.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.420 ns) 14.021 ns 16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q 21 REG LAB_X32_Y15 1 " "Info: 21: + IC(0.659 ns) + CELL(0.420 ns) = 14.021 ns; Loc. = LAB_X32_Y15; Fanout = 1; REG Node = '16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { mux:inst5|cout[15]~0 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.171 ns ( 29.75 % ) " "Info: Total cell delay = 4.171 ns ( 29.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.850 ns ( 70.25 % ) " "Info: Total interconnect delay = 9.850 ns ( 70.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.021 ns" { 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q 16x16_register:inst|Qa[1]~154 16x16_register:inst|Qa[1]~155 16x16_register:inst|Qa[1]~156 16x16_register:inst|Qa[1]~159 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 mux:inst5|cout[15]~0 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X33_Y12 X43_Y23 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Info: Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "30 " "Warning: Found 30 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cout 0 " "Info: Pin \"cout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "overflow 0 " "Info: Pin \"overflow\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_a\[3\] 0 " "Info: Pin \"seg_a\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_a\[2\] 0 " "Info: Pin \"seg_a\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_a\[1\] 0 " "Info: Pin \"seg_a\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_a\[0\] 0 " "Info: Pin \"seg_a\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_b\[3\] 0 " "Info: Pin \"seg_b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_b\[2\] 0 " "Info: Pin \"seg_b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_b\[1\] 0 " "Info: Pin \"seg_b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_b\[0\] 0 " "Info: Pin \"seg_b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_c\[3\] 0 " "Info: Pin \"seg_c\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_c\[2\] 0 " "Info: Pin \"seg_c\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_c\[1\] 0 " "Info: Pin \"seg_c\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_c\[0\] 0 " "Info: Pin \"seg_c\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_d\[3\] 0 " "Info: Pin \"seg_d\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_d\[2\] 0 " "Info: Pin \"seg_d\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_d\[1\] 0 " "Info: Pin \"seg_d\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_d\[0\] 0 " "Info: Pin \"seg_d\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_e\[3\] 0 " "Info: Pin \"seg_e\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_e\[2\] 0 " "Info: Pin \"seg_e\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_e\[1\] 0 " "Info: Pin \"seg_e\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_e\[0\] 0 " "Info: Pin \"seg_e\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_f\[3\] 0 " "Info: Pin \"seg_f\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_f\[2\] 0 " "Info: Pin \"seg_f\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_f\[1\] 0 " "Info: Pin \"seg_f\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_f\[0\] 0 " "Info: Pin \"seg_f\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_g\[3\] 0 " "Info: Pin \"seg_g\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_g\[2\] 0 " "Info: Pin \"seg_g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_g\[1\] 0 " "Info: Pin \"seg_g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_g\[0\] 0 " "Info: Pin \"seg_g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 17 16:06:11 2015 " "Info: Processing ended: Fri Apr 17 16:06:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Info: Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Info: Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 17 16:06:30 2015 " "Info: Processing started: Fri Apr 17 16:06:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CSC343_Single_Cycle_CPU -c CSC343_Single_Cycle_CPU " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off CSC343_Single_Cycle_CPU -c CSC343_Single_Cycle_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 17 16:06:39 2015 " "Info: Processing ended: Fri Apr 17 16:06:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 17 16:06:41 2015 " "Info: Processing started: Fri Apr 17 16:06:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CSC343_Single_Cycle_CPU -c CSC343_Single_Cycle_CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CSC343_Single_Cycle_CPU -c CSC343_Single_Cycle_CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s14\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s13\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s12\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s11\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s10\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s9\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s8\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s7\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s6\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s5\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s4\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s3\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst7\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst15\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst14\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst5\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst9\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst11\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst12\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst6\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q " "Warning: Node \"16x16_register:inst\|SRAM16:inst10\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" is a latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Rw\[3\] " "Info: Assuming node \"Rw\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 272 176 344 288 "Rw\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Rw\[2\] " "Info: Assuming node \"Rw\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 272 176 344 288 "Rw\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Rw\[1\] " "Info: Assuming node \"Rw\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 272 176 344 288 "Rw\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Rw\[0\] " "Info: Assuming node \"Rw\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 272 176 344 288 "Rw\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "op\[1\] " "Info: Assuming node \"op\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 424 -120 48 440 "op\[1..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "32 " "Warning: Found 32 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~20 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~20\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~18 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~18\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~12 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~12\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~28 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~28\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~8 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~8\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~14 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~14\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~21 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~21\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~19 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~19\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~22 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~22\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~16 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~16\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~13 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~13\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~10 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~10\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~26 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~26\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~6 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~6\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~0 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~0\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~29 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~29\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~30 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~30\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~24 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~24\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~9 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~9\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~15 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~15\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~23 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~23\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~17 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~17\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~11 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~11\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~27 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~27\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~7 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~7\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~1 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~1\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~31 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~31\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~25 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~25\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~4 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~4\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~2 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~2\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~5 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~5\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "16x16_register:inst\|decode4to16:inst16\|Mux15~3 " "Info: Detected gated clock \"16x16_register:inst\|decode4to16:inst16\|Mux15~3\" as buffer" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "16x16_register:inst\|decode4to16:inst16\|Mux15~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Rw\[3\] register 16x16_register:inst\|SRAM16:inst\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q register 16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q 38.25 MHz 26.144 ns Internal " "Info: Clock \"Rw\[3\]\" has Internal fmax of 38.25 MHz between source register \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" and destination register \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" (period= 26.144 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.990 ns + Longest register register " "Info: + Longest register to register delay is 11.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 16x16_register:inst\|SRAM16:inst\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q 1 REG LCCOMB_X41_Y21_N14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X41_Y21_N14; Fanout = 3; REG Node = '16x16_register:inst\|SRAM16:inst\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.275 ns) 0.558 ns 16x16_register:inst\|Qa\[2\]~134 2 COMB LCCOMB_X41_Y21_N24 1 " "Info: 2: + IC(0.283 ns) + CELL(0.275 ns) = 0.558 ns; Loc. = LCCOMB_X41_Y21_N24; Fanout = 1; COMB Node = '16x16_register:inst\|Qa\[2\]~134'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q 16x16_register:inst|Qa[2]~134 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 1.084 ns 16x16_register:inst\|Qa\[2\]~135 3 COMB LCCOMB_X41_Y21_N26 1 " "Info: 3: + IC(0.251 ns) + CELL(0.275 ns) = 1.084 ns; Loc. = LCCOMB_X41_Y21_N26; Fanout = 1; COMB Node = '16x16_register:inst\|Qa\[2\]~135'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { 16x16_register:inst|Qa[2]~134 16x16_register:inst|Qa[2]~135 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.275 ns) 2.117 ns 16x16_register:inst\|Qa\[2\]~136 4 COMB LCCOMB_X41_Y18_N28 1 " "Info: 4: + IC(0.758 ns) + CELL(0.275 ns) = 2.117 ns; Loc. = LCCOMB_X41_Y18_N28; Fanout = 1; COMB Node = '16x16_register:inst\|Qa\[2\]~136'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { 16x16_register:inst|Qa[2]~135 16x16_register:inst|Qa[2]~136 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.150 ns) 3.022 ns 16x16_register:inst\|Qa\[2\]~139 5 COMB LCCOMB_X41_Y14_N28 2 " "Info: 5: + IC(0.755 ns) + CELL(0.150 ns) = 3.022 ns; Loc. = LCCOMB_X41_Y14_N28; Fanout = 2; COMB Node = '16x16_register:inst\|Qa\[2\]~139'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { 16x16_register:inst|Qa[2]~136 16x16_register:inst|Qa[2]~139 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.503 ns) + CELL(0.271 ns) 4.796 ns ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder0\|cout~0 6 COMB LCCOMB_X33_Y19_N6 2 " "Info: 6: + IC(1.503 ns) + CELL(0.271 ns) = 4.796 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { 16x16_register:inst|Qa[2]~139 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 5.199 ns ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder1\|cout~0 7 COMB LCCOMB_X33_Y19_N0 2 " "Info: 7: + IC(0.253 ns) + CELL(0.150 ns) = 5.199 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 5.599 ns ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder0\|cout~0 8 COMB LCCOMB_X33_Y19_N10 2 " "Info: 8: + IC(0.250 ns) + CELL(0.150 ns) = 5.599 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 6.002 ns ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder1\|cout~0 9 COMB LCCOMB_X33_Y19_N12 2 " "Info: 9: + IC(0.253 ns) + CELL(0.150 ns) = 6.002 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 6.406 ns ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder0\|cout~0 10 COMB LCCOMB_X33_Y19_N30 2 " "Info: 10: + IC(0.254 ns) + CELL(0.150 ns) = 6.406 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 6.814 ns ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder1\|cout~0 11 COMB LCCOMB_X33_Y19_N24 2 " "Info: 11: + IC(0.258 ns) + CELL(0.150 ns) = 6.814 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.271 ns) 7.350 ns ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder0\|cout~0 12 COMB LCCOMB_X33_Y19_N18 2 " "Info: 12: + IC(0.265 ns) + CELL(0.271 ns) = 7.350 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.150 ns) 8.258 ns ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder1\|cout~0 13 COMB LCCOMB_X33_Y18_N8 2 " "Info: 13: + IC(0.758 ns) + CELL(0.150 ns) = 8.258 ns; Loc. = LCCOMB_X33_Y18_N8; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.271 ns) 8.787 ns ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder0\|cout~0 14 COMB LCCOMB_X33_Y18_N2 2 " "Info: 14: + IC(0.258 ns) + CELL(0.271 ns) = 8.787 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 9.194 ns ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder1\|cout~0 15 COMB LCCOMB_X33_Y18_N28 2 " "Info: 15: + IC(0.257 ns) + CELL(0.150 ns) = 9.194 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 9.601 ns ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder0\|cout~0 16 COMB LCCOMB_X33_Y18_N30 2 " "Info: 16: + IC(0.257 ns) + CELL(0.150 ns) = 9.601 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 10.010 ns ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder1\|cout~0 17 COMB LCCOMB_X33_Y18_N0 2 " "Info: 17: + IC(0.259 ns) + CELL(0.150 ns) = 10.010 ns; Loc. = LCCOMB_X33_Y18_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 10.414 ns ADDSUB16:inst1\|ADDER2:b_adder7\|BIT_ADDER:b_adder0\|cout~0 18 COMB LCCOMB_X33_Y18_N18 3 " "Info: 18: + IC(0.254 ns) + CELL(0.150 ns) = 10.414 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 3; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder7\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 10.824 ns mux:inst5\|cout\[15\]~0 19 COMB LCCOMB_X33_Y18_N12 16 " "Info: 19: + IC(0.260 ns) + CELL(0.150 ns) = 10.824 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 16; COMB Node = 'mux:inst5\|cout\[15\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 mux:inst5|cout[15]~0 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/mux.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.150 ns) 11.990 ns 16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q 20 REG LCCOMB_X32_Y16_N2 1 " "Info: 20: + IC(1.016 ns) + CELL(0.150 ns) = 11.990 ns; Loc. = LCCOMB_X32_Y16_N2; Fanout = 1; REG Node = '16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { mux:inst5|cout[15]~0 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.588 ns ( 29.92 % ) " "Info: Total cell delay = 3.588 ns ( 29.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.402 ns ( 70.08 % ) " "Info: Total interconnect delay = 8.402 ns ( 70.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.990 ns" { 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q 16x16_register:inst|Qa[2]~134 16x16_register:inst|Qa[2]~135 16x16_register:inst|Qa[2]~136 16x16_register:inst|Qa[2]~139 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 mux:inst5|cout[15]~0 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.990 ns" { 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q {} 16x16_register:inst|Qa[2]~134 {} 16x16_register:inst|Qa[2]~135 {} 16x16_register:inst|Qa[2]~136 {} 16x16_register:inst|Qa[2]~139 {} ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 {} mux:inst5|cout[15]~0 {} 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.283ns 0.251ns 0.758ns 0.755ns 1.503ns 0.253ns 0.250ns 0.253ns 0.254ns 0.258ns 0.265ns 0.758ns 0.258ns 0.257ns 0.257ns 0.259ns 0.254ns 0.260ns 1.016ns } { 0.000ns 0.275ns 0.275ns 0.275ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.140 ns - Smallest " "Info: - Smallest clock skew is -0.140 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Rw\[3\] destination 7.073 ns + Shortest register " "Info: + Shortest clock path from clock \"Rw\[3\]\" to destination register is 7.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Rw\[3\] 1 CLK PIN_AD13 76 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 76; CLK Node = 'Rw\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rw[3] } "NODE_NAME" } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 272 176 344 288 "Rw\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(0.150 ns) 2.729 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~4 2 COMB LCCOMB_X34_Y25_N0 1 " "Info: 2: + IC(1.590 ns) + CELL(0.150 ns) = 2.729 ns; Loc. = LCCOMB_X34_Y25_N0; Fanout = 1; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.740 ns" { Rw[3] 16x16_register:inst|decode4to16:inst16|Mux15~4 } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.275 ns) 3.448 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~5 3 COMB LCCOMB_X33_Y25_N2 1 " "Info: 3: + IC(0.444 ns) + CELL(0.275 ns) = 3.448 ns; Loc. = LCCOMB_X33_Y25_N2; Fanout = 1; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.719 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~4 16x16_register:inst|decode4to16:inst16|Mux15~5 } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.963 ns) + CELL(0.000 ns) 5.411 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~5clkctrl 4 COMB CLKCTRL_G13 32 " "Info: 4: + IC(1.963 ns) + CELL(0.000 ns) = 5.411 ns; Loc. = CLKCTRL_G13; Fanout = 32; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.963 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~5 16x16_register:inst|decode4to16:inst16|Mux15~5clkctrl } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.275 ns) 7.073 ns 16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q 5 REG LCCOMB_X32_Y16_N2 1 " "Info: 5: + IC(1.387 ns) + CELL(0.275 ns) = 7.073 ns; Loc. = LCCOMB_X32_Y16_N2; Fanout = 1; REG Node = '16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~5clkctrl 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 23.88 % ) " "Info: Total cell delay = 1.689 ns ( 23.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.384 ns ( 76.12 % ) " "Info: Total interconnect delay = 5.384 ns ( 76.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.073 ns" { Rw[3] 16x16_register:inst|decode4to16:inst16|Mux15~4 16x16_register:inst|decode4to16:inst16|Mux15~5 16x16_register:inst|decode4to16:inst16|Mux15~5clkctrl 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.073 ns" { Rw[3] {} Rw[3]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~4 {} 16x16_register:inst|decode4to16:inst16|Mux15~5 {} 16x16_register:inst|decode4to16:inst16|Mux15~5clkctrl {} 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 1.590ns 0.444ns 1.963ns 1.387ns } { 0.000ns 0.989ns 0.150ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Rw\[3\] source 7.213 ns - Longest register " "Info: - Longest clock path from clock \"Rw\[3\]\" to source register is 7.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Rw\[3\] 1 CLK PIN_AD13 76 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 76; CLK Node = 'Rw\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rw[3] } "NODE_NAME" } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 272 176 344 288 "Rw\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.571 ns) + CELL(0.398 ns) 2.958 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~20 2 COMB LCCOMB_X34_Y25_N28 1 " "Info: 2: + IC(1.571 ns) + CELL(0.398 ns) = 2.958 ns; Loc. = LCCOMB_X34_Y25_N28; Fanout = 1; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.969 ns" { Rw[3] 16x16_register:inst|decode4to16:inst16|Mux15~20 } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.150 ns) 3.537 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~21 3 COMB LCCOMB_X33_Y25_N24 1 " "Info: 3: + IC(0.429 ns) + CELL(0.150 ns) = 3.537 ns; Loc. = LCCOMB_X33_Y25_N24; Fanout = 1; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~20 16x16_register:inst|decode4to16:inst16|Mux15~21 } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.166 ns) + CELL(0.000 ns) 5.703 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~21clkctrl 4 COMB CLKCTRL_G4 32 " "Info: 4: + IC(2.166 ns) + CELL(0.000 ns) = 5.703 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~21clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.166 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~21 16x16_register:inst|decode4to16:inst16|Mux15~21clkctrl } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.150 ns) 7.213 ns 16x16_register:inst\|SRAM16:inst\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q 5 REG LCCOMB_X41_Y21_N14 3 " "Info: 5: + IC(1.360 ns) + CELL(0.150 ns) = 7.213 ns; Loc. = LCCOMB_X41_Y21_N14; Fanout = 3; REG Node = '16x16_register:inst\|SRAM16:inst\|SRAM:s16_s2\|Positive_Dff:s0\|D_latch:p_dff1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~21clkctrl 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.687 ns ( 23.39 % ) " "Info: Total cell delay = 1.687 ns ( 23.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.526 ns ( 76.61 % ) " "Info: Total interconnect delay = 5.526 ns ( 76.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.213 ns" { Rw[3] 16x16_register:inst|decode4to16:inst16|Mux15~20 16x16_register:inst|decode4to16:inst16|Mux15~21 16x16_register:inst|decode4to16:inst16|Mux15~21clkctrl 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.213 ns" { Rw[3] {} Rw[3]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~20 {} 16x16_register:inst|decode4to16:inst16|Mux15~21 {} 16x16_register:inst|decode4to16:inst16|Mux15~21clkctrl {} 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q {} } { 0.000ns 0.000ns 1.571ns 0.429ns 2.166ns 1.360ns } { 0.000ns 0.989ns 0.398ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.073 ns" { Rw[3] 16x16_register:inst|decode4to16:inst16|Mux15~4 16x16_register:inst|decode4to16:inst16|Mux15~5 16x16_register:inst|decode4to16:inst16|Mux15~5clkctrl 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.073 ns" { Rw[3] {} Rw[3]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~4 {} 16x16_register:inst|decode4to16:inst16|Mux15~5 {} 16x16_register:inst|decode4to16:inst16|Mux15~5clkctrl {} 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 1.590ns 0.444ns 1.963ns 1.387ns } { 0.000ns 0.989ns 0.150ns 0.275ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.213 ns" { Rw[3] 16x16_register:inst|decode4to16:inst16|Mux15~20 16x16_register:inst|decode4to16:inst16|Mux15~21 16x16_register:inst|decode4to16:inst16|Mux15~21clkctrl 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.213 ns" { Rw[3] {} Rw[3]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~20 {} 16x16_register:inst|decode4to16:inst16|Mux15~21 {} 16x16_register:inst|decode4to16:inst16|Mux15~21clkctrl {} 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q {} } { 0.000ns 0.000ns 1.571ns 0.429ns 2.166ns 1.360ns } { 0.000ns 0.989ns 0.398ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.942 ns + " "Info: + Micro setup delay of destination is 0.942 ns" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.990 ns" { 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q 16x16_register:inst|Qa[2]~134 16x16_register:inst|Qa[2]~135 16x16_register:inst|Qa[2]~136 16x16_register:inst|Qa[2]~139 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 mux:inst5|cout[15]~0 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.990 ns" { 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q {} 16x16_register:inst|Qa[2]~134 {} 16x16_register:inst|Qa[2]~135 {} 16x16_register:inst|Qa[2]~136 {} 16x16_register:inst|Qa[2]~139 {} ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 {} mux:inst5|cout[15]~0 {} 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.283ns 0.251ns 0.758ns 0.755ns 1.503ns 0.253ns 0.250ns 0.253ns 0.254ns 0.258ns 0.265ns 0.758ns 0.258ns 0.257ns 0.257ns 0.259ns 0.254ns 0.260ns 1.016ns } { 0.000ns 0.275ns 0.275ns 0.275ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.073 ns" { Rw[3] 16x16_register:inst|decode4to16:inst16|Mux15~4 16x16_register:inst|decode4to16:inst16|Mux15~5 16x16_register:inst|decode4to16:inst16|Mux15~5clkctrl 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.073 ns" { Rw[3] {} Rw[3]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~4 {} 16x16_register:inst|decode4to16:inst16|Mux15~5 {} 16x16_register:inst|decode4to16:inst16|Mux15~5clkctrl {} 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 1.590ns 0.444ns 1.963ns 1.387ns } { 0.000ns 0.989ns 0.150ns 0.275ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.213 ns" { Rw[3] 16x16_register:inst|decode4to16:inst16|Mux15~20 16x16_register:inst|decode4to16:inst16|Mux15~21 16x16_register:inst|decode4to16:inst16|Mux15~21clkctrl 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.213 ns" { Rw[3] {} Rw[3]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~20 {} 16x16_register:inst|decode4to16:inst16|Mux15~21 {} 16x16_register:inst|decode4to16:inst16|Mux15~21clkctrl {} 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q {} } { 0.000ns 0.000ns 1.571ns 0.429ns 2.166ns 1.360ns } { 0.000ns 0.989ns 0.398ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Rw\[2\] register 16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q register 16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q 38.05 MHz 26.28 ns Internal " "Info: Clock \"Rw\[2\]\" has Internal fmax of 38.05 MHz between source register \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" and destination register \"16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" (period= 26.28 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.966 ns + Longest register register " "Info: + Longest register to register delay is 11.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q 1 REG LCCOMB_X33_Y19_N14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 3; REG Node = '16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.150 ns) 1.266 ns 16x16_register:inst\|Qa\[0\]~144 2 COMB LCCOMB_X32_Y23_N28 1 " "Info: 2: + IC(1.116 ns) + CELL(0.150 ns) = 1.266 ns; Loc. = LCCOMB_X32_Y23_N28; Fanout = 1; COMB Node = '16x16_register:inst\|Qa\[0\]~144'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q 16x16_register:inst|Qa[0]~144 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 1.675 ns 16x16_register:inst\|Qa\[0\]~145 3 COMB LCCOMB_X32_Y23_N14 1 " "Info: 3: + IC(0.259 ns) + CELL(0.150 ns) = 1.675 ns; Loc. = LCCOMB_X32_Y23_N14; Fanout = 1; COMB Node = '16x16_register:inst\|Qa\[0\]~145'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { 16x16_register:inst|Qa[0]~144 16x16_register:inst|Qa[0]~145 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 2.206 ns 16x16_register:inst\|Qa\[0\]~146 4 COMB LCCOMB_X32_Y23_N0 1 " "Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 2.206 ns; Loc. = LCCOMB_X32_Y23_N0; Fanout = 1; COMB Node = '16x16_register:inst\|Qa\[0\]~146'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { 16x16_register:inst|Qa[0]~145 16x16_register:inst|Qa[0]~146 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 2.603 ns 16x16_register:inst\|Qa\[0\]~149 5 COMB LCCOMB_X32_Y23_N6 2 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 2.603 ns; Loc. = LCCOMB_X32_Y23_N6; Fanout = 2; COMB Node = '16x16_register:inst\|Qa\[0\]~149'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { 16x16_register:inst|Qa[0]~146 16x16_register:inst|Qa[0]~149 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.271 ns) 3.798 ns ADDSUB16:inst1\|ADDER2:b_adder0\|BIT_ADDER:b_adder0\|cout~1 6 COMB LCCOMB_X33_Y19_N26 2 " "Info: 6: + IC(0.924 ns) + CELL(0.271 ns) = 3.798 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder0\|BIT_ADDER:b_adder0\|cout~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { 16x16_register:inst|Qa[0]~149 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.419 ns) 4.475 ns ADDSUB16:inst1\|ADDER2:b_adder0\|BIT_ADDER:b_adder1\|cout~0 7 COMB LCCOMB_X33_Y19_N28 2 " "Info: 7: + IC(0.258 ns) + CELL(0.419 ns) = 4.475 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder0\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 4.885 ns ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder0\|cout~0 8 COMB LCCOMB_X33_Y19_N6 2 " "Info: 8: + IC(0.260 ns) + CELL(0.150 ns) = 4.885 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 5.288 ns ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder1\|cout~0 9 COMB LCCOMB_X33_Y19_N0 2 " "Info: 9: + IC(0.253 ns) + CELL(0.150 ns) = 5.288 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 5.688 ns ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder0\|cout~0 10 COMB LCCOMB_X33_Y19_N10 2 " "Info: 10: + IC(0.250 ns) + CELL(0.150 ns) = 5.688 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 6.091 ns ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder1\|cout~0 11 COMB LCCOMB_X33_Y19_N12 2 " "Info: 11: + IC(0.253 ns) + CELL(0.150 ns) = 6.091 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 6.495 ns ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder0\|cout~0 12 COMB LCCOMB_X33_Y19_N30 2 " "Info: 12: + IC(0.254 ns) + CELL(0.150 ns) = 6.495 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 6.903 ns ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder1\|cout~0 13 COMB LCCOMB_X33_Y19_N24 2 " "Info: 13: + IC(0.258 ns) + CELL(0.150 ns) = 6.903 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.271 ns) 7.439 ns ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder0\|cout~0 14 COMB LCCOMB_X33_Y19_N18 2 " "Info: 14: + IC(0.265 ns) + CELL(0.271 ns) = 7.439 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.150 ns) 8.347 ns ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder1\|cout~0 15 COMB LCCOMB_X33_Y18_N8 2 " "Info: 15: + IC(0.758 ns) + CELL(0.150 ns) = 8.347 ns; Loc. = LCCOMB_X33_Y18_N8; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.271 ns) 8.876 ns ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder0\|cout~0 16 COMB LCCOMB_X33_Y18_N2 2 " "Info: 16: + IC(0.258 ns) + CELL(0.271 ns) = 8.876 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 9.283 ns ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder1\|cout~0 17 COMB LCCOMB_X33_Y18_N28 2 " "Info: 17: + IC(0.257 ns) + CELL(0.150 ns) = 9.283 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 9.690 ns ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder0\|cout~0 18 COMB LCCOMB_X33_Y18_N30 2 " "Info: 18: + IC(0.257 ns) + CELL(0.150 ns) = 9.690 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 10.099 ns ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder1\|cout~0 19 COMB LCCOMB_X33_Y18_N0 2 " "Info: 19: + IC(0.259 ns) + CELL(0.150 ns) = 10.099 ns; Loc. = LCCOMB_X33_Y18_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 10.503 ns ADDSUB16:inst1\|ADDER2:b_adder7\|BIT_ADDER:b_adder0\|cout~0 20 COMB LCCOMB_X33_Y18_N18 3 " "Info: 20: + IC(0.254 ns) + CELL(0.150 ns) = 10.503 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 3; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder7\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 10.913 ns mux:inst5\|cout\[15\]~0 21 COMB LCCOMB_X33_Y18_N12 16 " "Info: 21: + IC(0.260 ns) + CELL(0.150 ns) = 10.913 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 16; COMB Node = 'mux:inst5\|cout\[15\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 mux:inst5|cout[15]~0 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/mux.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.150 ns) 11.966 ns 16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q 22 REG LCCOMB_X32_Y17_N10 1 " "Info: 22: + IC(0.903 ns) + CELL(0.150 ns) = 11.966 ns; Loc. = LCCOMB_X32_Y17_N10; Fanout = 1; REG Node = '16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { mux:inst5|cout[15]~0 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.907 ns ( 32.65 % ) " "Info: Total cell delay = 3.907 ns ( 32.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.059 ns ( 67.35 % ) " "Info: Total interconnect delay = 8.059 ns ( 67.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.966 ns" { 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q 16x16_register:inst|Qa[0]~144 16x16_register:inst|Qa[0]~145 16x16_register:inst|Qa[0]~146 16x16_register:inst|Qa[0]~149 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 mux:inst5|cout[15]~0 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.966 ns" { 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q {} 16x16_register:inst|Qa[0]~144 {} 16x16_register:inst|Qa[0]~145 {} 16x16_register:inst|Qa[0]~146 {} 16x16_register:inst|Qa[0]~149 {} ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1 {} ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 {} mux:inst5|cout[15]~0 {} 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 1.116ns 0.259ns 0.256ns 0.247ns 0.924ns 0.258ns 0.260ns 0.253ns 0.250ns 0.253ns 0.254ns 0.258ns 0.265ns 0.758ns 0.258ns 0.257ns 0.257ns 0.259ns 0.254ns 0.260ns 0.903ns } { 0.000ns 0.150ns 0.150ns 0.275ns 0.150ns 0.271ns 0.419ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.028 ns - Smallest " "Info: - Smallest clock skew is -0.028 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Rw\[2\] destination 7.214 ns + Shortest register " "Info: + Shortest clock path from clock \"Rw\[2\]\" to destination register is 7.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Rw\[2\] 1 CLK PIN_AF14 76 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 76; CLK Node = 'Rw\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rw[2] } "NODE_NAME" } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 272 176 344 288 "Rw\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.275 ns) 2.872 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~18 2 COMB LCCOMB_X34_Y25_N20 1 " "Info: 2: + IC(1.598 ns) + CELL(0.275 ns) = 2.872 ns; Loc. = LCCOMB_X34_Y25_N20; Fanout = 1; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { Rw[2] 16x16_register:inst|decode4to16:inst16|Mux15~18 } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.271 ns) 3.808 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~19 3 COMB LCCOMB_X33_Y25_N0 1 " "Info: 3: + IC(0.665 ns) + CELL(0.271 ns) = 3.808 ns; Loc. = LCCOMB_X33_Y25_N0; Fanout = 1; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~18 16x16_register:inst|decode4to16:inst16|Mux15~19 } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.616 ns) + CELL(0.000 ns) 5.424 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~19clkctrl 4 COMB CLKCTRL_G8 32 " "Info: 4: + IC(1.616 ns) + CELL(0.000 ns) = 5.424 ns; Loc. = CLKCTRL_G8; Fanout = 32; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~19clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~19 16x16_register:inst|decode4to16:inst16|Mux15~19clkctrl } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.420 ns) 7.214 ns 16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q 5 REG LCCOMB_X32_Y17_N10 1 " "Info: 5: + IC(1.370 ns) + CELL(0.420 ns) = 7.214 ns; Loc. = LCCOMB_X32_Y17_N10; Fanout = 1; REG Node = '16x16_register:inst\|SRAM16:inst1\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~19clkctrl 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.965 ns ( 27.24 % ) " "Info: Total cell delay = 1.965 ns ( 27.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.249 ns ( 72.76 % ) " "Info: Total interconnect delay = 5.249 ns ( 72.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.214 ns" { Rw[2] 16x16_register:inst|decode4to16:inst16|Mux15~18 16x16_register:inst|decode4to16:inst16|Mux15~19 16x16_register:inst|decode4to16:inst16|Mux15~19clkctrl 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.214 ns" { Rw[2] {} Rw[2]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~18 {} 16x16_register:inst|decode4to16:inst16|Mux15~19 {} 16x16_register:inst|decode4to16:inst16|Mux15~19clkctrl {} 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 1.598ns 0.665ns 1.616ns 1.370ns } { 0.000ns 0.999ns 0.275ns 0.271ns 0.000ns 0.420ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Rw\[2\] source 7.242 ns - Longest register " "Info: - Longest clock path from clock \"Rw\[2\]\" to source register is 7.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Rw\[2\] 1 CLK PIN_AF14 76 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 76; CLK Node = 'Rw\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rw[2] } "NODE_NAME" } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 272 176 344 288 "Rw\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.588 ns) + CELL(0.275 ns) 2.862 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~16 2 COMB LCCOMB_X34_Y25_N16 1 " "Info: 2: + IC(1.588 ns) + CELL(0.275 ns) = 2.862 ns; Loc. = LCCOMB_X34_Y25_N16; Fanout = 1; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { Rw[2] 16x16_register:inst|decode4to16:inst16|Mux15~16 } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.275 ns) 3.633 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~17 3 COMB LCCOMB_X33_Y25_N4 1 " "Info: 3: + IC(0.496 ns) + CELL(0.275 ns) = 3.633 ns; Loc. = LCCOMB_X33_Y25_N4; Fanout = 1; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~16 16x16_register:inst|decode4to16:inst16|Mux15~17 } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.000 ns) 5.772 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~17clkctrl 4 COMB CLKCTRL_G15 32 " "Info: 4: + IC(2.139 ns) + CELL(0.000 ns) = 5.772 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~17clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~17 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.150 ns) 7.242 ns 16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q 5 REG LCCOMB_X33_Y19_N14 3 " "Info: 5: + IC(1.320 ns) + CELL(0.150 ns) = 7.242 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 3; REG Node = '16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.699 ns ( 23.46 % ) " "Info: Total cell delay = 1.699 ns ( 23.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.543 ns ( 76.54 % ) " "Info: Total interconnect delay = 5.543 ns ( 76.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.242 ns" { Rw[2] 16x16_register:inst|decode4to16:inst16|Mux15~16 16x16_register:inst|decode4to16:inst16|Mux15~17 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.242 ns" { Rw[2] {} Rw[2]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~16 {} 16x16_register:inst|decode4to16:inst16|Mux15~17 {} 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl {} 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q {} } { 0.000ns 0.000ns 1.588ns 0.496ns 2.139ns 1.320ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.214 ns" { Rw[2] 16x16_register:inst|decode4to16:inst16|Mux15~18 16x16_register:inst|decode4to16:inst16|Mux15~19 16x16_register:inst|decode4to16:inst16|Mux15~19clkctrl 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.214 ns" { Rw[2] {} Rw[2]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~18 {} 16x16_register:inst|decode4to16:inst16|Mux15~19 {} 16x16_register:inst|decode4to16:inst16|Mux15~19clkctrl {} 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 1.598ns 0.665ns 1.616ns 1.370ns } { 0.000ns 0.999ns 0.275ns 0.271ns 0.000ns 0.420ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.242 ns" { Rw[2] 16x16_register:inst|decode4to16:inst16|Mux15~16 16x16_register:inst|decode4to16:inst16|Mux15~17 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.242 ns" { Rw[2] {} Rw[2]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~16 {} 16x16_register:inst|decode4to16:inst16|Mux15~17 {} 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl {} 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q {} } { 0.000ns 0.000ns 1.588ns 0.496ns 2.139ns 1.320ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.146 ns + " "Info: + Micro setup delay of destination is 1.146 ns" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.966 ns" { 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q 16x16_register:inst|Qa[0]~144 16x16_register:inst|Qa[0]~145 16x16_register:inst|Qa[0]~146 16x16_register:inst|Qa[0]~149 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 mux:inst5|cout[15]~0 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.966 ns" { 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q {} 16x16_register:inst|Qa[0]~144 {} 16x16_register:inst|Qa[0]~145 {} 16x16_register:inst|Qa[0]~146 {} 16x16_register:inst|Qa[0]~149 {} ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1 {} ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 {} mux:inst5|cout[15]~0 {} 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 1.116ns 0.259ns 0.256ns 0.247ns 0.924ns 0.258ns 0.260ns 0.253ns 0.250ns 0.253ns 0.254ns 0.258ns 0.265ns 0.758ns 0.258ns 0.257ns 0.257ns 0.259ns 0.254ns 0.260ns 0.903ns } { 0.000ns 0.150ns 0.150ns 0.275ns 0.150ns 0.271ns 0.419ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.214 ns" { Rw[2] 16x16_register:inst|decode4to16:inst16|Mux15~18 16x16_register:inst|decode4to16:inst16|Mux15~19 16x16_register:inst|decode4to16:inst16|Mux15~19clkctrl 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.214 ns" { Rw[2] {} Rw[2]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~18 {} 16x16_register:inst|decode4to16:inst16|Mux15~19 {} 16x16_register:inst|decode4to16:inst16|Mux15~19clkctrl {} 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 1.598ns 0.665ns 1.616ns 1.370ns } { 0.000ns 0.999ns 0.275ns 0.271ns 0.000ns 0.420ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.242 ns" { Rw[2] 16x16_register:inst|decode4to16:inst16|Mux15~16 16x16_register:inst|decode4to16:inst16|Mux15~17 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.242 ns" { Rw[2] {} Rw[2]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~16 {} 16x16_register:inst|decode4to16:inst16|Mux15~17 {} 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl {} 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q {} } { 0.000ns 0.000ns 1.588ns 0.496ns 2.139ns 1.320ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Rw\[1\] register 16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q register 16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q 37.93 MHz 26.364 ns Internal " "Info: Clock \"Rw\[1\]\" has Internal fmax of 37.93 MHz between source register \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" and destination register \"16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" (period= 26.364 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.965 ns + Longest register register " "Info: + Longest register to register delay is 11.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q 1 REG LCCOMB_X33_Y19_N14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 3; REG Node = '16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.150 ns) 1.266 ns 16x16_register:inst\|Qa\[0\]~144 2 COMB LCCOMB_X32_Y23_N28 1 " "Info: 2: + IC(1.116 ns) + CELL(0.150 ns) = 1.266 ns; Loc. = LCCOMB_X32_Y23_N28; Fanout = 1; COMB Node = '16x16_register:inst\|Qa\[0\]~144'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q 16x16_register:inst|Qa[0]~144 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 1.675 ns 16x16_register:inst\|Qa\[0\]~145 3 COMB LCCOMB_X32_Y23_N14 1 " "Info: 3: + IC(0.259 ns) + CELL(0.150 ns) = 1.675 ns; Loc. = LCCOMB_X32_Y23_N14; Fanout = 1; COMB Node = '16x16_register:inst\|Qa\[0\]~145'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { 16x16_register:inst|Qa[0]~144 16x16_register:inst|Qa[0]~145 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 2.206 ns 16x16_register:inst\|Qa\[0\]~146 4 COMB LCCOMB_X32_Y23_N0 1 " "Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 2.206 ns; Loc. = LCCOMB_X32_Y23_N0; Fanout = 1; COMB Node = '16x16_register:inst\|Qa\[0\]~146'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { 16x16_register:inst|Qa[0]~145 16x16_register:inst|Qa[0]~146 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 2.603 ns 16x16_register:inst\|Qa\[0\]~149 5 COMB LCCOMB_X32_Y23_N6 2 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 2.603 ns; Loc. = LCCOMB_X32_Y23_N6; Fanout = 2; COMB Node = '16x16_register:inst\|Qa\[0\]~149'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { 16x16_register:inst|Qa[0]~146 16x16_register:inst|Qa[0]~149 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.271 ns) 3.798 ns ADDSUB16:inst1\|ADDER2:b_adder0\|BIT_ADDER:b_adder0\|cout~1 6 COMB LCCOMB_X33_Y19_N26 2 " "Info: 6: + IC(0.924 ns) + CELL(0.271 ns) = 3.798 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder0\|BIT_ADDER:b_adder0\|cout~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { 16x16_register:inst|Qa[0]~149 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.419 ns) 4.475 ns ADDSUB16:inst1\|ADDER2:b_adder0\|BIT_ADDER:b_adder1\|cout~0 7 COMB LCCOMB_X33_Y19_N28 2 " "Info: 7: + IC(0.258 ns) + CELL(0.419 ns) = 4.475 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder0\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 4.885 ns ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder0\|cout~0 8 COMB LCCOMB_X33_Y19_N6 2 " "Info: 8: + IC(0.260 ns) + CELL(0.150 ns) = 4.885 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 5.288 ns ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder1\|cout~0 9 COMB LCCOMB_X33_Y19_N0 2 " "Info: 9: + IC(0.253 ns) + CELL(0.150 ns) = 5.288 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 5.688 ns ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder0\|cout~0 10 COMB LCCOMB_X33_Y19_N10 2 " "Info: 10: + IC(0.250 ns) + CELL(0.150 ns) = 5.688 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 6.091 ns ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder1\|cout~0 11 COMB LCCOMB_X33_Y19_N12 2 " "Info: 11: + IC(0.253 ns) + CELL(0.150 ns) = 6.091 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 6.495 ns ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder0\|cout~0 12 COMB LCCOMB_X33_Y19_N30 2 " "Info: 12: + IC(0.254 ns) + CELL(0.150 ns) = 6.495 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 6.903 ns ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder1\|cout~0 13 COMB LCCOMB_X33_Y19_N24 2 " "Info: 13: + IC(0.258 ns) + CELL(0.150 ns) = 6.903 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.271 ns) 7.439 ns ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder0\|cout~0 14 COMB LCCOMB_X33_Y19_N18 2 " "Info: 14: + IC(0.265 ns) + CELL(0.271 ns) = 7.439 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.150 ns) 8.347 ns ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder1\|cout~0 15 COMB LCCOMB_X33_Y18_N8 2 " "Info: 15: + IC(0.758 ns) + CELL(0.150 ns) = 8.347 ns; Loc. = LCCOMB_X33_Y18_N8; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.271 ns) 8.876 ns ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder0\|cout~0 16 COMB LCCOMB_X33_Y18_N2 2 " "Info: 16: + IC(0.258 ns) + CELL(0.271 ns) = 8.876 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 9.283 ns ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder1\|cout~0 17 COMB LCCOMB_X33_Y18_N28 2 " "Info: 17: + IC(0.257 ns) + CELL(0.150 ns) = 9.283 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 9.690 ns ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder0\|cout~0 18 COMB LCCOMB_X33_Y18_N30 2 " "Info: 18: + IC(0.257 ns) + CELL(0.150 ns) = 9.690 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 10.099 ns ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder1\|cout~0 19 COMB LCCOMB_X33_Y18_N0 2 " "Info: 19: + IC(0.259 ns) + CELL(0.150 ns) = 10.099 ns; Loc. = LCCOMB_X33_Y18_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 10.503 ns ADDSUB16:inst1\|ADDER2:b_adder7\|BIT_ADDER:b_adder0\|cout~0 20 COMB LCCOMB_X33_Y18_N18 3 " "Info: 20: + IC(0.254 ns) + CELL(0.150 ns) = 10.503 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 3; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder7\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 10.913 ns mux:inst5\|cout\[15\]~0 21 COMB LCCOMB_X33_Y18_N12 16 " "Info: 21: + IC(0.260 ns) + CELL(0.150 ns) = 10.913 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 16; COMB Node = 'mux:inst5\|cout\[15\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 mux:inst5|cout[15]~0 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/mux.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.150 ns) 11.965 ns 16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q 22 REG LCCOMB_X32_Y17_N30 1 " "Info: 22: + IC(0.902 ns) + CELL(0.150 ns) = 11.965 ns; Loc. = LCCOMB_X32_Y17_N30; Fanout = 1; REG Node = '16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { mux:inst5|cout[15]~0 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.907 ns ( 32.65 % ) " "Info: Total cell delay = 3.907 ns ( 32.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.058 ns ( 67.35 % ) " "Info: Total interconnect delay = 8.058 ns ( 67.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.965 ns" { 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q 16x16_register:inst|Qa[0]~144 16x16_register:inst|Qa[0]~145 16x16_register:inst|Qa[0]~146 16x16_register:inst|Qa[0]~149 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 mux:inst5|cout[15]~0 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.965 ns" { 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q {} 16x16_register:inst|Qa[0]~144 {} 16x16_register:inst|Qa[0]~145 {} 16x16_register:inst|Qa[0]~146 {} 16x16_register:inst|Qa[0]~149 {} ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1 {} ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 {} mux:inst5|cout[15]~0 {} 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 1.116ns 0.259ns 0.256ns 0.247ns 0.924ns 0.258ns 0.260ns 0.253ns 0.250ns 0.253ns 0.254ns 0.258ns 0.265ns 0.758ns 0.258ns 0.257ns 0.257ns 0.259ns 0.254ns 0.260ns 0.902ns } { 0.000ns 0.150ns 0.150ns 0.275ns 0.150ns 0.271ns 0.419ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.268 ns - Smallest " "Info: - Smallest clock skew is -0.268 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Rw\[1\] destination 7.169 ns + Shortest register " "Info: + Shortest clock path from clock \"Rw\[1\]\" to destination register is 7.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Rw\[1\] 1 CLK PIN_AE14 76 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 76; CLK Node = 'Rw\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rw[1] } "NODE_NAME" } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 272 176 344 288 "Rw\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.275 ns) 2.856 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~22 2 COMB LCCOMB_X34_Y25_N24 1 " "Info: 2: + IC(1.582 ns) + CELL(0.275 ns) = 2.856 ns; Loc. = LCCOMB_X34_Y25_N24; Fanout = 1; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.857 ns" { Rw[1] 16x16_register:inst|decode4to16:inst16|Mux15~22 } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.393 ns) 3.693 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~23 3 COMB LCCOMB_X33_Y25_N16 1 " "Info: 3: + IC(0.444 ns) + CELL(0.393 ns) = 3.693 ns; Loc. = LCCOMB_X33_Y25_N16; Fanout = 1; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~22 16x16_register:inst|decode4to16:inst16|Mux15~23 } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.000 ns) 5.527 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~23clkctrl 4 COMB CLKCTRL_G9 32 " "Info: 4: + IC(1.834 ns) + CELL(0.000 ns) = 5.527 ns; Loc. = CLKCTRL_G9; Fanout = 32; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~23clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~23 16x16_register:inst|decode4to16:inst16|Mux15~23clkctrl } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.275 ns) 7.169 ns 16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q 5 REG LCCOMB_X32_Y17_N30 1 " "Info: 5: + IC(1.367 ns) + CELL(0.275 ns) = 7.169 ns; Loc. = LCCOMB_X32_Y17_N30; Fanout = 1; REG Node = '16x16_register:inst\|SRAM16:inst3\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~23clkctrl 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.942 ns ( 27.09 % ) " "Info: Total cell delay = 1.942 ns ( 27.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.227 ns ( 72.91 % ) " "Info: Total interconnect delay = 5.227 ns ( 72.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.169 ns" { Rw[1] 16x16_register:inst|decode4to16:inst16|Mux15~22 16x16_register:inst|decode4to16:inst16|Mux15~23 16x16_register:inst|decode4to16:inst16|Mux15~23clkctrl 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.169 ns" { Rw[1] {} Rw[1]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~22 {} 16x16_register:inst|decode4to16:inst16|Mux15~23 {} 16x16_register:inst|decode4to16:inst16|Mux15~23clkctrl {} 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 1.582ns 0.444ns 1.834ns 1.367ns } { 0.000ns 0.999ns 0.275ns 0.393ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Rw\[1\] source 7.437 ns - Longest register " "Info: - Longest clock path from clock \"Rw\[1\]\" to source register is 7.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Rw\[1\] 1 CLK PIN_AE14 76 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 76; CLK Node = 'Rw\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rw[1] } "NODE_NAME" } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 272 176 344 288 "Rw\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.620 ns) + CELL(0.438 ns) 3.057 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~16 2 COMB LCCOMB_X34_Y25_N16 1 " "Info: 2: + IC(1.620 ns) + CELL(0.438 ns) = 3.057 ns; Loc. = LCCOMB_X34_Y25_N16; Fanout = 1; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { Rw[1] 16x16_register:inst|decode4to16:inst16|Mux15~16 } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.275 ns) 3.828 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~17 3 COMB LCCOMB_X33_Y25_N4 1 " "Info: 3: + IC(0.496 ns) + CELL(0.275 ns) = 3.828 ns; Loc. = LCCOMB_X33_Y25_N4; Fanout = 1; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~16 16x16_register:inst|decode4to16:inst16|Mux15~17 } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.000 ns) 5.967 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~17clkctrl 4 COMB CLKCTRL_G15 32 " "Info: 4: + IC(2.139 ns) + CELL(0.000 ns) = 5.967 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~17clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~17 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.150 ns) 7.437 ns 16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q 5 REG LCCOMB_X33_Y19_N14 3 " "Info: 5: + IC(1.320 ns) + CELL(0.150 ns) = 7.437 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 3; REG Node = '16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.862 ns ( 25.04 % ) " "Info: Total cell delay = 1.862 ns ( 25.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.575 ns ( 74.96 % ) " "Info: Total interconnect delay = 5.575 ns ( 74.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.437 ns" { Rw[1] 16x16_register:inst|decode4to16:inst16|Mux15~16 16x16_register:inst|decode4to16:inst16|Mux15~17 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.437 ns" { Rw[1] {} Rw[1]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~16 {} 16x16_register:inst|decode4to16:inst16|Mux15~17 {} 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl {} 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q {} } { 0.000ns 0.000ns 1.620ns 0.496ns 2.139ns 1.320ns } { 0.000ns 0.999ns 0.438ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.169 ns" { Rw[1] 16x16_register:inst|decode4to16:inst16|Mux15~22 16x16_register:inst|decode4to16:inst16|Mux15~23 16x16_register:inst|decode4to16:inst16|Mux15~23clkctrl 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.169 ns" { Rw[1] {} Rw[1]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~22 {} 16x16_register:inst|decode4to16:inst16|Mux15~23 {} 16x16_register:inst|decode4to16:inst16|Mux15~23clkctrl {} 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 1.582ns 0.444ns 1.834ns 1.367ns } { 0.000ns 0.999ns 0.275ns 0.393ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.437 ns" { Rw[1] 16x16_register:inst|decode4to16:inst16|Mux15~16 16x16_register:inst|decode4to16:inst16|Mux15~17 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.437 ns" { Rw[1] {} Rw[1]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~16 {} 16x16_register:inst|decode4to16:inst16|Mux15~17 {} 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl {} 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q {} } { 0.000ns 0.000ns 1.620ns 0.496ns 2.139ns 1.320ns } { 0.000ns 0.999ns 0.438ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.949 ns + " "Info: + Micro setup delay of destination is 0.949 ns" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.965 ns" { 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q 16x16_register:inst|Qa[0]~144 16x16_register:inst|Qa[0]~145 16x16_register:inst|Qa[0]~146 16x16_register:inst|Qa[0]~149 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 mux:inst5|cout[15]~0 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.965 ns" { 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q {} 16x16_register:inst|Qa[0]~144 {} 16x16_register:inst|Qa[0]~145 {} 16x16_register:inst|Qa[0]~146 {} 16x16_register:inst|Qa[0]~149 {} ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1 {} ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 {} mux:inst5|cout[15]~0 {} 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 1.116ns 0.259ns 0.256ns 0.247ns 0.924ns 0.258ns 0.260ns 0.253ns 0.250ns 0.253ns 0.254ns 0.258ns 0.265ns 0.758ns 0.258ns 0.257ns 0.257ns 0.259ns 0.254ns 0.260ns 0.902ns } { 0.000ns 0.150ns 0.150ns 0.275ns 0.150ns 0.271ns 0.419ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.169 ns" { Rw[1] 16x16_register:inst|decode4to16:inst16|Mux15~22 16x16_register:inst|decode4to16:inst16|Mux15~23 16x16_register:inst|decode4to16:inst16|Mux15~23clkctrl 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.169 ns" { Rw[1] {} Rw[1]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~22 {} 16x16_register:inst|decode4to16:inst16|Mux15~23 {} 16x16_register:inst|decode4to16:inst16|Mux15~23clkctrl {} 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 1.582ns 0.444ns 1.834ns 1.367ns } { 0.000ns 0.999ns 0.275ns 0.393ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.437 ns" { Rw[1] 16x16_register:inst|decode4to16:inst16|Mux15~16 16x16_register:inst|decode4to16:inst16|Mux15~17 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.437 ns" { Rw[1] {} Rw[1]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~16 {} 16x16_register:inst|decode4to16:inst16|Mux15~17 {} 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl {} 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q {} } { 0.000ns 0.000ns 1.620ns 0.496ns 2.139ns 1.320ns } { 0.000ns 0.999ns 0.438ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Rw\[0\] register 16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q register 16x16_register:inst\|SRAM16:inst\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q 37.47 MHz 26.686 ns Internal " "Info: Clock \"Rw\[0\]\" has Internal fmax of 37.47 MHz between source register \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" and destination register \"16x16_register:inst\|SRAM16:inst\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" (period= 26.686 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.966 ns + Longest register register " "Info: + Longest register to register delay is 11.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q 1 REG LCCOMB_X33_Y19_N14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 3; REG Node = '16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.150 ns) 1.266 ns 16x16_register:inst\|Qa\[0\]~144 2 COMB LCCOMB_X32_Y23_N28 1 " "Info: 2: + IC(1.116 ns) + CELL(0.150 ns) = 1.266 ns; Loc. = LCCOMB_X32_Y23_N28; Fanout = 1; COMB Node = '16x16_register:inst\|Qa\[0\]~144'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q 16x16_register:inst|Qa[0]~144 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 1.675 ns 16x16_register:inst\|Qa\[0\]~145 3 COMB LCCOMB_X32_Y23_N14 1 " "Info: 3: + IC(0.259 ns) + CELL(0.150 ns) = 1.675 ns; Loc. = LCCOMB_X32_Y23_N14; Fanout = 1; COMB Node = '16x16_register:inst\|Qa\[0\]~145'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { 16x16_register:inst|Qa[0]~144 16x16_register:inst|Qa[0]~145 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 2.206 ns 16x16_register:inst\|Qa\[0\]~146 4 COMB LCCOMB_X32_Y23_N0 1 " "Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 2.206 ns; Loc. = LCCOMB_X32_Y23_N0; Fanout = 1; COMB Node = '16x16_register:inst\|Qa\[0\]~146'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { 16x16_register:inst|Qa[0]~145 16x16_register:inst|Qa[0]~146 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 2.603 ns 16x16_register:inst\|Qa\[0\]~149 5 COMB LCCOMB_X32_Y23_N6 2 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 2.603 ns; Loc. = LCCOMB_X32_Y23_N6; Fanout = 2; COMB Node = '16x16_register:inst\|Qa\[0\]~149'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { 16x16_register:inst|Qa[0]~146 16x16_register:inst|Qa[0]~149 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.271 ns) 3.798 ns ADDSUB16:inst1\|ADDER2:b_adder0\|BIT_ADDER:b_adder0\|cout~1 6 COMB LCCOMB_X33_Y19_N26 2 " "Info: 6: + IC(0.924 ns) + CELL(0.271 ns) = 3.798 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder0\|BIT_ADDER:b_adder0\|cout~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { 16x16_register:inst|Qa[0]~149 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.419 ns) 4.475 ns ADDSUB16:inst1\|ADDER2:b_adder0\|BIT_ADDER:b_adder1\|cout~0 7 COMB LCCOMB_X33_Y19_N28 2 " "Info: 7: + IC(0.258 ns) + CELL(0.419 ns) = 4.475 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder0\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 4.885 ns ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder0\|cout~0 8 COMB LCCOMB_X33_Y19_N6 2 " "Info: 8: + IC(0.260 ns) + CELL(0.150 ns) = 4.885 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 5.288 ns ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder1\|cout~0 9 COMB LCCOMB_X33_Y19_N0 2 " "Info: 9: + IC(0.253 ns) + CELL(0.150 ns) = 5.288 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 5.688 ns ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder0\|cout~0 10 COMB LCCOMB_X33_Y19_N10 2 " "Info: 10: + IC(0.250 ns) + CELL(0.150 ns) = 5.688 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 6.091 ns ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder1\|cout~0 11 COMB LCCOMB_X33_Y19_N12 2 " "Info: 11: + IC(0.253 ns) + CELL(0.150 ns) = 6.091 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 6.495 ns ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder0\|cout~0 12 COMB LCCOMB_X33_Y19_N30 2 " "Info: 12: + IC(0.254 ns) + CELL(0.150 ns) = 6.495 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 6.903 ns ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder1\|cout~0 13 COMB LCCOMB_X33_Y19_N24 2 " "Info: 13: + IC(0.258 ns) + CELL(0.150 ns) = 6.903 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.271 ns) 7.439 ns ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder0\|cout~0 14 COMB LCCOMB_X33_Y19_N18 2 " "Info: 14: + IC(0.265 ns) + CELL(0.271 ns) = 7.439 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.150 ns) 8.347 ns ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder1\|cout~0 15 COMB LCCOMB_X33_Y18_N8 2 " "Info: 15: + IC(0.758 ns) + CELL(0.150 ns) = 8.347 ns; Loc. = LCCOMB_X33_Y18_N8; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.271 ns) 8.876 ns ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder0\|cout~0 16 COMB LCCOMB_X33_Y18_N2 2 " "Info: 16: + IC(0.258 ns) + CELL(0.271 ns) = 8.876 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 9.283 ns ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder1\|cout~0 17 COMB LCCOMB_X33_Y18_N28 2 " "Info: 17: + IC(0.257 ns) + CELL(0.150 ns) = 9.283 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 9.690 ns ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder0\|cout~0 18 COMB LCCOMB_X33_Y18_N30 2 " "Info: 18: + IC(0.257 ns) + CELL(0.150 ns) = 9.690 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 10.099 ns ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder1\|cout~0 19 COMB LCCOMB_X33_Y18_N0 2 " "Info: 19: + IC(0.259 ns) + CELL(0.150 ns) = 10.099 ns; Loc. = LCCOMB_X33_Y18_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 10.503 ns ADDSUB16:inst1\|ADDER2:b_adder7\|BIT_ADDER:b_adder0\|cout~0 20 COMB LCCOMB_X33_Y18_N18 3 " "Info: 20: + IC(0.254 ns) + CELL(0.150 ns) = 10.503 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 3; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder7\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 10.913 ns mux:inst5\|cout\[15\]~0 21 COMB LCCOMB_X33_Y18_N12 16 " "Info: 21: + IC(0.260 ns) + CELL(0.150 ns) = 10.913 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 16; COMB Node = 'mux:inst5\|cout\[15\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 mux:inst5|cout[15]~0 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/mux.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.150 ns) 11.966 ns 16x16_register:inst\|SRAM16:inst\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q 22 REG LCCOMB_X32_Y17_N12 1 " "Info: 22: + IC(0.903 ns) + CELL(0.150 ns) = 11.966 ns; Loc. = LCCOMB_X32_Y17_N12; Fanout = 1; REG Node = '16x16_register:inst\|SRAM16:inst\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { mux:inst5|cout[15]~0 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.907 ns ( 32.65 % ) " "Info: Total cell delay = 3.907 ns ( 32.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.059 ns ( 67.35 % ) " "Info: Total interconnect delay = 8.059 ns ( 67.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.966 ns" { 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q 16x16_register:inst|Qa[0]~144 16x16_register:inst|Qa[0]~145 16x16_register:inst|Qa[0]~146 16x16_register:inst|Qa[0]~149 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 mux:inst5|cout[15]~0 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.966 ns" { 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q {} 16x16_register:inst|Qa[0]~144 {} 16x16_register:inst|Qa[0]~145 {} 16x16_register:inst|Qa[0]~146 {} 16x16_register:inst|Qa[0]~149 {} ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1 {} ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 {} mux:inst5|cout[15]~0 {} 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 1.116ns 0.259ns 0.256ns 0.247ns 0.924ns 0.258ns 0.260ns 0.253ns 0.250ns 0.253ns 0.254ns 0.258ns 0.265ns 0.758ns 0.258ns 0.257ns 0.257ns 0.259ns 0.254ns 0.260ns 0.903ns } { 0.000ns 0.150ns 0.150ns 0.275ns 0.150ns 0.271ns 0.419ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.379 ns - Smallest " "Info: - Smallest clock skew is -0.379 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Rw\[0\] destination 7.292 ns + Shortest register " "Info: + Shortest clock path from clock \"Rw\[0\]\" to destination register is 7.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Rw\[0\] 1 CLK PIN_P25 76 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 76; CLK Node = 'Rw\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rw[0] } "NODE_NAME" } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 272 176 344 288 "Rw\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.150 ns) 2.885 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~20 2 COMB LCCOMB_X34_Y25_N28 1 " "Info: 2: + IC(1.736 ns) + CELL(0.150 ns) = 2.885 ns; Loc. = LCCOMB_X34_Y25_N28; Fanout = 1; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.886 ns" { Rw[0] 16x16_register:inst|decode4to16:inst16|Mux15~20 } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.150 ns) 3.464 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~21 3 COMB LCCOMB_X33_Y25_N24 1 " "Info: 3: + IC(0.429 ns) + CELL(0.150 ns) = 3.464 ns; Loc. = LCCOMB_X33_Y25_N24; Fanout = 1; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~20 16x16_register:inst|decode4to16:inst16|Mux15~21 } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.166 ns) + CELL(0.000 ns) 5.630 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~21clkctrl 4 COMB CLKCTRL_G4 32 " "Info: 4: + IC(2.166 ns) + CELL(0.000 ns) = 5.630 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~21clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.166 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~21 16x16_register:inst|decode4to16:inst16|Mux15~21clkctrl } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.275 ns) 7.292 ns 16x16_register:inst\|SRAM16:inst\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q 5 REG LCCOMB_X32_Y17_N12 1 " "Info: 5: + IC(1.387 ns) + CELL(0.275 ns) = 7.292 ns; Loc. = LCCOMB_X32_Y17_N12; Fanout = 1; REG Node = '16x16_register:inst\|SRAM16:inst\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~21clkctrl 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.574 ns ( 21.59 % ) " "Info: Total cell delay = 1.574 ns ( 21.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.718 ns ( 78.41 % ) " "Info: Total interconnect delay = 5.718 ns ( 78.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.292 ns" { Rw[0] 16x16_register:inst|decode4to16:inst16|Mux15~20 16x16_register:inst|decode4to16:inst16|Mux15~21 16x16_register:inst|decode4to16:inst16|Mux15~21clkctrl 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.292 ns" { Rw[0] {} Rw[0]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~20 {} 16x16_register:inst|decode4to16:inst16|Mux15~21 {} 16x16_register:inst|decode4to16:inst16|Mux15~21clkctrl {} 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 1.736ns 0.429ns 2.166ns 1.387ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Rw\[0\] source 7.671 ns - Longest register " "Info: - Longest clock path from clock \"Rw\[0\]\" to source register is 7.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Rw\[0\] 1 CLK PIN_P25 76 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 76; CLK Node = 'Rw\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rw[0] } "NODE_NAME" } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 272 176 344 288 "Rw\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.916 ns) + CELL(0.376 ns) 3.291 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~16 2 COMB LCCOMB_X34_Y25_N16 1 " "Info: 2: + IC(1.916 ns) + CELL(0.376 ns) = 3.291 ns; Loc. = LCCOMB_X34_Y25_N16; Fanout = 1; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.292 ns" { Rw[0] 16x16_register:inst|decode4to16:inst16|Mux15~16 } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.275 ns) 4.062 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~17 3 COMB LCCOMB_X33_Y25_N4 1 " "Info: 3: + IC(0.496 ns) + CELL(0.275 ns) = 4.062 ns; Loc. = LCCOMB_X33_Y25_N4; Fanout = 1; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~16 16x16_register:inst|decode4to16:inst16|Mux15~17 } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.000 ns) 6.201 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~17clkctrl 4 COMB CLKCTRL_G15 32 " "Info: 4: + IC(2.139 ns) + CELL(0.000 ns) = 6.201 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~17clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~17 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.150 ns) 7.671 ns 16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q 5 REG LCCOMB_X33_Y19_N14 3 " "Info: 5: + IC(1.320 ns) + CELL(0.150 ns) = 7.671 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 3; REG Node = '16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 23.46 % ) " "Info: Total cell delay = 1.800 ns ( 23.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.871 ns ( 76.54 % ) " "Info: Total interconnect delay = 5.871 ns ( 76.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.671 ns" { Rw[0] 16x16_register:inst|decode4to16:inst16|Mux15~16 16x16_register:inst|decode4to16:inst16|Mux15~17 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.671 ns" { Rw[0] {} Rw[0]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~16 {} 16x16_register:inst|decode4to16:inst16|Mux15~17 {} 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl {} 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q {} } { 0.000ns 0.000ns 1.916ns 0.496ns 2.139ns 1.320ns } { 0.000ns 0.999ns 0.376ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.292 ns" { Rw[0] 16x16_register:inst|decode4to16:inst16|Mux15~20 16x16_register:inst|decode4to16:inst16|Mux15~21 16x16_register:inst|decode4to16:inst16|Mux15~21clkctrl 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.292 ns" { Rw[0] {} Rw[0]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~20 {} 16x16_register:inst|decode4to16:inst16|Mux15~21 {} 16x16_register:inst|decode4to16:inst16|Mux15~21clkctrl {} 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 1.736ns 0.429ns 2.166ns 1.387ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.671 ns" { Rw[0] 16x16_register:inst|decode4to16:inst16|Mux15~16 16x16_register:inst|decode4to16:inst16|Mux15~17 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.671 ns" { Rw[0] {} Rw[0]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~16 {} 16x16_register:inst|decode4to16:inst16|Mux15~17 {} 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl {} 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q {} } { 0.000ns 0.000ns 1.916ns 0.496ns 2.139ns 1.320ns } { 0.000ns 0.999ns 0.376ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.998 ns + " "Info: + Micro setup delay of destination is 0.998 ns" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.966 ns" { 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q 16x16_register:inst|Qa[0]~144 16x16_register:inst|Qa[0]~145 16x16_register:inst|Qa[0]~146 16x16_register:inst|Qa[0]~149 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 mux:inst5|cout[15]~0 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.966 ns" { 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q {} 16x16_register:inst|Qa[0]~144 {} 16x16_register:inst|Qa[0]~145 {} 16x16_register:inst|Qa[0]~146 {} 16x16_register:inst|Qa[0]~149 {} ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1 {} ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 {} mux:inst5|cout[15]~0 {} 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 1.116ns 0.259ns 0.256ns 0.247ns 0.924ns 0.258ns 0.260ns 0.253ns 0.250ns 0.253ns 0.254ns 0.258ns 0.265ns 0.758ns 0.258ns 0.257ns 0.257ns 0.259ns 0.254ns 0.260ns 0.903ns } { 0.000ns 0.150ns 0.150ns 0.275ns 0.150ns 0.271ns 0.419ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.292 ns" { Rw[0] 16x16_register:inst|decode4to16:inst16|Mux15~20 16x16_register:inst|decode4to16:inst16|Mux15~21 16x16_register:inst|decode4to16:inst16|Mux15~21clkctrl 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.292 ns" { Rw[0] {} Rw[0]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~20 {} 16x16_register:inst|decode4to16:inst16|Mux15~21 {} 16x16_register:inst|decode4to16:inst16|Mux15~21clkctrl {} 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 1.736ns 0.429ns 2.166ns 1.387ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.671 ns" { Rw[0] 16x16_register:inst|decode4to16:inst16|Mux15~16 16x16_register:inst|decode4to16:inst16|Mux15~17 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.671 ns" { Rw[0] {} Rw[0]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~16 {} 16x16_register:inst|decode4to16:inst16|Mux15~17 {} 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl {} 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q {} } { 0.000ns 0.000ns 1.916ns 0.496ns 2.139ns 1.320ns } { 0.000ns 0.999ns 0.376ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "op\[1\] register 16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q register 16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q 38.45 MHz 26.008 ns Internal " "Info: Clock \"op\[1\]\" has Internal fmax of 38.45 MHz between source register \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" and destination register \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" (period= 26.008 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.079 ns + Longest register register " "Info: + Longest register to register delay is 12.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q 1 REG LCCOMB_X33_Y19_N14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 3; REG Node = '16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.150 ns) 1.266 ns 16x16_register:inst\|Qa\[0\]~144 2 COMB LCCOMB_X32_Y23_N28 1 " "Info: 2: + IC(1.116 ns) + CELL(0.150 ns) = 1.266 ns; Loc. = LCCOMB_X32_Y23_N28; Fanout = 1; COMB Node = '16x16_register:inst\|Qa\[0\]~144'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q 16x16_register:inst|Qa[0]~144 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 1.675 ns 16x16_register:inst\|Qa\[0\]~145 3 COMB LCCOMB_X32_Y23_N14 1 " "Info: 3: + IC(0.259 ns) + CELL(0.150 ns) = 1.675 ns; Loc. = LCCOMB_X32_Y23_N14; Fanout = 1; COMB Node = '16x16_register:inst\|Qa\[0\]~145'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { 16x16_register:inst|Qa[0]~144 16x16_register:inst|Qa[0]~145 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 2.206 ns 16x16_register:inst\|Qa\[0\]~146 4 COMB LCCOMB_X32_Y23_N0 1 " "Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 2.206 ns; Loc. = LCCOMB_X32_Y23_N0; Fanout = 1; COMB Node = '16x16_register:inst\|Qa\[0\]~146'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { 16x16_register:inst|Qa[0]~145 16x16_register:inst|Qa[0]~146 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 2.603 ns 16x16_register:inst\|Qa\[0\]~149 5 COMB LCCOMB_X32_Y23_N6 2 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 2.603 ns; Loc. = LCCOMB_X32_Y23_N6; Fanout = 2; COMB Node = '16x16_register:inst\|Qa\[0\]~149'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { 16x16_register:inst|Qa[0]~146 16x16_register:inst|Qa[0]~149 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.271 ns) 3.798 ns ADDSUB16:inst1\|ADDER2:b_adder0\|BIT_ADDER:b_adder0\|cout~1 6 COMB LCCOMB_X33_Y19_N26 2 " "Info: 6: + IC(0.924 ns) + CELL(0.271 ns) = 3.798 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder0\|BIT_ADDER:b_adder0\|cout~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { 16x16_register:inst|Qa[0]~149 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.419 ns) 4.475 ns ADDSUB16:inst1\|ADDER2:b_adder0\|BIT_ADDER:b_adder1\|cout~0 7 COMB LCCOMB_X33_Y19_N28 2 " "Info: 7: + IC(0.258 ns) + CELL(0.419 ns) = 4.475 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder0\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 4.885 ns ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder0\|cout~0 8 COMB LCCOMB_X33_Y19_N6 2 " "Info: 8: + IC(0.260 ns) + CELL(0.150 ns) = 4.885 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 5.288 ns ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder1\|cout~0 9 COMB LCCOMB_X33_Y19_N0 2 " "Info: 9: + IC(0.253 ns) + CELL(0.150 ns) = 5.288 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 5.688 ns ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder0\|cout~0 10 COMB LCCOMB_X33_Y19_N10 2 " "Info: 10: + IC(0.250 ns) + CELL(0.150 ns) = 5.688 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 6.091 ns ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder1\|cout~0 11 COMB LCCOMB_X33_Y19_N12 2 " "Info: 11: + IC(0.253 ns) + CELL(0.150 ns) = 6.091 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 6.495 ns ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder0\|cout~0 12 COMB LCCOMB_X33_Y19_N30 2 " "Info: 12: + IC(0.254 ns) + CELL(0.150 ns) = 6.495 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 6.903 ns ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder1\|cout~0 13 COMB LCCOMB_X33_Y19_N24 2 " "Info: 13: + IC(0.258 ns) + CELL(0.150 ns) = 6.903 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.271 ns) 7.439 ns ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder0\|cout~0 14 COMB LCCOMB_X33_Y19_N18 2 " "Info: 14: + IC(0.265 ns) + CELL(0.271 ns) = 7.439 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.150 ns) 8.347 ns ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder1\|cout~0 15 COMB LCCOMB_X33_Y18_N8 2 " "Info: 15: + IC(0.758 ns) + CELL(0.150 ns) = 8.347 ns; Loc. = LCCOMB_X33_Y18_N8; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.271 ns) 8.876 ns ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder0\|cout~0 16 COMB LCCOMB_X33_Y18_N2 2 " "Info: 16: + IC(0.258 ns) + CELL(0.271 ns) = 8.876 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 9.283 ns ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder1\|cout~0 17 COMB LCCOMB_X33_Y18_N28 2 " "Info: 17: + IC(0.257 ns) + CELL(0.150 ns) = 9.283 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 9.690 ns ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder0\|cout~0 18 COMB LCCOMB_X33_Y18_N30 2 " "Info: 18: + IC(0.257 ns) + CELL(0.150 ns) = 9.690 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 10.099 ns ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder1\|cout~0 19 COMB LCCOMB_X33_Y18_N0 2 " "Info: 19: + IC(0.259 ns) + CELL(0.150 ns) = 10.099 ns; Loc. = LCCOMB_X33_Y18_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 10.503 ns ADDSUB16:inst1\|ADDER2:b_adder7\|BIT_ADDER:b_adder0\|cout~0 20 COMB LCCOMB_X33_Y18_N18 3 " "Info: 20: + IC(0.254 ns) + CELL(0.150 ns) = 10.503 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 3; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder7\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 10.913 ns mux:inst5\|cout\[15\]~0 21 COMB LCCOMB_X33_Y18_N12 16 " "Info: 21: + IC(0.260 ns) + CELL(0.150 ns) = 10.913 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 16; COMB Node = 'mux:inst5\|cout\[15\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 mux:inst5|cout[15]~0 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/mux.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.150 ns) 12.079 ns 16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q 22 REG LCCOMB_X32_Y16_N2 1 " "Info: 22: + IC(1.016 ns) + CELL(0.150 ns) = 12.079 ns; Loc. = LCCOMB_X32_Y16_N2; Fanout = 1; REG Node = '16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { mux:inst5|cout[15]~0 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.907 ns ( 32.35 % ) " "Info: Total cell delay = 3.907 ns ( 32.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.172 ns ( 67.65 % ) " "Info: Total interconnect delay = 8.172 ns ( 67.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.079 ns" { 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q 16x16_register:inst|Qa[0]~144 16x16_register:inst|Qa[0]~145 16x16_register:inst|Qa[0]~146 16x16_register:inst|Qa[0]~149 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 mux:inst5|cout[15]~0 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.079 ns" { 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q {} 16x16_register:inst|Qa[0]~144 {} 16x16_register:inst|Qa[0]~145 {} 16x16_register:inst|Qa[0]~146 {} 16x16_register:inst|Qa[0]~149 {} ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1 {} ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 {} mux:inst5|cout[15]~0 {} 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 1.116ns 0.259ns 0.256ns 0.247ns 0.924ns 0.258ns 0.260ns 0.253ns 0.250ns 0.253ns 0.254ns 0.258ns 0.265ns 0.758ns 0.258ns 0.257ns 0.257ns 0.259ns 0.254ns 0.260ns 1.016ns } { 0.000ns 0.150ns 0.150ns 0.275ns 0.150ns 0.271ns 0.419ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.017 ns - Smallest " "Info: - Smallest clock skew is 0.017 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "op\[1\] destination 7.346 ns + Shortest register " "Info: + Shortest clock path from clock \"op\[1\]\" to destination register is 7.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns op\[1\] 1 CLK PIN_U4 16 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 16; CLK Node = 'op\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[1] } "NODE_NAME" } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 424 -120 48 440 "op\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.451 ns) + CELL(0.438 ns) 3.721 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~5 2 COMB LCCOMB_X33_Y25_N2 1 " "Info: 2: + IC(2.451 ns) + CELL(0.438 ns) = 3.721 ns; Loc. = LCCOMB_X33_Y25_N2; Fanout = 1; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.889 ns" { op[1] 16x16_register:inst|decode4to16:inst16|Mux15~5 } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.963 ns) + CELL(0.000 ns) 5.684 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~5clkctrl 3 COMB CLKCTRL_G13 32 " "Info: 3: + IC(1.963 ns) + CELL(0.000 ns) = 5.684 ns; Loc. = CLKCTRL_G13; Fanout = 32; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.963 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~5 16x16_register:inst|decode4to16:inst16|Mux15~5clkctrl } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.275 ns) 7.346 ns 16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q 4 REG LCCOMB_X32_Y16_N2 1 " "Info: 4: + IC(1.387 ns) + CELL(0.275 ns) = 7.346 ns; Loc. = LCCOMB_X32_Y16_N2; Fanout = 1; REG Node = '16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~5clkctrl 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.545 ns ( 21.03 % ) " "Info: Total cell delay = 1.545 ns ( 21.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.801 ns ( 78.97 % ) " "Info: Total interconnect delay = 5.801 ns ( 78.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.346 ns" { op[1] 16x16_register:inst|decode4to16:inst16|Mux15~5 16x16_register:inst|decode4to16:inst16|Mux15~5clkctrl 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.346 ns" { op[1] {} op[1]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~5 {} 16x16_register:inst|decode4to16:inst16|Mux15~5clkctrl {} 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 2.451ns 1.963ns 1.387ns } { 0.000ns 0.832ns 0.438ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "op\[1\] source 7.329 ns - Longest register " "Info: - Longest clock path from clock \"op\[1\]\" to source register is 7.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns op\[1\] 1 CLK PIN_U4 16 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 16; CLK Node = 'op\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[1] } "NODE_NAME" } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 424 -120 48 440 "op\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.450 ns) + CELL(0.438 ns) 3.720 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~17 2 COMB LCCOMB_X33_Y25_N4 1 " "Info: 2: + IC(2.450 ns) + CELL(0.438 ns) = 3.720 ns; Loc. = LCCOMB_X33_Y25_N4; Fanout = 1; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.888 ns" { op[1] 16x16_register:inst|decode4to16:inst16|Mux15~17 } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.000 ns) 5.859 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~17clkctrl 3 COMB CLKCTRL_G15 32 " "Info: 3: + IC(2.139 ns) + CELL(0.000 ns) = 5.859 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~17clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~17 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.150 ns) 7.329 ns 16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q 4 REG LCCOMB_X33_Y19_N14 3 " "Info: 4: + IC(1.320 ns) + CELL(0.150 ns) = 7.329 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 3; REG Node = '16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.420 ns ( 19.38 % ) " "Info: Total cell delay = 1.420 ns ( 19.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.909 ns ( 80.62 % ) " "Info: Total interconnect delay = 5.909 ns ( 80.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.329 ns" { op[1] 16x16_register:inst|decode4to16:inst16|Mux15~17 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.329 ns" { op[1] {} op[1]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~17 {} 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl {} 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q {} } { 0.000ns 0.000ns 2.450ns 2.139ns 1.320ns } { 0.000ns 0.832ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.346 ns" { op[1] 16x16_register:inst|decode4to16:inst16|Mux15~5 16x16_register:inst|decode4to16:inst16|Mux15~5clkctrl 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.346 ns" { op[1] {} op[1]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~5 {} 16x16_register:inst|decode4to16:inst16|Mux15~5clkctrl {} 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 2.451ns 1.963ns 1.387ns } { 0.000ns 0.832ns 0.438ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.329 ns" { op[1] 16x16_register:inst|decode4to16:inst16|Mux15~17 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.329 ns" { op[1] {} op[1]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~17 {} 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl {} 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q {} } { 0.000ns 0.000ns 2.450ns 2.139ns 1.320ns } { 0.000ns 0.832ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.942 ns + " "Info: + Micro setup delay of destination is 0.942 ns" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.079 ns" { 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q 16x16_register:inst|Qa[0]~144 16x16_register:inst|Qa[0]~145 16x16_register:inst|Qa[0]~146 16x16_register:inst|Qa[0]~149 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 mux:inst5|cout[15]~0 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.079 ns" { 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q {} 16x16_register:inst|Qa[0]~144 {} 16x16_register:inst|Qa[0]~145 {} 16x16_register:inst|Qa[0]~146 {} 16x16_register:inst|Qa[0]~149 {} ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1 {} ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 {} mux:inst5|cout[15]~0 {} 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 1.116ns 0.259ns 0.256ns 0.247ns 0.924ns 0.258ns 0.260ns 0.253ns 0.250ns 0.253ns 0.254ns 0.258ns 0.265ns 0.758ns 0.258ns 0.257ns 0.257ns 0.259ns 0.254ns 0.260ns 1.016ns } { 0.000ns 0.150ns 0.150ns 0.275ns 0.150ns 0.271ns 0.419ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.346 ns" { op[1] 16x16_register:inst|decode4to16:inst16|Mux15~5 16x16_register:inst|decode4to16:inst16|Mux15~5clkctrl 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.346 ns" { op[1] {} op[1]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~5 {} 16x16_register:inst|decode4to16:inst16|Mux15~5clkctrl {} 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 2.451ns 1.963ns 1.387ns } { 0.000ns 0.832ns 0.438ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.329 ns" { op[1] 16x16_register:inst|decode4to16:inst16|Mux15~17 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.329 ns" { op[1] {} op[1]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~17 {} 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl {} 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q {} } { 0.000ns 0.000ns 2.450ns 2.139ns 1.320ns } { 0.000ns 0.832ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q Ra\[3\] Rw\[3\] 13.633 ns register " "Info: tsu for register \"16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" (data pin = \"Ra\[3\]\", clock pin = \"Rw\[3\]\") is 13.633 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.764 ns + Longest pin register " "Info: + Longest pin to register delay is 19.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns Ra\[3\] 1 PIN PIN_T7 60 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 60; PIN Node = 'Ra\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ra[3] } "NODE_NAME" } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 288 176 344 304 "Ra\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.063 ns) + CELL(0.437 ns) 8.332 ns 16x16_register:inst\|Qa\[2\]~134 2 COMB LCCOMB_X41_Y21_N24 1 " "Info: 2: + IC(7.063 ns) + CELL(0.437 ns) = 8.332 ns; Loc. = LCCOMB_X41_Y21_N24; Fanout = 1; COMB Node = '16x16_register:inst\|Qa\[2\]~134'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { Ra[3] 16x16_register:inst|Qa[2]~134 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 8.858 ns 16x16_register:inst\|Qa\[2\]~135 3 COMB LCCOMB_X41_Y21_N26 1 " "Info: 3: + IC(0.251 ns) + CELL(0.275 ns) = 8.858 ns; Loc. = LCCOMB_X41_Y21_N26; Fanout = 1; COMB Node = '16x16_register:inst\|Qa\[2\]~135'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { 16x16_register:inst|Qa[2]~134 16x16_register:inst|Qa[2]~135 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.275 ns) 9.891 ns 16x16_register:inst\|Qa\[2\]~136 4 COMB LCCOMB_X41_Y18_N28 1 " "Info: 4: + IC(0.758 ns) + CELL(0.275 ns) = 9.891 ns; Loc. = LCCOMB_X41_Y18_N28; Fanout = 1; COMB Node = '16x16_register:inst\|Qa\[2\]~136'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { 16x16_register:inst|Qa[2]~135 16x16_register:inst|Qa[2]~136 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.150 ns) 10.796 ns 16x16_register:inst\|Qa\[2\]~139 5 COMB LCCOMB_X41_Y14_N28 2 " "Info: 5: + IC(0.755 ns) + CELL(0.150 ns) = 10.796 ns; Loc. = LCCOMB_X41_Y14_N28; Fanout = 2; COMB Node = '16x16_register:inst\|Qa\[2\]~139'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { 16x16_register:inst|Qa[2]~136 16x16_register:inst|Qa[2]~139 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.503 ns) + CELL(0.271 ns) 12.570 ns ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder0\|cout~0 6 COMB LCCOMB_X33_Y19_N6 2 " "Info: 6: + IC(1.503 ns) + CELL(0.271 ns) = 12.570 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { 16x16_register:inst|Qa[2]~139 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 12.973 ns ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder1\|cout~0 7 COMB LCCOMB_X33_Y19_N0 2 " "Info: 7: + IC(0.253 ns) + CELL(0.150 ns) = 12.973 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 13.373 ns ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder0\|cout~0 8 COMB LCCOMB_X33_Y19_N10 2 " "Info: 8: + IC(0.250 ns) + CELL(0.150 ns) = 13.373 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 13.776 ns ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder1\|cout~0 9 COMB LCCOMB_X33_Y19_N12 2 " "Info: 9: + IC(0.253 ns) + CELL(0.150 ns) = 13.776 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 14.180 ns ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder0\|cout~0 10 COMB LCCOMB_X33_Y19_N30 2 " "Info: 10: + IC(0.254 ns) + CELL(0.150 ns) = 14.180 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 14.588 ns ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder1\|cout~0 11 COMB LCCOMB_X33_Y19_N24 2 " "Info: 11: + IC(0.258 ns) + CELL(0.150 ns) = 14.588 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.271 ns) 15.124 ns ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder0\|cout~0 12 COMB LCCOMB_X33_Y19_N18 2 " "Info: 12: + IC(0.265 ns) + CELL(0.271 ns) = 15.124 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.150 ns) 16.032 ns ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder1\|cout~0 13 COMB LCCOMB_X33_Y18_N8 2 " "Info: 13: + IC(0.758 ns) + CELL(0.150 ns) = 16.032 ns; Loc. = LCCOMB_X33_Y18_N8; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.271 ns) 16.561 ns ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder0\|cout~0 14 COMB LCCOMB_X33_Y18_N2 2 " "Info: 14: + IC(0.258 ns) + CELL(0.271 ns) = 16.561 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 16.968 ns ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder1\|cout~0 15 COMB LCCOMB_X33_Y18_N28 2 " "Info: 15: + IC(0.257 ns) + CELL(0.150 ns) = 16.968 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 17.375 ns ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder0\|cout~0 16 COMB LCCOMB_X33_Y18_N30 2 " "Info: 16: + IC(0.257 ns) + CELL(0.150 ns) = 17.375 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 17.784 ns ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder1\|cout~0 17 COMB LCCOMB_X33_Y18_N0 2 " "Info: 17: + IC(0.259 ns) + CELL(0.150 ns) = 17.784 ns; Loc. = LCCOMB_X33_Y18_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 18.188 ns ADDSUB16:inst1\|ADDER2:b_adder7\|BIT_ADDER:b_adder0\|cout~0 18 COMB LCCOMB_X33_Y18_N18 3 " "Info: 18: + IC(0.254 ns) + CELL(0.150 ns) = 18.188 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 3; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder7\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 18.598 ns mux:inst5\|cout\[15\]~0 19 COMB LCCOMB_X33_Y18_N12 16 " "Info: 19: + IC(0.260 ns) + CELL(0.150 ns) = 18.598 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 16; COMB Node = 'mux:inst5\|cout\[15\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 mux:inst5|cout[15]~0 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/mux.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.150 ns) 19.764 ns 16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q 20 REG LCCOMB_X32_Y16_N2 1 " "Info: 20: + IC(1.016 ns) + CELL(0.150 ns) = 19.764 ns; Loc. = LCCOMB_X32_Y16_N2; Fanout = 1; REG Node = '16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { mux:inst5|cout[15]~0 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.582 ns ( 23.18 % ) " "Info: Total cell delay = 4.582 ns ( 23.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.182 ns ( 76.82 % ) " "Info: Total interconnect delay = 15.182 ns ( 76.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.764 ns" { Ra[3] 16x16_register:inst|Qa[2]~134 16x16_register:inst|Qa[2]~135 16x16_register:inst|Qa[2]~136 16x16_register:inst|Qa[2]~139 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 mux:inst5|cout[15]~0 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.764 ns" { Ra[3] {} Ra[3]~combout {} 16x16_register:inst|Qa[2]~134 {} 16x16_register:inst|Qa[2]~135 {} 16x16_register:inst|Qa[2]~136 {} 16x16_register:inst|Qa[2]~139 {} ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 {} mux:inst5|cout[15]~0 {} 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 7.063ns 0.251ns 0.758ns 0.755ns 1.503ns 0.253ns 0.250ns 0.253ns 0.254ns 0.258ns 0.265ns 0.758ns 0.258ns 0.257ns 0.257ns 0.259ns 0.254ns 0.260ns 1.016ns } { 0.000ns 0.832ns 0.437ns 0.275ns 0.275ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.942 ns + " "Info: + Micro setup delay of destination is 0.942 ns" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Rw\[3\] destination 7.073 ns - Shortest register " "Info: - Shortest clock path from clock \"Rw\[3\]\" to destination register is 7.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Rw\[3\] 1 CLK PIN_AD13 76 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 76; CLK Node = 'Rw\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rw[3] } "NODE_NAME" } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 272 176 344 288 "Rw\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(0.150 ns) 2.729 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~4 2 COMB LCCOMB_X34_Y25_N0 1 " "Info: 2: + IC(1.590 ns) + CELL(0.150 ns) = 2.729 ns; Loc. = LCCOMB_X34_Y25_N0; Fanout = 1; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.740 ns" { Rw[3] 16x16_register:inst|decode4to16:inst16|Mux15~4 } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.275 ns) 3.448 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~5 3 COMB LCCOMB_X33_Y25_N2 1 " "Info: 3: + IC(0.444 ns) + CELL(0.275 ns) = 3.448 ns; Loc. = LCCOMB_X33_Y25_N2; Fanout = 1; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.719 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~4 16x16_register:inst|decode4to16:inst16|Mux15~5 } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.963 ns) + CELL(0.000 ns) 5.411 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~5clkctrl 4 COMB CLKCTRL_G13 32 " "Info: 4: + IC(1.963 ns) + CELL(0.000 ns) = 5.411 ns; Loc. = CLKCTRL_G13; Fanout = 32; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.963 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~5 16x16_register:inst|decode4to16:inst16|Mux15~5clkctrl } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.275 ns) 7.073 ns 16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q 5 REG LCCOMB_X32_Y16_N2 1 " "Info: 5: + IC(1.387 ns) + CELL(0.275 ns) = 7.073 ns; Loc. = LCCOMB_X32_Y16_N2; Fanout = 1; REG Node = '16x16_register:inst\|SRAM16:inst8\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~5clkctrl 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 23.88 % ) " "Info: Total cell delay = 1.689 ns ( 23.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.384 ns ( 76.12 % ) " "Info: Total interconnect delay = 5.384 ns ( 76.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.073 ns" { Rw[3] 16x16_register:inst|decode4to16:inst16|Mux15~4 16x16_register:inst|decode4to16:inst16|Mux15~5 16x16_register:inst|decode4to16:inst16|Mux15~5clkctrl 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.073 ns" { Rw[3] {} Rw[3]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~4 {} 16x16_register:inst|decode4to16:inst16|Mux15~5 {} 16x16_register:inst|decode4to16:inst16|Mux15~5clkctrl {} 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 1.590ns 0.444ns 1.963ns 1.387ns } { 0.000ns 0.989ns 0.150ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.764 ns" { Ra[3] 16x16_register:inst|Qa[2]~134 16x16_register:inst|Qa[2]~135 16x16_register:inst|Qa[2]~136 16x16_register:inst|Qa[2]~139 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 mux:inst5|cout[15]~0 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.764 ns" { Ra[3] {} Ra[3]~combout {} 16x16_register:inst|Qa[2]~134 {} 16x16_register:inst|Qa[2]~135 {} 16x16_register:inst|Qa[2]~136 {} 16x16_register:inst|Qa[2]~139 {} ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 {} mux:inst5|cout[15]~0 {} 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 7.063ns 0.251ns 0.758ns 0.755ns 1.503ns 0.253ns 0.250ns 0.253ns 0.254ns 0.258ns 0.265ns 0.758ns 0.258ns 0.257ns 0.257ns 0.259ns 0.254ns 0.260ns 1.016ns } { 0.000ns 0.832ns 0.437ns 0.275ns 0.275ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.073 ns" { Rw[3] 16x16_register:inst|decode4to16:inst16|Mux15~4 16x16_register:inst|decode4to16:inst16|Mux15~5 16x16_register:inst|decode4to16:inst16|Mux15~5clkctrl 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.073 ns" { Rw[3] {} Rw[3]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~4 {} 16x16_register:inst|decode4to16:inst16|Mux15~5 {} 16x16_register:inst|decode4to16:inst16|Mux15~5clkctrl {} 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 1.590ns 0.444ns 1.963ns 1.387ns } { 0.000ns 0.989ns 0.150ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Rw\[0\] overflow 16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q 24.001 ns register " "Info: tco from clock \"Rw\[0\]\" to destination pin \"overflow\" through register \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q\" is 24.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Rw\[0\] source 7.671 ns + Longest register " "Info: + Longest clock path from clock \"Rw\[0\]\" to source register is 7.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Rw\[0\] 1 CLK PIN_P25 76 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 76; CLK Node = 'Rw\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rw[0] } "NODE_NAME" } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 272 176 344 288 "Rw\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.916 ns) + CELL(0.376 ns) 3.291 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~16 2 COMB LCCOMB_X34_Y25_N16 1 " "Info: 2: + IC(1.916 ns) + CELL(0.376 ns) = 3.291 ns; Loc. = LCCOMB_X34_Y25_N16; Fanout = 1; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.292 ns" { Rw[0] 16x16_register:inst|decode4to16:inst16|Mux15~16 } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.275 ns) 4.062 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~17 3 COMB LCCOMB_X33_Y25_N4 1 " "Info: 3: + IC(0.496 ns) + CELL(0.275 ns) = 4.062 ns; Loc. = LCCOMB_X33_Y25_N4; Fanout = 1; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~16 16x16_register:inst|decode4to16:inst16|Mux15~17 } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.000 ns) 6.201 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~17clkctrl 4 COMB CLKCTRL_G15 32 " "Info: 4: + IC(2.139 ns) + CELL(0.000 ns) = 6.201 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~17clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~17 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.150 ns) 7.671 ns 16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q 5 REG LCCOMB_X33_Y19_N14 3 " "Info: 5: + IC(1.320 ns) + CELL(0.150 ns) = 7.671 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 3; REG Node = '16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 23.46 % ) " "Info: Total cell delay = 1.800 ns ( 23.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.871 ns ( 76.54 % ) " "Info: Total interconnect delay = 5.871 ns ( 76.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.671 ns" { Rw[0] 16x16_register:inst|decode4to16:inst16|Mux15~16 16x16_register:inst|decode4to16:inst16|Mux15~17 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.671 ns" { Rw[0] {} Rw[0]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~16 {} 16x16_register:inst|decode4to16:inst16|Mux15~17 {} 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl {} 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q {} } { 0.000ns 0.000ns 1.916ns 0.496ns 2.139ns 1.320ns } { 0.000ns 0.999ns 0.376ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.330 ns + Longest register pin " "Info: + Longest register to pin delay is 16.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q 1 REG LCCOMB_X33_Y19_N14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 3; REG Node = '16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.150 ns) 1.266 ns 16x16_register:inst\|Qa\[0\]~144 2 COMB LCCOMB_X32_Y23_N28 1 " "Info: 2: + IC(1.116 ns) + CELL(0.150 ns) = 1.266 ns; Loc. = LCCOMB_X32_Y23_N28; Fanout = 1; COMB Node = '16x16_register:inst\|Qa\[0\]~144'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q 16x16_register:inst|Qa[0]~144 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 1.675 ns 16x16_register:inst\|Qa\[0\]~145 3 COMB LCCOMB_X32_Y23_N14 1 " "Info: 3: + IC(0.259 ns) + CELL(0.150 ns) = 1.675 ns; Loc. = LCCOMB_X32_Y23_N14; Fanout = 1; COMB Node = '16x16_register:inst\|Qa\[0\]~145'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { 16x16_register:inst|Qa[0]~144 16x16_register:inst|Qa[0]~145 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 2.206 ns 16x16_register:inst\|Qa\[0\]~146 4 COMB LCCOMB_X32_Y23_N0 1 " "Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 2.206 ns; Loc. = LCCOMB_X32_Y23_N0; Fanout = 1; COMB Node = '16x16_register:inst\|Qa\[0\]~146'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { 16x16_register:inst|Qa[0]~145 16x16_register:inst|Qa[0]~146 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 2.603 ns 16x16_register:inst\|Qa\[0\]~149 5 COMB LCCOMB_X32_Y23_N6 2 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 2.603 ns; Loc. = LCCOMB_X32_Y23_N6; Fanout = 2; COMB Node = '16x16_register:inst\|Qa\[0\]~149'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { 16x16_register:inst|Qa[0]~146 16x16_register:inst|Qa[0]~149 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.271 ns) 3.798 ns ADDSUB16:inst1\|ADDER2:b_adder0\|BIT_ADDER:b_adder0\|cout~1 6 COMB LCCOMB_X33_Y19_N26 2 " "Info: 6: + IC(0.924 ns) + CELL(0.271 ns) = 3.798 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder0\|BIT_ADDER:b_adder0\|cout~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { 16x16_register:inst|Qa[0]~149 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.419 ns) 4.475 ns ADDSUB16:inst1\|ADDER2:b_adder0\|BIT_ADDER:b_adder1\|cout~0 7 COMB LCCOMB_X33_Y19_N28 2 " "Info: 7: + IC(0.258 ns) + CELL(0.419 ns) = 4.475 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder0\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 4.885 ns ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder0\|cout~0 8 COMB LCCOMB_X33_Y19_N6 2 " "Info: 8: + IC(0.260 ns) + CELL(0.150 ns) = 4.885 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 5.288 ns ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder1\|cout~0 9 COMB LCCOMB_X33_Y19_N0 2 " "Info: 9: + IC(0.253 ns) + CELL(0.150 ns) = 5.288 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 5.688 ns ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder0\|cout~0 10 COMB LCCOMB_X33_Y19_N10 2 " "Info: 10: + IC(0.250 ns) + CELL(0.150 ns) = 5.688 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 6.091 ns ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder1\|cout~0 11 COMB LCCOMB_X33_Y19_N12 2 " "Info: 11: + IC(0.253 ns) + CELL(0.150 ns) = 6.091 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 6.495 ns ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder0\|cout~0 12 COMB LCCOMB_X33_Y19_N30 2 " "Info: 12: + IC(0.254 ns) + CELL(0.150 ns) = 6.495 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 6.903 ns ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder1\|cout~0 13 COMB LCCOMB_X33_Y19_N24 2 " "Info: 13: + IC(0.258 ns) + CELL(0.150 ns) = 6.903 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.271 ns) 7.439 ns ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder0\|cout~0 14 COMB LCCOMB_X33_Y19_N18 2 " "Info: 14: + IC(0.265 ns) + CELL(0.271 ns) = 7.439 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.150 ns) 8.347 ns ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder1\|cout~0 15 COMB LCCOMB_X33_Y18_N8 2 " "Info: 15: + IC(0.758 ns) + CELL(0.150 ns) = 8.347 ns; Loc. = LCCOMB_X33_Y18_N8; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.271 ns) 8.876 ns ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder0\|cout~0 16 COMB LCCOMB_X33_Y18_N2 2 " "Info: 16: + IC(0.258 ns) + CELL(0.271 ns) = 8.876 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 9.283 ns ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder1\|cout~0 17 COMB LCCOMB_X33_Y18_N28 2 " "Info: 17: + IC(0.257 ns) + CELL(0.150 ns) = 9.283 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 9.690 ns ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder0\|cout~0 18 COMB LCCOMB_X33_Y18_N30 2 " "Info: 18: + IC(0.257 ns) + CELL(0.150 ns) = 9.690 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 10.099 ns ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder1\|cout~0 19 COMB LCCOMB_X33_Y18_N0 2 " "Info: 19: + IC(0.259 ns) + CELL(0.150 ns) = 10.099 ns; Loc. = LCCOMB_X33_Y18_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 10.503 ns ADDSUB16:inst1\|ADDER2:b_adder7\|BIT_ADDER:b_adder0\|cout~0 20 COMB LCCOMB_X33_Y18_N18 3 " "Info: 20: + IC(0.254 ns) + CELL(0.150 ns) = 10.503 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 3; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder7\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.416 ns) 11.723 ns ADDSUB16:inst1\|overflow 21 COMB LCCOMB_X33_Y14_N22 1 " "Info: 21: + IC(0.804 ns) + CELL(0.416 ns) = 11.723 ns; Loc. = LCCOMB_X33_Y14_N22; Fanout = 1; COMB Node = 'ADDSUB16:inst1\|overflow'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|overflow } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/addsub16.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.809 ns) + CELL(2.798 ns) 16.330 ns overflow 22 PIN PIN_AD12 0 " "Info: 22: + IC(1.809 ns) + CELL(2.798 ns) = 16.330 ns; Loc. = PIN_AD12; Fanout = 0; PIN Node = 'overflow'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.607 ns" { ADDSUB16:inst1|overflow overflow } "NODE_NAME" } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 304 720 896 320 "overflow" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.821 ns ( 41.77 % ) " "Info: Total cell delay = 6.821 ns ( 41.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.509 ns ( 58.23 % ) " "Info: Total interconnect delay = 9.509 ns ( 58.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.330 ns" { 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q 16x16_register:inst|Qa[0]~144 16x16_register:inst|Qa[0]~145 16x16_register:inst|Qa[0]~146 16x16_register:inst|Qa[0]~149 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|overflow overflow } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.330 ns" { 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q {} 16x16_register:inst|Qa[0]~144 {} 16x16_register:inst|Qa[0]~145 {} 16x16_register:inst|Qa[0]~146 {} 16x16_register:inst|Qa[0]~149 {} ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1 {} ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|overflow {} overflow {} } { 0.000ns 1.116ns 0.259ns 0.256ns 0.247ns 0.924ns 0.258ns 0.260ns 0.253ns 0.250ns 0.253ns 0.254ns 0.258ns 0.265ns 0.758ns 0.258ns 0.257ns 0.257ns 0.259ns 0.254ns 0.804ns 1.809ns } { 0.000ns 0.150ns 0.150ns 0.275ns 0.150ns 0.271ns 0.419ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.416ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.671 ns" { Rw[0] 16x16_register:inst|decode4to16:inst16|Mux15~16 16x16_register:inst|decode4to16:inst16|Mux15~17 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.671 ns" { Rw[0] {} Rw[0]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~16 {} 16x16_register:inst|decode4to16:inst16|Mux15~17 {} 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl {} 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q {} } { 0.000ns 0.000ns 1.916ns 0.496ns 2.139ns 1.320ns } { 0.000ns 0.999ns 0.376ns 0.275ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.330 ns" { 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q 16x16_register:inst|Qa[0]~144 16x16_register:inst|Qa[0]~145 16x16_register:inst|Qa[0]~146 16x16_register:inst|Qa[0]~149 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|overflow overflow } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.330 ns" { 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q {} 16x16_register:inst|Qa[0]~144 {} 16x16_register:inst|Qa[0]~145 {} 16x16_register:inst|Qa[0]~146 {} 16x16_register:inst|Qa[0]~149 {} ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1 {} ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|overflow {} overflow {} } { 0.000ns 1.116ns 0.259ns 0.256ns 0.247ns 0.924ns 0.258ns 0.260ns 0.253ns 0.250ns 0.253ns 0.254ns 0.258ns 0.265ns 0.758ns 0.258ns 0.257ns 0.257ns 0.259ns 0.254ns 0.804ns 1.809ns } { 0.000ns 0.150ns 0.150ns 0.275ns 0.150ns 0.271ns 0.419ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.416ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Ra\[3\] overflow 24.015 ns Longest " "Info: Longest tpd from source pin \"Ra\[3\]\" to destination pin \"overflow\" is 24.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns Ra\[3\] 1 PIN PIN_T7 60 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 60; PIN Node = 'Ra\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ra[3] } "NODE_NAME" } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 288 176 344 304 "Ra\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.063 ns) + CELL(0.437 ns) 8.332 ns 16x16_register:inst\|Qa\[2\]~134 2 COMB LCCOMB_X41_Y21_N24 1 " "Info: 2: + IC(7.063 ns) + CELL(0.437 ns) = 8.332 ns; Loc. = LCCOMB_X41_Y21_N24; Fanout = 1; COMB Node = '16x16_register:inst\|Qa\[2\]~134'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { Ra[3] 16x16_register:inst|Qa[2]~134 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 8.858 ns 16x16_register:inst\|Qa\[2\]~135 3 COMB LCCOMB_X41_Y21_N26 1 " "Info: 3: + IC(0.251 ns) + CELL(0.275 ns) = 8.858 ns; Loc. = LCCOMB_X41_Y21_N26; Fanout = 1; COMB Node = '16x16_register:inst\|Qa\[2\]~135'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { 16x16_register:inst|Qa[2]~134 16x16_register:inst|Qa[2]~135 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.275 ns) 9.891 ns 16x16_register:inst\|Qa\[2\]~136 4 COMB LCCOMB_X41_Y18_N28 1 " "Info: 4: + IC(0.758 ns) + CELL(0.275 ns) = 9.891 ns; Loc. = LCCOMB_X41_Y18_N28; Fanout = 1; COMB Node = '16x16_register:inst\|Qa\[2\]~136'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { 16x16_register:inst|Qa[2]~135 16x16_register:inst|Qa[2]~136 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.150 ns) 10.796 ns 16x16_register:inst\|Qa\[2\]~139 5 COMB LCCOMB_X41_Y14_N28 2 " "Info: 5: + IC(0.755 ns) + CELL(0.150 ns) = 10.796 ns; Loc. = LCCOMB_X41_Y14_N28; Fanout = 2; COMB Node = '16x16_register:inst\|Qa\[2\]~139'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { 16x16_register:inst|Qa[2]~136 16x16_register:inst|Qa[2]~139 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.503 ns) + CELL(0.271 ns) 12.570 ns ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder0\|cout~0 6 COMB LCCOMB_X33_Y19_N6 2 " "Info: 6: + IC(1.503 ns) + CELL(0.271 ns) = 12.570 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { 16x16_register:inst|Qa[2]~139 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 12.973 ns ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder1\|cout~0 7 COMB LCCOMB_X33_Y19_N0 2 " "Info: 7: + IC(0.253 ns) + CELL(0.150 ns) = 12.973 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 13.373 ns ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder0\|cout~0 8 COMB LCCOMB_X33_Y19_N10 2 " "Info: 8: + IC(0.250 ns) + CELL(0.150 ns) = 13.373 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 13.776 ns ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder1\|cout~0 9 COMB LCCOMB_X33_Y19_N12 2 " "Info: 9: + IC(0.253 ns) + CELL(0.150 ns) = 13.776 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 14.180 ns ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder0\|cout~0 10 COMB LCCOMB_X33_Y19_N30 2 " "Info: 10: + IC(0.254 ns) + CELL(0.150 ns) = 14.180 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 14.588 ns ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder1\|cout~0 11 COMB LCCOMB_X33_Y19_N24 2 " "Info: 11: + IC(0.258 ns) + CELL(0.150 ns) = 14.588 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.271 ns) 15.124 ns ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder0\|cout~0 12 COMB LCCOMB_X33_Y19_N18 2 " "Info: 12: + IC(0.265 ns) + CELL(0.271 ns) = 15.124 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.150 ns) 16.032 ns ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder1\|cout~0 13 COMB LCCOMB_X33_Y18_N8 2 " "Info: 13: + IC(0.758 ns) + CELL(0.150 ns) = 16.032 ns; Loc. = LCCOMB_X33_Y18_N8; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.271 ns) 16.561 ns ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder0\|cout~0 14 COMB LCCOMB_X33_Y18_N2 2 " "Info: 14: + IC(0.258 ns) + CELL(0.271 ns) = 16.561 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 16.968 ns ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder1\|cout~0 15 COMB LCCOMB_X33_Y18_N28 2 " "Info: 15: + IC(0.257 ns) + CELL(0.150 ns) = 16.968 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 17.375 ns ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder0\|cout~0 16 COMB LCCOMB_X33_Y18_N30 2 " "Info: 16: + IC(0.257 ns) + CELL(0.150 ns) = 17.375 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 17.784 ns ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder1\|cout~0 17 COMB LCCOMB_X33_Y18_N0 2 " "Info: 17: + IC(0.259 ns) + CELL(0.150 ns) = 17.784 ns; Loc. = LCCOMB_X33_Y18_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 18.188 ns ADDSUB16:inst1\|ADDER2:b_adder7\|BIT_ADDER:b_adder0\|cout~0 18 COMB LCCOMB_X33_Y18_N18 3 " "Info: 18: + IC(0.254 ns) + CELL(0.150 ns) = 18.188 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 3; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder7\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.416 ns) 19.408 ns ADDSUB16:inst1\|overflow 19 COMB LCCOMB_X33_Y14_N22 1 " "Info: 19: + IC(0.804 ns) + CELL(0.416 ns) = 19.408 ns; Loc. = LCCOMB_X33_Y14_N22; Fanout = 1; COMB Node = 'ADDSUB16:inst1\|overflow'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|overflow } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/addsub16.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.809 ns) + CELL(2.798 ns) 24.015 ns overflow 20 PIN PIN_AD12 0 " "Info: 20: + IC(1.809 ns) + CELL(2.798 ns) = 24.015 ns; Loc. = PIN_AD12; Fanout = 0; PIN Node = 'overflow'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.607 ns" { ADDSUB16:inst1|overflow overflow } "NODE_NAME" } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 304 720 896 320 "overflow" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.496 ns ( 31.21 % ) " "Info: Total cell delay = 7.496 ns ( 31.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.519 ns ( 68.79 % ) " "Info: Total interconnect delay = 16.519 ns ( 68.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.015 ns" { Ra[3] 16x16_register:inst|Qa[2]~134 16x16_register:inst|Qa[2]~135 16x16_register:inst|Qa[2]~136 16x16_register:inst|Qa[2]~139 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|overflow overflow } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "24.015 ns" { Ra[3] {} Ra[3]~combout {} 16x16_register:inst|Qa[2]~134 {} 16x16_register:inst|Qa[2]~135 {} 16x16_register:inst|Qa[2]~136 {} 16x16_register:inst|Qa[2]~139 {} ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 {} ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 {} ADDSUB16:inst1|overflow {} overflow {} } { 0.000ns 0.000ns 7.063ns 0.251ns 0.758ns 0.755ns 1.503ns 0.253ns 0.250ns 0.253ns 0.254ns 0.258ns 0.265ns 0.758ns 0.258ns 0.257ns 0.257ns 0.259ns 0.254ns 0.804ns 1.809ns } { 0.000ns 0.832ns 0.437ns 0.275ns 0.275ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.416ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q a\[1\] Rw\[0\] 4.458 ns register " "Info: th for register \"16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q\" (data pin = \"a\[1\]\", clock pin = \"Rw\[0\]\") is 4.458 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Rw\[0\] destination 7.807 ns + Longest register " "Info: + Longest clock path from clock \"Rw\[0\]\" to destination register is 7.807 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Rw\[0\] 1 CLK PIN_P25 76 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 76; CLK Node = 'Rw\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rw[0] } "NODE_NAME" } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 272 176 344 288 "Rw\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.916 ns) + CELL(0.376 ns) 3.291 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~16 2 COMB LCCOMB_X34_Y25_N16 1 " "Info: 2: + IC(1.916 ns) + CELL(0.376 ns) = 3.291 ns; Loc. = LCCOMB_X34_Y25_N16; Fanout = 1; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.292 ns" { Rw[0] 16x16_register:inst|decode4to16:inst16|Mux15~16 } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.275 ns) 4.062 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~17 3 COMB LCCOMB_X33_Y25_N4 1 " "Info: 3: + IC(0.496 ns) + CELL(0.275 ns) = 4.062 ns; Loc. = LCCOMB_X33_Y25_N4; Fanout = 1; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~16 16x16_register:inst|decode4to16:inst16|Mux15~17 } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.000 ns) 6.201 ns 16x16_register:inst\|decode4to16:inst16\|Mux15~17clkctrl 4 COMB CLKCTRL_G15 32 " "Info: 4: + IC(2.139 ns) + CELL(0.000 ns) = 6.201 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = '16x16_register:inst\|decode4to16:inst16\|Mux15~17clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~17 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl } "NODE_NAME" } } { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.335 ns) + CELL(0.271 ns) 7.807 ns 16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q 5 REG LCCOMB_X41_Y19_N0 1 " "Info: 5: + IC(1.335 ns) + CELL(0.271 ns) = 7.807 ns; Loc. = LCCOMB_X41_Y19_N0; Fanout = 1; REG Node = '16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.921 ns ( 24.61 % ) " "Info: Total cell delay = 1.921 ns ( 24.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.886 ns ( 75.39 % ) " "Info: Total interconnect delay = 5.886 ns ( 75.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.807 ns" { Rw[0] 16x16_register:inst|decode4to16:inst16|Mux15~16 16x16_register:inst|decode4to16:inst16|Mux15~17 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.807 ns" { Rw[0] {} Rw[0]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~16 {} 16x16_register:inst|decode4to16:inst16|Mux15~17 {} 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl {} 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 1.916ns 0.496ns 2.139ns 1.335ns } { 0.000ns 0.999ns 0.376ns 0.275ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.349 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns a\[1\] 1 PIN PIN_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 1; PIN Node = 'a\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/Single_Cycle_CPU.bdf" { { 176 -136 32 192 "a\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.438 ns) 2.454 ns mux:inst5\|cout\[1\]~15 2 COMB LCCOMB_X42_Y19_N4 16 " "Info: 2: + IC(1.017 ns) + CELL(0.438 ns) = 2.454 ns; Loc. = LCCOMB_X42_Y19_N4; Fanout = 16; COMB Node = 'mux:inst5\|cout\[1\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { a[1] mux:inst5|cout[1]~15 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/mux.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.438 ns) 3.349 ns 16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q 3 REG LCCOMB_X41_Y19_N0 1 " "Info: 3: + IC(0.457 ns) + CELL(0.438 ns) = 3.349 ns; Loc. = LCCOMB_X41_Y19_N0; Fanout = 1; REG Node = '16x16_register:inst\|SRAM16:inst2\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.895 ns" { mux:inst5|cout[1]~15 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.875 ns ( 55.99 % ) " "Info: Total cell delay = 1.875 ns ( 55.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.474 ns ( 44.01 % ) " "Info: Total interconnect delay = 1.474 ns ( 44.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.349 ns" { a[1] mux:inst5|cout[1]~15 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.349 ns" { a[1] {} a[1]~combout {} mux:inst5|cout[1]~15 {} 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 1.017ns 0.457ns } { 0.000ns 0.999ns 0.438ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.807 ns" { Rw[0] 16x16_register:inst|decode4to16:inst16|Mux15~16 16x16_register:inst|decode4to16:inst16|Mux15~17 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.807 ns" { Rw[0] {} Rw[0]~combout {} 16x16_register:inst|decode4to16:inst16|Mux15~16 {} 16x16_register:inst|decode4to16:inst16|Mux15~17 {} 16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl {} 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 1.916ns 0.496ns 2.139ns 1.335ns } { 0.000ns 0.999ns 0.376ns 0.275ns 0.000ns 0.271ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.349 ns" { a[1] mux:inst5|cout[1]~15 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.349 ns" { a[1] {} a[1]~combout {} mux:inst5|cout[1]~15 {} 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q {} } { 0.000ns 0.000ns 1.017ns 0.457ns } { 0.000ns 0.999ns 0.438ns 0.438ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 515 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 515 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 17 16:06:48 2015 " "Info: Processing ended: Fri Apr 17 16:06:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 574 s " "Info: Quartus II Full Compilation was successful. 0 errors, 574 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
