Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto ebdcaf876f35484eae7d83e5b641519c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_6_tb_behav xil_defaultlib.counter_6_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/mr-robot/Documents/arch/module02/source-code/v/counter_6.v" Line 6. Module counter_6 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mr-robot/Documents/arch/module02/source-code/v/counter_6.v" Line 6. Module counter_6 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_6
Compiling module xil_defaultlib.counter_6_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_6_tb_behav
