-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity reversi_accel_xfThinning_1024_1024_0_1_1_60u_483_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    accumulator_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator_ce0 : OUT STD_LOGIC;
    accumulator_we0 : OUT STD_LOGIC;
    accumulator_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator1_ce0 : OUT STD_LOGIC;
    accumulator1_we0 : OUT STD_LOGIC;
    accumulator1_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator1_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator2_ce0 : OUT STD_LOGIC;
    accumulator2_we0 : OUT STD_LOGIC;
    accumulator2_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator2_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator3_ce0 : OUT STD_LOGIC;
    accumulator3_we0 : OUT STD_LOGIC;
    accumulator3_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator3_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator4_ce0 : OUT STD_LOGIC;
    accumulator4_we0 : OUT STD_LOGIC;
    accumulator4_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator4_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator5_ce0 : OUT STD_LOGIC;
    accumulator5_we0 : OUT STD_LOGIC;
    accumulator5_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator5_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator6_ce0 : OUT STD_LOGIC;
    accumulator6_we0 : OUT STD_LOGIC;
    accumulator6_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator6_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator7_ce0 : OUT STD_LOGIC;
    accumulator7_we0 : OUT STD_LOGIC;
    accumulator7_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator7_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator8_ce0 : OUT STD_LOGIC;
    accumulator8_we0 : OUT STD_LOGIC;
    accumulator8_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator8_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator9_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator9_ce0 : OUT STD_LOGIC;
    accumulator9_we0 : OUT STD_LOGIC;
    accumulator9_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator9_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator10_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator10_ce0 : OUT STD_LOGIC;
    accumulator10_we0 : OUT STD_LOGIC;
    accumulator10_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator10_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator11_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator11_ce0 : OUT STD_LOGIC;
    accumulator11_we0 : OUT STD_LOGIC;
    accumulator11_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator11_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator12_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator12_ce0 : OUT STD_LOGIC;
    accumulator12_we0 : OUT STD_LOGIC;
    accumulator12_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator12_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator13_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator13_ce0 : OUT STD_LOGIC;
    accumulator13_we0 : OUT STD_LOGIC;
    accumulator13_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator13_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator14_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator14_ce0 : OUT STD_LOGIC;
    accumulator14_we0 : OUT STD_LOGIC;
    accumulator14_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator14_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator15_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator15_ce0 : OUT STD_LOGIC;
    accumulator15_we0 : OUT STD_LOGIC;
    accumulator15_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator15_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator16_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator16_ce0 : OUT STD_LOGIC;
    accumulator16_we0 : OUT STD_LOGIC;
    accumulator16_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator16_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator17_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator17_ce0 : OUT STD_LOGIC;
    accumulator17_we0 : OUT STD_LOGIC;
    accumulator17_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator17_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator18_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator18_ce0 : OUT STD_LOGIC;
    accumulator18_we0 : OUT STD_LOGIC;
    accumulator18_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator18_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator19_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator19_ce0 : OUT STD_LOGIC;
    accumulator19_we0 : OUT STD_LOGIC;
    accumulator19_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator19_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator20_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator20_ce0 : OUT STD_LOGIC;
    accumulator20_we0 : OUT STD_LOGIC;
    accumulator20_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator20_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator21_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator21_ce0 : OUT STD_LOGIC;
    accumulator21_we0 : OUT STD_LOGIC;
    accumulator21_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator21_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator22_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator22_ce0 : OUT STD_LOGIC;
    accumulator22_we0 : OUT STD_LOGIC;
    accumulator22_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator22_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator23_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator23_ce0 : OUT STD_LOGIC;
    accumulator23_we0 : OUT STD_LOGIC;
    accumulator23_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator23_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator24_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator24_ce0 : OUT STD_LOGIC;
    accumulator24_we0 : OUT STD_LOGIC;
    accumulator24_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator24_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator25_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator25_ce0 : OUT STD_LOGIC;
    accumulator25_we0 : OUT STD_LOGIC;
    accumulator25_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator25_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator26_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator26_ce0 : OUT STD_LOGIC;
    accumulator26_we0 : OUT STD_LOGIC;
    accumulator26_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator26_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator27_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator27_ce0 : OUT STD_LOGIC;
    accumulator27_we0 : OUT STD_LOGIC;
    accumulator27_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator27_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator28_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator28_ce0 : OUT STD_LOGIC;
    accumulator28_we0 : OUT STD_LOGIC;
    accumulator28_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator28_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator29_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator29_ce0 : OUT STD_LOGIC;
    accumulator29_we0 : OUT STD_LOGIC;
    accumulator29_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator29_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator30_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator30_ce0 : OUT STD_LOGIC;
    accumulator30_we0 : OUT STD_LOGIC;
    accumulator30_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator30_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator31_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator31_ce0 : OUT STD_LOGIC;
    accumulator31_we0 : OUT STD_LOGIC;
    accumulator31_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator31_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator32_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator32_ce0 : OUT STD_LOGIC;
    accumulator32_we0 : OUT STD_LOGIC;
    accumulator32_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator32_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator33_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator33_ce0 : OUT STD_LOGIC;
    accumulator33_we0 : OUT STD_LOGIC;
    accumulator33_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator33_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator34_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator34_ce0 : OUT STD_LOGIC;
    accumulator34_we0 : OUT STD_LOGIC;
    accumulator34_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator34_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator35_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator35_ce0 : OUT STD_LOGIC;
    accumulator35_we0 : OUT STD_LOGIC;
    accumulator35_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator35_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator36_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator36_ce0 : OUT STD_LOGIC;
    accumulator36_we0 : OUT STD_LOGIC;
    accumulator36_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator36_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator37_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator37_ce0 : OUT STD_LOGIC;
    accumulator37_we0 : OUT STD_LOGIC;
    accumulator37_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator37_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator38_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator38_ce0 : OUT STD_LOGIC;
    accumulator38_we0 : OUT STD_LOGIC;
    accumulator38_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator38_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator39_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator39_ce0 : OUT STD_LOGIC;
    accumulator39_we0 : OUT STD_LOGIC;
    accumulator39_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator39_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator40_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator40_ce0 : OUT STD_LOGIC;
    accumulator40_we0 : OUT STD_LOGIC;
    accumulator40_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator40_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator41_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator41_ce0 : OUT STD_LOGIC;
    accumulator41_we0 : OUT STD_LOGIC;
    accumulator41_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator41_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator42_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator42_ce0 : OUT STD_LOGIC;
    accumulator42_we0 : OUT STD_LOGIC;
    accumulator42_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator42_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator43_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator43_ce0 : OUT STD_LOGIC;
    accumulator43_we0 : OUT STD_LOGIC;
    accumulator43_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator43_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator44_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator44_ce0 : OUT STD_LOGIC;
    accumulator44_we0 : OUT STD_LOGIC;
    accumulator44_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator44_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator45_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator45_ce0 : OUT STD_LOGIC;
    accumulator45_we0 : OUT STD_LOGIC;
    accumulator45_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator45_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator46_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator46_ce0 : OUT STD_LOGIC;
    accumulator46_we0 : OUT STD_LOGIC;
    accumulator46_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator46_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator47_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator47_ce0 : OUT STD_LOGIC;
    accumulator47_we0 : OUT STD_LOGIC;
    accumulator47_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator47_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator48_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator48_ce0 : OUT STD_LOGIC;
    accumulator48_we0 : OUT STD_LOGIC;
    accumulator48_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator48_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator49_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator49_ce0 : OUT STD_LOGIC;
    accumulator49_we0 : OUT STD_LOGIC;
    accumulator49_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator49_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator50_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator50_ce0 : OUT STD_LOGIC;
    accumulator50_we0 : OUT STD_LOGIC;
    accumulator50_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator50_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator51_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator51_ce0 : OUT STD_LOGIC;
    accumulator51_we0 : OUT STD_LOGIC;
    accumulator51_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator51_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator52_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator52_ce0 : OUT STD_LOGIC;
    accumulator52_we0 : OUT STD_LOGIC;
    accumulator52_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator52_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator53_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator53_ce0 : OUT STD_LOGIC;
    accumulator53_we0 : OUT STD_LOGIC;
    accumulator53_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator53_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator54_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator54_ce0 : OUT STD_LOGIC;
    accumulator54_we0 : OUT STD_LOGIC;
    accumulator54_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator54_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator55_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator55_ce0 : OUT STD_LOGIC;
    accumulator55_we0 : OUT STD_LOGIC;
    accumulator55_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator55_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator56_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator56_ce0 : OUT STD_LOGIC;
    accumulator56_we0 : OUT STD_LOGIC;
    accumulator56_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator56_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator57_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator57_ce0 : OUT STD_LOGIC;
    accumulator57_we0 : OUT STD_LOGIC;
    accumulator57_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator57_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator58_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator58_ce0 : OUT STD_LOGIC;
    accumulator58_we0 : OUT STD_LOGIC;
    accumulator58_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator58_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
    accumulator59_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    accumulator59_ce0 : OUT STD_LOGIC;
    accumulator59_we0 : OUT STD_LOGIC;
    accumulator59_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    accumulator59_q0 : IN STD_LOGIC_VECTOR (11 downto 0) );
end;


architecture behav of reversi_accel_xfThinning_1024_1024_0_1_1_60u_483_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv9_1E4 : STD_LOGIC_VECTOR (8 downto 0) := "111100100";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv9_1FE : STD_LOGIC_VECTOR (8 downto 0) := "111111110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal r_V_4_fu_4084_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_4_reg_7615 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln1057_fu_4078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal vote_at_rho_theta_V_1_reg_8280 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal vote_at_rho_theta_V_2_reg_8286 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_3_reg_8292 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_4_reg_8298 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_5_reg_8304 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_6_reg_8310 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_7_reg_8316 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_8_reg_8322 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_9_reg_8328 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_10_reg_8334 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_11_reg_8340 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_12_reg_8346 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_13_reg_8352 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_14_reg_8358 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_15_reg_8364 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_16_reg_8370 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_17_reg_8376 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_18_reg_8382 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_19_reg_8388 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_20_reg_8394 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_21_reg_8400 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_22_reg_8406 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_23_reg_8412 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_24_reg_8418 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_25_reg_8424 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_26_reg_8430 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_27_reg_8436 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_28_reg_8442 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_29_reg_8448 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_30_reg_8454 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_31_reg_8460 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_32_reg_8466 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_33_reg_8472 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_34_reg_8478 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_35_reg_8484 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_36_reg_8490 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_37_reg_8496 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_38_reg_8502 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_39_reg_8508 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_40_reg_8514 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_41_reg_8520 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_42_reg_8526 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_43_reg_8532 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_44_reg_8538 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_45_reg_8544 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_46_reg_8550 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_47_reg_8556 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_48_reg_8562 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_49_reg_8568 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_50_reg_8574 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_51_reg_8580 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_52_reg_8586 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_53_reg_8592 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_54_reg_8598 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_55_reg_8604 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_56_reg_8610 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_57_reg_8616 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_58_reg_8622 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_59_reg_8628 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_V_60_reg_8634 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal phitmp_fu_5864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30615_fu_5876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30616_fu_5888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30617_fu_5900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30618_fu_5912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30619_fu_5924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30620_fu_5936_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30621_fu_5948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30622_fu_5960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30623_fu_5972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30624_fu_5984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30625_fu_5996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30626_fu_6008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30627_fu_6020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30628_fu_6032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30629_fu_6044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30630_fu_6056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30631_fu_6068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30632_fu_6080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30633_fu_6092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30634_fu_6104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30635_fu_6116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30636_fu_6128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30637_fu_6140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30638_fu_6152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30639_fu_6164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30640_fu_6176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30641_fu_6188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30642_fu_6200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30643_fu_6212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30644_fu_6224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30645_fu_6236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30646_fu_6248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30647_fu_6260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30648_fu_6272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30649_fu_6284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30650_fu_6296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30651_fu_6308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30652_fu_6320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30653_fu_6332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30654_fu_6344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30655_fu_6356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30656_fu_6368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30657_fu_6380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30658_fu_6392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30659_fu_6404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30660_fu_6416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30661_fu_6428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30662_fu_6440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30663_fu_6452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30664_fu_6464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30665_fu_6476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30666_fu_6488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30667_fu_6500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30668_fu_6512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30669_fu_6524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30670_fu_6536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30671_fu_6548_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30672_fu_6560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp30673_fu_6572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_start : STD_LOGIC;
    signal grp_thinningCompare_60_s_fu_3406_ap_done : STD_LOGIC;
    signal grp_thinningCompare_60_s_fu_3406_ap_idle : STD_LOGIC;
    signal grp_thinningCompare_60_s_fu_3406_ap_ready : STD_LOGIC;
    signal grp_thinningCompare_60_s_fu_3406_ap_return_0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_4 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_5 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_6 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_7 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_8 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_9 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_10 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_11 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_12 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_13 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_14 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_15 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_16 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_17 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_18 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_19 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_20 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_21 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_22 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_23 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_24 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_25 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_26 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_27 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_28 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_29 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_30 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_31 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_32 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_33 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_34 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_35 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_36 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_37 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_38 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_39 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_40 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_41 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_42 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_43 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_44 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_45 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_46 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_47 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_48 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_49 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_50 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_51 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_52 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_53 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_54 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_55 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_56 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_57 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_58 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_59 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_60 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_61 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_62 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_63 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_64 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_65 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_66 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_67 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_68 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_69 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_70 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_71 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_72 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_73 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_74 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_75 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_76 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_77 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_78 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_79 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_80 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_81 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_82 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_83 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_84 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_85 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_86 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_87 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_88 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_89 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_90 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_91 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_92 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_93 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_94 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_95 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_96 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_97 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_99 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_100 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_101 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_102 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_103 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_105 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_106 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_107 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_108 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_109 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_110 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_111 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_112 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_113 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_114 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_115 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_116 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_118 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_return_119 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_reg_1966 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_1_reg_1978 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_2_reg_1990 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_3_reg_2002 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_4_reg_2014 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_5_reg_2026 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_6_reg_2038 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_7_reg_2050 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_8_reg_2062 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_9_reg_2074 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_10_reg_2086 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_11_reg_2098 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_12_reg_2110 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_13_reg_2122 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_14_reg_2134 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_15_reg_2146 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_16_reg_2158 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_17_reg_2170 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_18_reg_2182 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_19_reg_2194 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_20_reg_2206 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_21_reg_2218 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_22_reg_2230 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_23_reg_2242 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_24_reg_2254 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_25_reg_2266 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_26_reg_2278 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_27_reg_2290 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_28_reg_2302 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_29_reg_2314 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_30_reg_2326 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_31_reg_2338 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_32_reg_2350 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_33_reg_2362 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_34_reg_2374 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_35_reg_2386 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_36_reg_2398 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_37_reg_2410 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_38_reg_2422 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_39_reg_2434 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_40_reg_2446 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_41_reg_2458 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_42_reg_2470 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_43_reg_2482 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_44_reg_2494 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_45_reg_2506 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_46_reg_2518 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_47_reg_2530 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_48_reg_2542 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_49_reg_2554 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_50_reg_2566 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_51_reg_2578 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_52_reg_2590 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_53_reg_2602 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_54_reg_2614 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_55_reg_2626 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_56_reg_2638 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_57_reg_2650 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_58_reg_2662 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln487_59_reg_2674 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_60_0_reg_2686 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_59_0_reg_2698 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_58_0_reg_2710 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_57_0_reg_2722 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_56_0_reg_2734 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_55_0_reg_2746 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_54_0_reg_2758 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_53_0_reg_2770 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_52_0_reg_2782 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_51_0_reg_2794 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_50_0_reg_2806 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_49_0_reg_2818 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_48_0_reg_2830 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_47_0_reg_2842 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_46_0_reg_2854 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_45_0_reg_2866 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_44_0_reg_2878 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_43_0_reg_2890 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_42_0_reg_2902 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_41_0_reg_2914 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_40_0_reg_2926 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_39_0_reg_2938 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_38_0_reg_2950 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_37_0_reg_2962 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_36_0_reg_2974 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_35_0_reg_2986 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_34_0_reg_2998 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_33_0_reg_3010 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_32_0_reg_3022 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_31_0_reg_3034 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_30_0_reg_3046 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_29_0_reg_3058 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_28_0_reg_3070 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_27_0_reg_3082 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_26_0_reg_3094 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_25_0_reg_3106 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_24_0_reg_3118 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_23_0_reg_3130 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_22_0_reg_3142 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_21_0_reg_3154 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_20_0_reg_3166 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_19_0_reg_3178 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_18_0_reg_3190 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_17_0_reg_3202 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_16_0_reg_3214 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_15_0_reg_3226 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_14_0_reg_3238 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_13_0_reg_3250 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_12_0_reg_3262 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_11_0_reg_3274 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_10_0_reg_3286 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_9_0_reg_3298 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_8_0_reg_3310 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_7_0_reg_3322 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_6_0_reg_3334 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_5_0_reg_3346 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_4_0_reg_3358 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_3_0_reg_3370 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_2_0_reg_3382 : STD_LOGIC_VECTOR (0 downto 0);
    signal four_conds_reg_1_0_reg_3394 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_thinningCompare_60_s_fu_3406_ap_start_reg : STD_LOGIC := '0';
    signal conv_i221_fu_4090_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i133_fu_5119_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln487_fu_5198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_1_fu_5504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_2_fu_5510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_3_fu_5516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_4_fu_5522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_5_fu_5528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_6_fu_5534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_7_fu_5540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_8_fu_5546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_9_fu_5552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_10_fu_5558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_11_fu_5564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_12_fu_5570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_13_fu_5576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_14_fu_5582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_15_fu_5588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_16_fu_5594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_17_fu_5600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_18_fu_5606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_19_fu_5612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_20_fu_5618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_21_fu_5624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_22_fu_5630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_23_fu_5636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_24_fu_5642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_25_fu_5648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_26_fu_5654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_27_fu_5660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_28_fu_5666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_29_fu_5672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_30_fu_5678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_31_fu_5684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_32_fu_5690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_33_fu_5696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_34_fu_5702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_35_fu_5708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_36_fu_5714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_37_fu_5720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_38_fu_5726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_39_fu_5732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_40_fu_5738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_41_fu_5744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_42_fu_5750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_43_fu_5756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_44_fu_5762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_45_fu_5768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_46_fu_5774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_47_fu_5780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_48_fu_5786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_49_fu_5792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_50_fu_5798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_51_fu_5804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_52_fu_5810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_53_fu_5816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_54_fu_5822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_55_fu_5828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_56_fu_5834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_57_fu_5840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_58_fu_5846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_59_fu_5852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_1_1_fu_162 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_2_1_fu_166 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_3_1_fu_170 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_4_1_fu_174 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_5_1_fu_178 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_6_1_fu_182 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_7_1_fu_186 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_8_1_fu_190 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_9_1_fu_194 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_10_1_fu_198 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_11_1_fu_202 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_12_1_fu_206 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_13_1_fu_210 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_14_1_fu_214 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_15_1_fu_218 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_16_1_fu_222 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_17_1_fu_226 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_18_1_fu_230 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_19_1_fu_234 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_20_1_fu_238 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_21_1_fu_242 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_22_1_fu_246 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_23_1_fu_250 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_24_1_fu_254 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_25_1_fu_258 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_26_1_fu_262 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_27_1_fu_266 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_28_1_fu_270 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_29_1_fu_274 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_30_1_fu_278 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_31_1_fu_282 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_32_1_fu_286 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_33_1_fu_290 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_34_1_fu_294 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_35_1_fu_298 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_36_1_fu_302 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_37_1_fu_306 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_38_1_fu_310 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_39_1_fu_314 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_40_1_fu_318 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_41_1_fu_322 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_42_1_fu_326 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_43_1_fu_330 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_44_1_fu_334 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_45_1_fu_338 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_46_1_fu_342 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_47_1_fu_346 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_48_1_fu_350 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_49_1_fu_354 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_50_1_fu_358 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_51_1_fu_362 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_52_1_fu_366 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_53_1_fu_370 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_54_1_fu_374 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_55_1_fu_378 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_56_1_fu_382 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_57_1_fu_386 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_58_1_fu_390 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_59_1_fu_394 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_60_1_fu_398 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_fu_402 : STD_LOGIC_VECTOR (8 downto 0);
    signal vote_at_rho_theta_reg_V_38_fu_406 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_37_fu_410 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_36_fu_414 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_35_fu_418 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_34_fu_422 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_33_fu_426 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_32_fu_430 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_31_fu_434 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_30_fu_438 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_29_fu_442 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_28_fu_446 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_27_fu_450 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_26_fu_454 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_25_fu_458 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_24_fu_462 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_23_fu_466 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_22_fu_470 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_21_fu_474 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_20_fu_478 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_19_fu_482 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_18_fu_486 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_17_fu_490 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_16_fu_494 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_15_fu_498 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_14_fu_502 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_13_fu_506 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_12_fu_510 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_11_fu_514 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_10_fu_518 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_9_fu_522 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_8_fu_526 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_7_fu_530 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_6_fu_534 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_5_fu_538 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_4_fu_542 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_3_fu_546 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_2_fu_550 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_1_fu_554 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_39_fu_558 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_40_fu_562 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_41_fu_566 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_42_fu_570 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_43_fu_574 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_44_fu_578 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_45_fu_582 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_46_fu_586 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_47_fu_590 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_48_fu_594 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_49_fu_598 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_50_fu_602 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_51_fu_606 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_52_fu_610 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_53_fu_614 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_54_fu_618 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_55_fu_622 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_56_fu_626 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_57_fu_630 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_58_fu_634 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_59_fu_638 : STD_LOGIC_VECTOR (11 downto 0);
    signal vote_at_rho_theta_reg_V_60_fu_642 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_i_i_fu_5114_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_5183_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln487_fu_5192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_1_not_fu_5858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_2_not_fu_5870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_3_not_fu_5882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_4_not_fu_5894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_5_not_fu_5906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_6_not_fu_5918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_7_not_fu_5930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_8_not_fu_5942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_9_not_fu_5954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_10_not_fu_5966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_11_not_fu_5978_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_12_not_fu_5990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_13_not_fu_6002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_14_not_fu_6014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_15_not_fu_6026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_16_not_fu_6038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_17_not_fu_6050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_18_not_fu_6062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_19_not_fu_6074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_20_not_fu_6086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_21_not_fu_6098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_22_not_fu_6110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_23_not_fu_6122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_24_not_fu_6134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_25_not_fu_6146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_26_not_fu_6158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_27_not_fu_6170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_28_not_fu_6182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_29_not_fu_6194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_30_not_fu_6206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_31_not_fu_6218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_32_not_fu_6230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_33_not_fu_6242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_34_not_fu_6254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_35_not_fu_6266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_36_not_fu_6278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_37_not_fu_6290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_38_not_fu_6302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_39_not_fu_6314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_40_not_fu_6326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_41_not_fu_6338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_42_not_fu_6350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_43_not_fu_6362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_44_not_fu_6374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_45_not_fu_6386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_46_not_fu_6398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_47_not_fu_6410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_48_not_fu_6422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_49_not_fu_6434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_50_not_fu_6446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_51_not_fu_6458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_52_not_fu_6470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_53_not_fu_6482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_54_not_fu_6494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_55_not_fu_6506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_56_not_fu_6518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_57_not_fu_6530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_58_not_fu_6542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_59_not_fu_6554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_60_not_fu_6566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component reversi_accel_thinningCompare_60_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read1 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read32 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read33 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read34 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read35 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read36 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read37 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read38 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read39 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read40 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read41 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read42 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read43 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read44 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read45 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read46 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read47 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read48 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read49 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read50 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read51 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read52 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read53 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read54 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read55 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read56 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read57 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read58 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read59 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read60 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read62 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read63 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read64 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read65 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read66 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read67 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read68 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read69 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read70 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read71 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read72 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read73 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read74 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read75 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read76 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read77 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read78 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read79 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read80 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read81 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read82 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read83 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read84 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read85 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read86 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read87 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read88 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read89 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read90 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read91 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read92 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read93 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read94 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read95 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read96 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read97 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read98 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read99 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read100 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read101 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read102 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read103 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read104 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read105 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read106 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read107 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read108 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read109 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read110 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read111 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read112 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read113 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read114 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read115 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read116 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read117 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read118 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read119 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read120 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read121 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read122 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read123 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read124 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read125 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read126 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read127 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read128 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read129 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read130 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read131 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read132 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read133 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read134 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read135 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read136 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read137 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read138 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read139 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read140 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read141 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read142 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read143 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read144 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read145 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read146 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read147 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read148 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read149 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read150 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read151 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read152 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read153 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read154 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read155 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read156 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read157 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read158 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read159 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read160 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read161 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read162 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read163 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read164 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read165 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read166 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read167 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read168 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read169 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read170 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read171 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read172 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read173 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read174 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read175 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read176 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read177 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read178 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read179 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read180 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read181 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read182 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read183 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read184 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read185 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read186 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read187 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read188 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read189 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read190 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read191 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read192 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read193 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read194 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read195 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read196 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read197 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read198 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read199 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read200 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read201 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read202 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read203 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read204 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read205 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read206 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read207 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read208 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read209 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read210 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read211 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read212 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read213 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read214 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read215 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read216 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read217 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read218 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read219 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read220 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read221 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read222 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read223 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read224 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read225 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read226 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read227 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read228 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read229 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read230 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read231 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read232 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read233 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read234 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read235 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read236 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read237 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read238 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read239 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read240 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read241 : IN STD_LOGIC_VECTOR (0 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_36 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_37 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_38 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_39 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_40 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_41 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_42 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_43 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_44 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_45 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_46 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_47 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_48 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_49 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_50 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_51 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_52 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_53 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_54 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_55 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_56 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_57 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_58 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_59 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_60 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_61 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_62 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_63 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_64 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_65 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_66 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_67 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_68 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_69 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_70 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_71 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_72 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_73 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_74 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_75 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_76 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_77 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_78 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_79 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_80 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_81 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_82 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_83 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_84 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_85 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_86 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_87 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_88 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_89 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_90 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_91 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_92 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_93 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_94 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_95 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_96 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_97 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_98 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_99 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_100 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_101 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_102 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_103 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_104 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_105 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_106 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_107 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_108 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_109 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_110 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_111 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_112 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_113 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_114 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_115 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_116 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_117 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_118 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_119 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_thinningCompare_60_s_fu_3406 : component reversi_accel_thinningCompare_60_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_thinningCompare_60_s_fu_3406_ap_start,
        ap_done => grp_thinningCompare_60_s_fu_3406_ap_done,
        ap_idle => grp_thinningCompare_60_s_fu_3406_ap_idle,
        ap_ready => grp_thinningCompare_60_s_fu_3406_ap_ready,
        p_read1 => vote_at_rho_theta_V_1_reg_8280,
        p_read2 => vote_at_rho_theta_V_2_reg_8286,
        p_read3 => vote_at_rho_theta_V_3_reg_8292,
        p_read4 => vote_at_rho_theta_V_4_reg_8298,
        p_read5 => vote_at_rho_theta_V_5_reg_8304,
        p_read6 => vote_at_rho_theta_V_6_reg_8310,
        p_read7 => vote_at_rho_theta_V_7_reg_8316,
        p_read8 => vote_at_rho_theta_V_8_reg_8322,
        p_read9 => vote_at_rho_theta_V_9_reg_8328,
        p_read10 => vote_at_rho_theta_V_10_reg_8334,
        p_read11 => vote_at_rho_theta_V_11_reg_8340,
        p_read12 => vote_at_rho_theta_V_12_reg_8346,
        p_read13 => vote_at_rho_theta_V_13_reg_8352,
        p_read14 => vote_at_rho_theta_V_14_reg_8358,
        p_read15 => vote_at_rho_theta_V_15_reg_8364,
        p_read16 => vote_at_rho_theta_V_16_reg_8370,
        p_read17 => vote_at_rho_theta_V_17_reg_8376,
        p_read18 => vote_at_rho_theta_V_18_reg_8382,
        p_read19 => vote_at_rho_theta_V_19_reg_8388,
        p_read20 => vote_at_rho_theta_V_20_reg_8394,
        p_read21 => vote_at_rho_theta_V_21_reg_8400,
        p_read22 => vote_at_rho_theta_V_22_reg_8406,
        p_read23 => vote_at_rho_theta_V_23_reg_8412,
        p_read24 => vote_at_rho_theta_V_24_reg_8418,
        p_read25 => vote_at_rho_theta_V_25_reg_8424,
        p_read26 => vote_at_rho_theta_V_26_reg_8430,
        p_read27 => vote_at_rho_theta_V_27_reg_8436,
        p_read28 => vote_at_rho_theta_V_28_reg_8442,
        p_read29 => vote_at_rho_theta_V_29_reg_8448,
        p_read30 => vote_at_rho_theta_V_30_reg_8454,
        p_read31 => vote_at_rho_theta_V_31_reg_8460,
        p_read32 => vote_at_rho_theta_V_32_reg_8466,
        p_read33 => vote_at_rho_theta_V_33_reg_8472,
        p_read34 => vote_at_rho_theta_V_34_reg_8478,
        p_read35 => vote_at_rho_theta_V_35_reg_8484,
        p_read36 => vote_at_rho_theta_V_36_reg_8490,
        p_read37 => vote_at_rho_theta_V_37_reg_8496,
        p_read38 => vote_at_rho_theta_V_38_reg_8502,
        p_read39 => vote_at_rho_theta_V_39_reg_8508,
        p_read40 => vote_at_rho_theta_V_40_reg_8514,
        p_read41 => vote_at_rho_theta_V_41_reg_8520,
        p_read42 => vote_at_rho_theta_V_42_reg_8526,
        p_read43 => vote_at_rho_theta_V_43_reg_8532,
        p_read44 => vote_at_rho_theta_V_44_reg_8538,
        p_read45 => vote_at_rho_theta_V_45_reg_8544,
        p_read46 => vote_at_rho_theta_V_46_reg_8550,
        p_read47 => vote_at_rho_theta_V_47_reg_8556,
        p_read48 => vote_at_rho_theta_V_48_reg_8562,
        p_read49 => vote_at_rho_theta_V_49_reg_8568,
        p_read50 => vote_at_rho_theta_V_50_reg_8574,
        p_read51 => vote_at_rho_theta_V_51_reg_8580,
        p_read52 => vote_at_rho_theta_V_52_reg_8586,
        p_read53 => vote_at_rho_theta_V_53_reg_8592,
        p_read54 => vote_at_rho_theta_V_54_reg_8598,
        p_read55 => vote_at_rho_theta_V_55_reg_8604,
        p_read56 => vote_at_rho_theta_V_56_reg_8610,
        p_read57 => vote_at_rho_theta_V_57_reg_8616,
        p_read58 => vote_at_rho_theta_V_58_reg_8622,
        p_read59 => vote_at_rho_theta_V_59_reg_8628,
        p_read60 => vote_at_rho_theta_V_60_reg_8634,
        p_read62 => vote_at_rho_theta_reg_V_1_fu_554,
        p_read63 => vote_at_rho_theta_reg_V_2_fu_550,
        p_read64 => vote_at_rho_theta_reg_V_3_fu_546,
        p_read65 => vote_at_rho_theta_reg_V_4_fu_542,
        p_read66 => vote_at_rho_theta_reg_V_5_fu_538,
        p_read67 => vote_at_rho_theta_reg_V_6_fu_534,
        p_read68 => vote_at_rho_theta_reg_V_7_fu_530,
        p_read69 => vote_at_rho_theta_reg_V_8_fu_526,
        p_read70 => vote_at_rho_theta_reg_V_9_fu_522,
        p_read71 => vote_at_rho_theta_reg_V_10_fu_518,
        p_read72 => vote_at_rho_theta_reg_V_11_fu_514,
        p_read73 => vote_at_rho_theta_reg_V_12_fu_510,
        p_read74 => vote_at_rho_theta_reg_V_13_fu_506,
        p_read75 => vote_at_rho_theta_reg_V_14_fu_502,
        p_read76 => vote_at_rho_theta_reg_V_15_fu_498,
        p_read77 => vote_at_rho_theta_reg_V_16_fu_494,
        p_read78 => vote_at_rho_theta_reg_V_17_fu_490,
        p_read79 => vote_at_rho_theta_reg_V_18_fu_486,
        p_read80 => vote_at_rho_theta_reg_V_19_fu_482,
        p_read81 => vote_at_rho_theta_reg_V_20_fu_478,
        p_read82 => vote_at_rho_theta_reg_V_21_fu_474,
        p_read83 => vote_at_rho_theta_reg_V_22_fu_470,
        p_read84 => vote_at_rho_theta_reg_V_23_fu_466,
        p_read85 => vote_at_rho_theta_reg_V_24_fu_462,
        p_read86 => vote_at_rho_theta_reg_V_25_fu_458,
        p_read87 => vote_at_rho_theta_reg_V_26_fu_454,
        p_read88 => vote_at_rho_theta_reg_V_27_fu_450,
        p_read89 => vote_at_rho_theta_reg_V_28_fu_446,
        p_read90 => vote_at_rho_theta_reg_V_29_fu_442,
        p_read91 => vote_at_rho_theta_reg_V_30_fu_438,
        p_read92 => vote_at_rho_theta_reg_V_31_fu_434,
        p_read93 => vote_at_rho_theta_reg_V_32_fu_430,
        p_read94 => vote_at_rho_theta_reg_V_33_fu_426,
        p_read95 => vote_at_rho_theta_reg_V_34_fu_422,
        p_read96 => vote_at_rho_theta_reg_V_35_fu_418,
        p_read97 => vote_at_rho_theta_reg_V_36_fu_414,
        p_read98 => vote_at_rho_theta_reg_V_37_fu_410,
        p_read99 => vote_at_rho_theta_reg_V_38_fu_406,
        p_read100 => vote_at_rho_theta_reg_V_39_fu_558,
        p_read101 => vote_at_rho_theta_reg_V_40_fu_562,
        p_read102 => vote_at_rho_theta_reg_V_41_fu_566,
        p_read103 => vote_at_rho_theta_reg_V_42_fu_570,
        p_read104 => vote_at_rho_theta_reg_V_43_fu_574,
        p_read105 => vote_at_rho_theta_reg_V_44_fu_578,
        p_read106 => vote_at_rho_theta_reg_V_45_fu_582,
        p_read107 => vote_at_rho_theta_reg_V_46_fu_586,
        p_read108 => vote_at_rho_theta_reg_V_47_fu_590,
        p_read109 => vote_at_rho_theta_reg_V_48_fu_594,
        p_read110 => vote_at_rho_theta_reg_V_49_fu_598,
        p_read111 => vote_at_rho_theta_reg_V_50_fu_602,
        p_read112 => vote_at_rho_theta_reg_V_51_fu_606,
        p_read113 => vote_at_rho_theta_reg_V_52_fu_610,
        p_read114 => vote_at_rho_theta_reg_V_53_fu_614,
        p_read115 => vote_at_rho_theta_reg_V_54_fu_618,
        p_read116 => vote_at_rho_theta_reg_V_55_fu_622,
        p_read117 => vote_at_rho_theta_reg_V_56_fu_626,
        p_read118 => vote_at_rho_theta_reg_V_57_fu_630,
        p_read119 => vote_at_rho_theta_reg_V_58_fu_634,
        p_read120 => vote_at_rho_theta_reg_V_59_fu_638,
        p_read121 => vote_at_rho_theta_reg_V_60_fu_642,
        p_read122 => cond2_1_1_fu_162,
        p_read123 => cond2_2_1_fu_166,
        p_read124 => cond2_3_1_fu_170,
        p_read125 => cond2_4_1_fu_174,
        p_read126 => cond2_5_1_fu_178,
        p_read127 => cond2_6_1_fu_182,
        p_read128 => cond2_7_1_fu_186,
        p_read129 => cond2_8_1_fu_190,
        p_read130 => cond2_9_1_fu_194,
        p_read131 => cond2_10_1_fu_198,
        p_read132 => cond2_11_1_fu_202,
        p_read133 => cond2_12_1_fu_206,
        p_read134 => cond2_13_1_fu_210,
        p_read135 => cond2_14_1_fu_214,
        p_read136 => cond2_15_1_fu_218,
        p_read137 => cond2_16_1_fu_222,
        p_read138 => cond2_17_1_fu_226,
        p_read139 => cond2_18_1_fu_230,
        p_read140 => cond2_19_1_fu_234,
        p_read141 => cond2_20_1_fu_238,
        p_read142 => cond2_21_1_fu_242,
        p_read143 => cond2_22_1_fu_246,
        p_read144 => cond2_23_1_fu_250,
        p_read145 => cond2_24_1_fu_254,
        p_read146 => cond2_25_1_fu_258,
        p_read147 => cond2_26_1_fu_262,
        p_read148 => cond2_27_1_fu_266,
        p_read149 => cond2_28_1_fu_270,
        p_read150 => cond2_29_1_fu_274,
        p_read151 => cond2_30_1_fu_278,
        p_read152 => cond2_31_1_fu_282,
        p_read153 => cond2_32_1_fu_286,
        p_read154 => cond2_33_1_fu_290,
        p_read155 => cond2_34_1_fu_294,
        p_read156 => cond2_35_1_fu_298,
        p_read157 => cond2_36_1_fu_302,
        p_read158 => cond2_37_1_fu_306,
        p_read159 => cond2_38_1_fu_310,
        p_read160 => cond2_39_1_fu_314,
        p_read161 => cond2_40_1_fu_318,
        p_read162 => cond2_41_1_fu_322,
        p_read163 => cond2_42_1_fu_326,
        p_read164 => cond2_43_1_fu_330,
        p_read165 => cond2_44_1_fu_334,
        p_read166 => cond2_45_1_fu_338,
        p_read167 => cond2_46_1_fu_342,
        p_read168 => cond2_47_1_fu_346,
        p_read169 => cond2_48_1_fu_350,
        p_read170 => cond2_49_1_fu_354,
        p_read171 => cond2_50_1_fu_358,
        p_read172 => cond2_51_1_fu_362,
        p_read173 => cond2_52_1_fu_366,
        p_read174 => cond2_53_1_fu_370,
        p_read175 => cond2_54_1_fu_374,
        p_read176 => cond2_55_1_fu_378,
        p_read177 => cond2_56_1_fu_382,
        p_read178 => cond2_57_1_fu_386,
        p_read179 => cond2_58_1_fu_390,
        p_read180 => cond2_59_1_fu_394,
        p_read181 => cond2_60_1_fu_398,
        p_read182 => four_conds_reg_1_0_reg_3394,
        p_read183 => four_conds_reg_2_0_reg_3382,
        p_read184 => four_conds_reg_3_0_reg_3370,
        p_read185 => four_conds_reg_4_0_reg_3358,
        p_read186 => four_conds_reg_5_0_reg_3346,
        p_read187 => four_conds_reg_6_0_reg_3334,
        p_read188 => four_conds_reg_7_0_reg_3322,
        p_read189 => four_conds_reg_8_0_reg_3310,
        p_read190 => four_conds_reg_9_0_reg_3298,
        p_read191 => four_conds_reg_10_0_reg_3286,
        p_read192 => four_conds_reg_11_0_reg_3274,
        p_read193 => four_conds_reg_12_0_reg_3262,
        p_read194 => four_conds_reg_13_0_reg_3250,
        p_read195 => four_conds_reg_14_0_reg_3238,
        p_read196 => four_conds_reg_15_0_reg_3226,
        p_read197 => four_conds_reg_16_0_reg_3214,
        p_read198 => four_conds_reg_17_0_reg_3202,
        p_read199 => four_conds_reg_18_0_reg_3190,
        p_read200 => four_conds_reg_19_0_reg_3178,
        p_read201 => four_conds_reg_20_0_reg_3166,
        p_read202 => four_conds_reg_21_0_reg_3154,
        p_read203 => four_conds_reg_22_0_reg_3142,
        p_read204 => four_conds_reg_23_0_reg_3130,
        p_read205 => four_conds_reg_24_0_reg_3118,
        p_read206 => four_conds_reg_25_0_reg_3106,
        p_read207 => four_conds_reg_26_0_reg_3094,
        p_read208 => four_conds_reg_27_0_reg_3082,
        p_read209 => four_conds_reg_28_0_reg_3070,
        p_read210 => four_conds_reg_29_0_reg_3058,
        p_read211 => four_conds_reg_30_0_reg_3046,
        p_read212 => four_conds_reg_31_0_reg_3034,
        p_read213 => four_conds_reg_32_0_reg_3022,
        p_read214 => four_conds_reg_33_0_reg_3010,
        p_read215 => four_conds_reg_34_0_reg_2998,
        p_read216 => four_conds_reg_35_0_reg_2986,
        p_read217 => four_conds_reg_36_0_reg_2974,
        p_read218 => four_conds_reg_37_0_reg_2962,
        p_read219 => four_conds_reg_38_0_reg_2950,
        p_read220 => four_conds_reg_39_0_reg_2938,
        p_read221 => four_conds_reg_40_0_reg_2926,
        p_read222 => four_conds_reg_41_0_reg_2914,
        p_read223 => four_conds_reg_42_0_reg_2902,
        p_read224 => four_conds_reg_43_0_reg_2890,
        p_read225 => four_conds_reg_44_0_reg_2878,
        p_read226 => four_conds_reg_45_0_reg_2866,
        p_read227 => four_conds_reg_46_0_reg_2854,
        p_read228 => four_conds_reg_47_0_reg_2842,
        p_read229 => four_conds_reg_48_0_reg_2830,
        p_read230 => four_conds_reg_49_0_reg_2818,
        p_read231 => four_conds_reg_50_0_reg_2806,
        p_read232 => four_conds_reg_51_0_reg_2794,
        p_read233 => four_conds_reg_52_0_reg_2782,
        p_read234 => four_conds_reg_53_0_reg_2770,
        p_read235 => four_conds_reg_54_0_reg_2758,
        p_read236 => four_conds_reg_55_0_reg_2746,
        p_read237 => four_conds_reg_56_0_reg_2734,
        p_read238 => four_conds_reg_57_0_reg_2722,
        p_read239 => four_conds_reg_58_0_reg_2710,
        p_read240 => four_conds_reg_59_0_reg_2698,
        p_read241 => four_conds_reg_60_0_reg_2686,
        ap_return_0 => grp_thinningCompare_60_s_fu_3406_ap_return_0,
        ap_return_1 => grp_thinningCompare_60_s_fu_3406_ap_return_1,
        ap_return_2 => grp_thinningCompare_60_s_fu_3406_ap_return_2,
        ap_return_3 => grp_thinningCompare_60_s_fu_3406_ap_return_3,
        ap_return_4 => grp_thinningCompare_60_s_fu_3406_ap_return_4,
        ap_return_5 => grp_thinningCompare_60_s_fu_3406_ap_return_5,
        ap_return_6 => grp_thinningCompare_60_s_fu_3406_ap_return_6,
        ap_return_7 => grp_thinningCompare_60_s_fu_3406_ap_return_7,
        ap_return_8 => grp_thinningCompare_60_s_fu_3406_ap_return_8,
        ap_return_9 => grp_thinningCompare_60_s_fu_3406_ap_return_9,
        ap_return_10 => grp_thinningCompare_60_s_fu_3406_ap_return_10,
        ap_return_11 => grp_thinningCompare_60_s_fu_3406_ap_return_11,
        ap_return_12 => grp_thinningCompare_60_s_fu_3406_ap_return_12,
        ap_return_13 => grp_thinningCompare_60_s_fu_3406_ap_return_13,
        ap_return_14 => grp_thinningCompare_60_s_fu_3406_ap_return_14,
        ap_return_15 => grp_thinningCompare_60_s_fu_3406_ap_return_15,
        ap_return_16 => grp_thinningCompare_60_s_fu_3406_ap_return_16,
        ap_return_17 => grp_thinningCompare_60_s_fu_3406_ap_return_17,
        ap_return_18 => grp_thinningCompare_60_s_fu_3406_ap_return_18,
        ap_return_19 => grp_thinningCompare_60_s_fu_3406_ap_return_19,
        ap_return_20 => grp_thinningCompare_60_s_fu_3406_ap_return_20,
        ap_return_21 => grp_thinningCompare_60_s_fu_3406_ap_return_21,
        ap_return_22 => grp_thinningCompare_60_s_fu_3406_ap_return_22,
        ap_return_23 => grp_thinningCompare_60_s_fu_3406_ap_return_23,
        ap_return_24 => grp_thinningCompare_60_s_fu_3406_ap_return_24,
        ap_return_25 => grp_thinningCompare_60_s_fu_3406_ap_return_25,
        ap_return_26 => grp_thinningCompare_60_s_fu_3406_ap_return_26,
        ap_return_27 => grp_thinningCompare_60_s_fu_3406_ap_return_27,
        ap_return_28 => grp_thinningCompare_60_s_fu_3406_ap_return_28,
        ap_return_29 => grp_thinningCompare_60_s_fu_3406_ap_return_29,
        ap_return_30 => grp_thinningCompare_60_s_fu_3406_ap_return_30,
        ap_return_31 => grp_thinningCompare_60_s_fu_3406_ap_return_31,
        ap_return_32 => grp_thinningCompare_60_s_fu_3406_ap_return_32,
        ap_return_33 => grp_thinningCompare_60_s_fu_3406_ap_return_33,
        ap_return_34 => grp_thinningCompare_60_s_fu_3406_ap_return_34,
        ap_return_35 => grp_thinningCompare_60_s_fu_3406_ap_return_35,
        ap_return_36 => grp_thinningCompare_60_s_fu_3406_ap_return_36,
        ap_return_37 => grp_thinningCompare_60_s_fu_3406_ap_return_37,
        ap_return_38 => grp_thinningCompare_60_s_fu_3406_ap_return_38,
        ap_return_39 => grp_thinningCompare_60_s_fu_3406_ap_return_39,
        ap_return_40 => grp_thinningCompare_60_s_fu_3406_ap_return_40,
        ap_return_41 => grp_thinningCompare_60_s_fu_3406_ap_return_41,
        ap_return_42 => grp_thinningCompare_60_s_fu_3406_ap_return_42,
        ap_return_43 => grp_thinningCompare_60_s_fu_3406_ap_return_43,
        ap_return_44 => grp_thinningCompare_60_s_fu_3406_ap_return_44,
        ap_return_45 => grp_thinningCompare_60_s_fu_3406_ap_return_45,
        ap_return_46 => grp_thinningCompare_60_s_fu_3406_ap_return_46,
        ap_return_47 => grp_thinningCompare_60_s_fu_3406_ap_return_47,
        ap_return_48 => grp_thinningCompare_60_s_fu_3406_ap_return_48,
        ap_return_49 => grp_thinningCompare_60_s_fu_3406_ap_return_49,
        ap_return_50 => grp_thinningCompare_60_s_fu_3406_ap_return_50,
        ap_return_51 => grp_thinningCompare_60_s_fu_3406_ap_return_51,
        ap_return_52 => grp_thinningCompare_60_s_fu_3406_ap_return_52,
        ap_return_53 => grp_thinningCompare_60_s_fu_3406_ap_return_53,
        ap_return_54 => grp_thinningCompare_60_s_fu_3406_ap_return_54,
        ap_return_55 => grp_thinningCompare_60_s_fu_3406_ap_return_55,
        ap_return_56 => grp_thinningCompare_60_s_fu_3406_ap_return_56,
        ap_return_57 => grp_thinningCompare_60_s_fu_3406_ap_return_57,
        ap_return_58 => grp_thinningCompare_60_s_fu_3406_ap_return_58,
        ap_return_59 => grp_thinningCompare_60_s_fu_3406_ap_return_59,
        ap_return_60 => grp_thinningCompare_60_s_fu_3406_ap_return_60,
        ap_return_61 => grp_thinningCompare_60_s_fu_3406_ap_return_61,
        ap_return_62 => grp_thinningCompare_60_s_fu_3406_ap_return_62,
        ap_return_63 => grp_thinningCompare_60_s_fu_3406_ap_return_63,
        ap_return_64 => grp_thinningCompare_60_s_fu_3406_ap_return_64,
        ap_return_65 => grp_thinningCompare_60_s_fu_3406_ap_return_65,
        ap_return_66 => grp_thinningCompare_60_s_fu_3406_ap_return_66,
        ap_return_67 => grp_thinningCompare_60_s_fu_3406_ap_return_67,
        ap_return_68 => grp_thinningCompare_60_s_fu_3406_ap_return_68,
        ap_return_69 => grp_thinningCompare_60_s_fu_3406_ap_return_69,
        ap_return_70 => grp_thinningCompare_60_s_fu_3406_ap_return_70,
        ap_return_71 => grp_thinningCompare_60_s_fu_3406_ap_return_71,
        ap_return_72 => grp_thinningCompare_60_s_fu_3406_ap_return_72,
        ap_return_73 => grp_thinningCompare_60_s_fu_3406_ap_return_73,
        ap_return_74 => grp_thinningCompare_60_s_fu_3406_ap_return_74,
        ap_return_75 => grp_thinningCompare_60_s_fu_3406_ap_return_75,
        ap_return_76 => grp_thinningCompare_60_s_fu_3406_ap_return_76,
        ap_return_77 => grp_thinningCompare_60_s_fu_3406_ap_return_77,
        ap_return_78 => grp_thinningCompare_60_s_fu_3406_ap_return_78,
        ap_return_79 => grp_thinningCompare_60_s_fu_3406_ap_return_79,
        ap_return_80 => grp_thinningCompare_60_s_fu_3406_ap_return_80,
        ap_return_81 => grp_thinningCompare_60_s_fu_3406_ap_return_81,
        ap_return_82 => grp_thinningCompare_60_s_fu_3406_ap_return_82,
        ap_return_83 => grp_thinningCompare_60_s_fu_3406_ap_return_83,
        ap_return_84 => grp_thinningCompare_60_s_fu_3406_ap_return_84,
        ap_return_85 => grp_thinningCompare_60_s_fu_3406_ap_return_85,
        ap_return_86 => grp_thinningCompare_60_s_fu_3406_ap_return_86,
        ap_return_87 => grp_thinningCompare_60_s_fu_3406_ap_return_87,
        ap_return_88 => grp_thinningCompare_60_s_fu_3406_ap_return_88,
        ap_return_89 => grp_thinningCompare_60_s_fu_3406_ap_return_89,
        ap_return_90 => grp_thinningCompare_60_s_fu_3406_ap_return_90,
        ap_return_91 => grp_thinningCompare_60_s_fu_3406_ap_return_91,
        ap_return_92 => grp_thinningCompare_60_s_fu_3406_ap_return_92,
        ap_return_93 => grp_thinningCompare_60_s_fu_3406_ap_return_93,
        ap_return_94 => grp_thinningCompare_60_s_fu_3406_ap_return_94,
        ap_return_95 => grp_thinningCompare_60_s_fu_3406_ap_return_95,
        ap_return_96 => grp_thinningCompare_60_s_fu_3406_ap_return_96,
        ap_return_97 => grp_thinningCompare_60_s_fu_3406_ap_return_97,
        ap_return_98 => grp_thinningCompare_60_s_fu_3406_ap_return_98,
        ap_return_99 => grp_thinningCompare_60_s_fu_3406_ap_return_99,
        ap_return_100 => grp_thinningCompare_60_s_fu_3406_ap_return_100,
        ap_return_101 => grp_thinningCompare_60_s_fu_3406_ap_return_101,
        ap_return_102 => grp_thinningCompare_60_s_fu_3406_ap_return_102,
        ap_return_103 => grp_thinningCompare_60_s_fu_3406_ap_return_103,
        ap_return_104 => grp_thinningCompare_60_s_fu_3406_ap_return_104,
        ap_return_105 => grp_thinningCompare_60_s_fu_3406_ap_return_105,
        ap_return_106 => grp_thinningCompare_60_s_fu_3406_ap_return_106,
        ap_return_107 => grp_thinningCompare_60_s_fu_3406_ap_return_107,
        ap_return_108 => grp_thinningCompare_60_s_fu_3406_ap_return_108,
        ap_return_109 => grp_thinningCompare_60_s_fu_3406_ap_return_109,
        ap_return_110 => grp_thinningCompare_60_s_fu_3406_ap_return_110,
        ap_return_111 => grp_thinningCompare_60_s_fu_3406_ap_return_111,
        ap_return_112 => grp_thinningCompare_60_s_fu_3406_ap_return_112,
        ap_return_113 => grp_thinningCompare_60_s_fu_3406_ap_return_113,
        ap_return_114 => grp_thinningCompare_60_s_fu_3406_ap_return_114,
        ap_return_115 => grp_thinningCompare_60_s_fu_3406_ap_return_115,
        ap_return_116 => grp_thinningCompare_60_s_fu_3406_ap_return_116,
        ap_return_117 => grp_thinningCompare_60_s_fu_3406_ap_return_117,
        ap_return_118 => grp_thinningCompare_60_s_fu_3406_ap_return_118,
        ap_return_119 => grp_thinningCompare_60_s_fu_3406_ap_return_119);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_thinningCompare_60_s_fu_3406_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_thinningCompare_60_s_fu_3406_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_thinningCompare_60_s_fu_3406_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_thinningCompare_60_s_fu_3406_ap_ready = ap_const_logic_1)) then 
                    grp_thinningCompare_60_s_fu_3406_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    four_conds_reg_10_0_reg_3286_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_10_0_reg_3286 <= grp_thinningCompare_60_s_fu_3406_ap_return_69;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_10_0_reg_3286 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_11_0_reg_3274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_11_0_reg_3274 <= grp_thinningCompare_60_s_fu_3406_ap_return_70;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_11_0_reg_3274 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_12_0_reg_3262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_12_0_reg_3262 <= grp_thinningCompare_60_s_fu_3406_ap_return_71;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_12_0_reg_3262 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_13_0_reg_3250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_13_0_reg_3250 <= grp_thinningCompare_60_s_fu_3406_ap_return_72;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_13_0_reg_3250 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_14_0_reg_3238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_14_0_reg_3238 <= grp_thinningCompare_60_s_fu_3406_ap_return_73;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_14_0_reg_3238 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_15_0_reg_3226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_15_0_reg_3226 <= grp_thinningCompare_60_s_fu_3406_ap_return_74;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_15_0_reg_3226 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_16_0_reg_3214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_16_0_reg_3214 <= grp_thinningCompare_60_s_fu_3406_ap_return_75;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_16_0_reg_3214 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_17_0_reg_3202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_17_0_reg_3202 <= grp_thinningCompare_60_s_fu_3406_ap_return_76;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_17_0_reg_3202 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_18_0_reg_3190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_18_0_reg_3190 <= grp_thinningCompare_60_s_fu_3406_ap_return_77;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_18_0_reg_3190 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_19_0_reg_3178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_19_0_reg_3178 <= grp_thinningCompare_60_s_fu_3406_ap_return_78;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_19_0_reg_3178 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_1_0_reg_3394_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_1_0_reg_3394 <= grp_thinningCompare_60_s_fu_3406_ap_return_60;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_1_0_reg_3394 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_20_0_reg_3166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_20_0_reg_3166 <= grp_thinningCompare_60_s_fu_3406_ap_return_79;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_20_0_reg_3166 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_21_0_reg_3154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_21_0_reg_3154 <= grp_thinningCompare_60_s_fu_3406_ap_return_80;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_21_0_reg_3154 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_22_0_reg_3142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_22_0_reg_3142 <= grp_thinningCompare_60_s_fu_3406_ap_return_81;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_22_0_reg_3142 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_23_0_reg_3130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_23_0_reg_3130 <= grp_thinningCompare_60_s_fu_3406_ap_return_82;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_23_0_reg_3130 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_24_0_reg_3118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_24_0_reg_3118 <= grp_thinningCompare_60_s_fu_3406_ap_return_83;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_24_0_reg_3118 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_25_0_reg_3106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_25_0_reg_3106 <= grp_thinningCompare_60_s_fu_3406_ap_return_84;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_25_0_reg_3106 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_26_0_reg_3094_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_26_0_reg_3094 <= grp_thinningCompare_60_s_fu_3406_ap_return_85;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_26_0_reg_3094 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_27_0_reg_3082_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_27_0_reg_3082 <= grp_thinningCompare_60_s_fu_3406_ap_return_86;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_27_0_reg_3082 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_28_0_reg_3070_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_28_0_reg_3070 <= grp_thinningCompare_60_s_fu_3406_ap_return_87;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_28_0_reg_3070 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_29_0_reg_3058_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_29_0_reg_3058 <= grp_thinningCompare_60_s_fu_3406_ap_return_88;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_29_0_reg_3058 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_2_0_reg_3382_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_2_0_reg_3382 <= grp_thinningCompare_60_s_fu_3406_ap_return_61;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_2_0_reg_3382 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_30_0_reg_3046_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_30_0_reg_3046 <= grp_thinningCompare_60_s_fu_3406_ap_return_89;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_30_0_reg_3046 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_31_0_reg_3034_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_31_0_reg_3034 <= grp_thinningCompare_60_s_fu_3406_ap_return_90;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_31_0_reg_3034 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_32_0_reg_3022_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_32_0_reg_3022 <= grp_thinningCompare_60_s_fu_3406_ap_return_91;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_32_0_reg_3022 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_33_0_reg_3010_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_33_0_reg_3010 <= grp_thinningCompare_60_s_fu_3406_ap_return_92;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_33_0_reg_3010 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_34_0_reg_2998_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_34_0_reg_2998 <= grp_thinningCompare_60_s_fu_3406_ap_return_93;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_34_0_reg_2998 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_35_0_reg_2986_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_35_0_reg_2986 <= grp_thinningCompare_60_s_fu_3406_ap_return_94;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_35_0_reg_2986 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_36_0_reg_2974_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_36_0_reg_2974 <= grp_thinningCompare_60_s_fu_3406_ap_return_95;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_36_0_reg_2974 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_37_0_reg_2962_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_37_0_reg_2962 <= grp_thinningCompare_60_s_fu_3406_ap_return_96;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_37_0_reg_2962 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_38_0_reg_2950_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_38_0_reg_2950 <= grp_thinningCompare_60_s_fu_3406_ap_return_97;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_38_0_reg_2950 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_39_0_reg_2938_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_39_0_reg_2938 <= grp_thinningCompare_60_s_fu_3406_ap_return_98;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_39_0_reg_2938 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_3_0_reg_3370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_3_0_reg_3370 <= grp_thinningCompare_60_s_fu_3406_ap_return_62;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_3_0_reg_3370 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_40_0_reg_2926_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_40_0_reg_2926 <= grp_thinningCompare_60_s_fu_3406_ap_return_99;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_40_0_reg_2926 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_41_0_reg_2914_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_41_0_reg_2914 <= grp_thinningCompare_60_s_fu_3406_ap_return_100;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_41_0_reg_2914 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_42_0_reg_2902_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_42_0_reg_2902 <= grp_thinningCompare_60_s_fu_3406_ap_return_101;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_42_0_reg_2902 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_43_0_reg_2890_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_43_0_reg_2890 <= grp_thinningCompare_60_s_fu_3406_ap_return_102;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_43_0_reg_2890 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_44_0_reg_2878_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_44_0_reg_2878 <= grp_thinningCompare_60_s_fu_3406_ap_return_103;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_44_0_reg_2878 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_45_0_reg_2866_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_45_0_reg_2866 <= grp_thinningCompare_60_s_fu_3406_ap_return_104;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_45_0_reg_2866 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_46_0_reg_2854_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_46_0_reg_2854 <= grp_thinningCompare_60_s_fu_3406_ap_return_105;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_46_0_reg_2854 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_47_0_reg_2842_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_47_0_reg_2842 <= grp_thinningCompare_60_s_fu_3406_ap_return_106;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_47_0_reg_2842 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_48_0_reg_2830_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_48_0_reg_2830 <= grp_thinningCompare_60_s_fu_3406_ap_return_107;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_48_0_reg_2830 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_49_0_reg_2818_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_49_0_reg_2818 <= grp_thinningCompare_60_s_fu_3406_ap_return_108;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_49_0_reg_2818 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_4_0_reg_3358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_4_0_reg_3358 <= grp_thinningCompare_60_s_fu_3406_ap_return_63;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_4_0_reg_3358 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_50_0_reg_2806_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_50_0_reg_2806 <= grp_thinningCompare_60_s_fu_3406_ap_return_109;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_50_0_reg_2806 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_51_0_reg_2794_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_51_0_reg_2794 <= grp_thinningCompare_60_s_fu_3406_ap_return_110;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_51_0_reg_2794 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_52_0_reg_2782_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_52_0_reg_2782 <= grp_thinningCompare_60_s_fu_3406_ap_return_111;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_52_0_reg_2782 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_53_0_reg_2770_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_53_0_reg_2770 <= grp_thinningCompare_60_s_fu_3406_ap_return_112;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_53_0_reg_2770 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_54_0_reg_2758_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_54_0_reg_2758 <= grp_thinningCompare_60_s_fu_3406_ap_return_113;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_54_0_reg_2758 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_55_0_reg_2746_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_55_0_reg_2746 <= grp_thinningCompare_60_s_fu_3406_ap_return_114;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_55_0_reg_2746 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_56_0_reg_2734_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_56_0_reg_2734 <= grp_thinningCompare_60_s_fu_3406_ap_return_115;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_56_0_reg_2734 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_57_0_reg_2722_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_57_0_reg_2722 <= grp_thinningCompare_60_s_fu_3406_ap_return_116;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_57_0_reg_2722 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_58_0_reg_2710_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_58_0_reg_2710 <= grp_thinningCompare_60_s_fu_3406_ap_return_117;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_58_0_reg_2710 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_59_0_reg_2698_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_59_0_reg_2698 <= grp_thinningCompare_60_s_fu_3406_ap_return_118;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_59_0_reg_2698 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_5_0_reg_3346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_5_0_reg_3346 <= grp_thinningCompare_60_s_fu_3406_ap_return_64;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_5_0_reg_3346 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_60_0_reg_2686_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_60_0_reg_2686 <= grp_thinningCompare_60_s_fu_3406_ap_return_119;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_60_0_reg_2686 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_6_0_reg_3334_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_6_0_reg_3334 <= grp_thinningCompare_60_s_fu_3406_ap_return_65;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_6_0_reg_3334 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_7_0_reg_3322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_7_0_reg_3322 <= grp_thinningCompare_60_s_fu_3406_ap_return_66;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_7_0_reg_3322 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_8_0_reg_3310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_8_0_reg_3310 <= grp_thinningCompare_60_s_fu_3406_ap_return_67;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_8_0_reg_3310 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    four_conds_reg_9_0_reg_3298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                four_conds_reg_9_0_reg_3298 <= grp_thinningCompare_60_s_fu_3406_ap_return_68;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                four_conds_reg_9_0_reg_3298 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_10_reg_2086_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_10_reg_2086 <= phitmp30663_fu_6452_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_10_reg_2086 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_11_reg_2098_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_11_reg_2098 <= phitmp30662_fu_6440_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_11_reg_2098 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_12_reg_2110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_12_reg_2110 <= phitmp30661_fu_6428_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_12_reg_2110 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_13_reg_2122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_13_reg_2122 <= phitmp30660_fu_6416_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_13_reg_2122 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_14_reg_2134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_14_reg_2134 <= phitmp30659_fu_6404_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_14_reg_2134 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_15_reg_2146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_15_reg_2146 <= phitmp30658_fu_6392_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_15_reg_2146 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_16_reg_2158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_16_reg_2158 <= phitmp30657_fu_6380_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_16_reg_2158 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_17_reg_2170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_17_reg_2170 <= phitmp30656_fu_6368_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_17_reg_2170 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_18_reg_2182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_18_reg_2182 <= phitmp30655_fu_6356_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_18_reg_2182 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_19_reg_2194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_19_reg_2194 <= phitmp30654_fu_6344_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_19_reg_2194 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_1_reg_1978_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_1_reg_1978 <= phitmp30672_fu_6560_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_1_reg_1978 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_20_reg_2206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_20_reg_2206 <= phitmp30653_fu_6332_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_20_reg_2206 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_21_reg_2218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_21_reg_2218 <= phitmp30652_fu_6320_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_21_reg_2218 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_22_reg_2230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_22_reg_2230 <= phitmp30651_fu_6308_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_22_reg_2230 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_23_reg_2242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_23_reg_2242 <= phitmp30650_fu_6296_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_23_reg_2242 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_24_reg_2254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_24_reg_2254 <= phitmp30649_fu_6284_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_24_reg_2254 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_25_reg_2266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_25_reg_2266 <= phitmp30648_fu_6272_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_25_reg_2266 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_26_reg_2278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_26_reg_2278 <= phitmp30647_fu_6260_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_26_reg_2278 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_27_reg_2290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_27_reg_2290 <= phitmp30646_fu_6248_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_27_reg_2290 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_28_reg_2302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_28_reg_2302 <= phitmp30645_fu_6236_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_28_reg_2302 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_29_reg_2314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_29_reg_2314 <= phitmp30644_fu_6224_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_29_reg_2314 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_2_reg_1990_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_2_reg_1990 <= phitmp30671_fu_6548_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_2_reg_1990 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_30_reg_2326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_30_reg_2326 <= phitmp30643_fu_6212_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_30_reg_2326 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_31_reg_2338_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_31_reg_2338 <= phitmp30642_fu_6200_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_31_reg_2338 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_32_reg_2350_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_32_reg_2350 <= phitmp30641_fu_6188_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_32_reg_2350 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_33_reg_2362_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_33_reg_2362 <= phitmp30640_fu_6176_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_33_reg_2362 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_34_reg_2374_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_34_reg_2374 <= phitmp30639_fu_6164_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_34_reg_2374 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_35_reg_2386_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_35_reg_2386 <= phitmp30638_fu_6152_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_35_reg_2386 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_36_reg_2398_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_36_reg_2398 <= phitmp30637_fu_6140_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_36_reg_2398 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_37_reg_2410_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_37_reg_2410 <= phitmp30636_fu_6128_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_37_reg_2410 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_38_reg_2422_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_38_reg_2422 <= phitmp30635_fu_6116_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_38_reg_2422 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_39_reg_2434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_39_reg_2434 <= phitmp30634_fu_6104_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_39_reg_2434 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_3_reg_2002_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_3_reg_2002 <= phitmp30670_fu_6536_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_3_reg_2002 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_40_reg_2446_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_40_reg_2446 <= phitmp30633_fu_6092_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_40_reg_2446 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_41_reg_2458_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_41_reg_2458 <= phitmp30632_fu_6080_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_41_reg_2458 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_42_reg_2470_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_42_reg_2470 <= phitmp30631_fu_6068_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_42_reg_2470 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_43_reg_2482_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_43_reg_2482 <= phitmp30630_fu_6056_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_43_reg_2482 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_44_reg_2494_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_44_reg_2494 <= phitmp30629_fu_6044_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_44_reg_2494 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_45_reg_2506_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_45_reg_2506 <= phitmp30628_fu_6032_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_45_reg_2506 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_46_reg_2518_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_46_reg_2518 <= phitmp30627_fu_6020_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_46_reg_2518 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_47_reg_2530_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_47_reg_2530 <= phitmp30626_fu_6008_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_47_reg_2530 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_48_reg_2542_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_48_reg_2542 <= phitmp30625_fu_5996_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_48_reg_2542 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_49_reg_2554_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_49_reg_2554 <= phitmp30624_fu_5984_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_49_reg_2554 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_4_reg_2014_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_4_reg_2014 <= phitmp30669_fu_6524_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_4_reg_2014 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_50_reg_2566_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_50_reg_2566 <= phitmp30623_fu_5972_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_50_reg_2566 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_51_reg_2578_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_51_reg_2578 <= phitmp30622_fu_5960_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_51_reg_2578 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_52_reg_2590_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_52_reg_2590 <= phitmp30621_fu_5948_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_52_reg_2590 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_53_reg_2602_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_53_reg_2602 <= phitmp30620_fu_5936_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_53_reg_2602 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_54_reg_2614_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_54_reg_2614 <= phitmp30619_fu_5924_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_54_reg_2614 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_55_reg_2626_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_55_reg_2626 <= phitmp30618_fu_5912_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_55_reg_2626 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_56_reg_2638_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_56_reg_2638 <= phitmp30617_fu_5900_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_56_reg_2638 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_57_reg_2650_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_57_reg_2650 <= phitmp30616_fu_5888_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_57_reg_2650 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_58_reg_2662_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_58_reg_2662 <= phitmp30615_fu_5876_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_58_reg_2662 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_59_reg_2674_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_59_reg_2674 <= phitmp_fu_5864_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_59_reg_2674 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_5_reg_2026_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_5_reg_2026 <= phitmp30668_fu_6512_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_5_reg_2026 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_6_reg_2038_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_6_reg_2038 <= phitmp30667_fu_6500_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_6_reg_2038 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_7_reg_2050_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_7_reg_2050 <= phitmp30666_fu_6488_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_7_reg_2050 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_8_reg_2062_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_8_reg_2062 <= phitmp30665_fu_6476_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_8_reg_2062 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_9_reg_2074_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_9_reg_2074 <= phitmp30664_fu_6464_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_9_reg_2074 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    phi_ln487_reg_1966_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_ln487_reg_1966 <= phitmp30673_fu_6572_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln487_reg_1966 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    r_V_fu_402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                r_V_fu_402 <= ap_const_lv9_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                r_V_fu_402 <= r_V_4_reg_7615;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_10_fu_518_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_10_fu_518 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_10_fu_518 <= vote_at_rho_theta_V_10_reg_8334;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_11_fu_514_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_11_fu_514 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_11_fu_514 <= vote_at_rho_theta_V_11_reg_8340;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_12_fu_510_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_12_fu_510 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_12_fu_510 <= vote_at_rho_theta_V_12_reg_8346;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_13_fu_506_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_13_fu_506 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_13_fu_506 <= vote_at_rho_theta_V_13_reg_8352;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_14_fu_502_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_14_fu_502 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_14_fu_502 <= vote_at_rho_theta_V_14_reg_8358;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_15_fu_498_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_15_fu_498 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_15_fu_498 <= vote_at_rho_theta_V_15_reg_8364;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_16_fu_494_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_16_fu_494 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_16_fu_494 <= vote_at_rho_theta_V_16_reg_8370;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_17_fu_490_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_17_fu_490 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_17_fu_490 <= vote_at_rho_theta_V_17_reg_8376;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_18_fu_486_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_18_fu_486 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_18_fu_486 <= vote_at_rho_theta_V_18_reg_8382;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_19_fu_482_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_19_fu_482 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_19_fu_482 <= vote_at_rho_theta_V_19_reg_8388;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_1_fu_554_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_1_fu_554 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_1_fu_554 <= vote_at_rho_theta_V_1_reg_8280;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_20_fu_478_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_20_fu_478 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_20_fu_478 <= vote_at_rho_theta_V_20_reg_8394;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_21_fu_474_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_21_fu_474 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_21_fu_474 <= vote_at_rho_theta_V_21_reg_8400;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_22_fu_470_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_22_fu_470 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_22_fu_470 <= vote_at_rho_theta_V_22_reg_8406;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_23_fu_466_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_23_fu_466 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_23_fu_466 <= vote_at_rho_theta_V_23_reg_8412;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_24_fu_462_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_24_fu_462 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_24_fu_462 <= vote_at_rho_theta_V_24_reg_8418;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_25_fu_458_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_25_fu_458 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_25_fu_458 <= vote_at_rho_theta_V_25_reg_8424;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_26_fu_454_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_26_fu_454 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_26_fu_454 <= vote_at_rho_theta_V_26_reg_8430;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_27_fu_450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_27_fu_450 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_27_fu_450 <= vote_at_rho_theta_V_27_reg_8436;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_28_fu_446_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_28_fu_446 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_28_fu_446 <= vote_at_rho_theta_V_28_reg_8442;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_29_fu_442_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_29_fu_442 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_29_fu_442 <= vote_at_rho_theta_V_29_reg_8448;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_2_fu_550_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_2_fu_550 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_2_fu_550 <= vote_at_rho_theta_V_2_reg_8286;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_30_fu_438_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_30_fu_438 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_30_fu_438 <= vote_at_rho_theta_V_30_reg_8454;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_31_fu_434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_31_fu_434 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_31_fu_434 <= vote_at_rho_theta_V_31_reg_8460;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_32_fu_430_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_32_fu_430 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_32_fu_430 <= vote_at_rho_theta_V_32_reg_8466;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_33_fu_426_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_33_fu_426 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_33_fu_426 <= vote_at_rho_theta_V_33_reg_8472;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_34_fu_422_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_34_fu_422 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_34_fu_422 <= vote_at_rho_theta_V_34_reg_8478;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_35_fu_418_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_35_fu_418 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_35_fu_418 <= vote_at_rho_theta_V_35_reg_8484;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_36_fu_414_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_36_fu_414 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_36_fu_414 <= vote_at_rho_theta_V_36_reg_8490;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_37_fu_410_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_37_fu_410 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_37_fu_410 <= vote_at_rho_theta_V_37_reg_8496;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_38_fu_406_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_38_fu_406 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_38_fu_406 <= vote_at_rho_theta_V_38_reg_8502;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_39_fu_558_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_39_fu_558 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_39_fu_558 <= vote_at_rho_theta_V_39_reg_8508;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_3_fu_546_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_3_fu_546 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_3_fu_546 <= vote_at_rho_theta_V_3_reg_8292;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_40_fu_562_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_40_fu_562 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_40_fu_562 <= vote_at_rho_theta_V_40_reg_8514;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_41_fu_566_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_41_fu_566 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_41_fu_566 <= vote_at_rho_theta_V_41_reg_8520;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_42_fu_570_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_42_fu_570 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_42_fu_570 <= vote_at_rho_theta_V_42_reg_8526;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_43_fu_574_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_43_fu_574 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_43_fu_574 <= vote_at_rho_theta_V_43_reg_8532;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_44_fu_578_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_44_fu_578 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_44_fu_578 <= vote_at_rho_theta_V_44_reg_8538;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_45_fu_582_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_45_fu_582 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_45_fu_582 <= vote_at_rho_theta_V_45_reg_8544;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_46_fu_586_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_46_fu_586 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_46_fu_586 <= vote_at_rho_theta_V_46_reg_8550;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_47_fu_590_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_47_fu_590 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_47_fu_590 <= vote_at_rho_theta_V_47_reg_8556;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_48_fu_594_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_48_fu_594 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_48_fu_594 <= vote_at_rho_theta_V_48_reg_8562;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_49_fu_598_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_49_fu_598 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_49_fu_598 <= vote_at_rho_theta_V_49_reg_8568;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_4_fu_542_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_4_fu_542 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_4_fu_542 <= vote_at_rho_theta_V_4_reg_8298;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_50_fu_602_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_50_fu_602 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_50_fu_602 <= vote_at_rho_theta_V_50_reg_8574;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_51_fu_606_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_51_fu_606 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_51_fu_606 <= vote_at_rho_theta_V_51_reg_8580;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_52_fu_610_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_52_fu_610 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_52_fu_610 <= vote_at_rho_theta_V_52_reg_8586;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_53_fu_614_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_53_fu_614 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_53_fu_614 <= vote_at_rho_theta_V_53_reg_8592;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_54_fu_618_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_54_fu_618 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_54_fu_618 <= vote_at_rho_theta_V_54_reg_8598;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_55_fu_622_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_55_fu_622 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_55_fu_622 <= vote_at_rho_theta_V_55_reg_8604;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_56_fu_626_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_56_fu_626 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_56_fu_626 <= vote_at_rho_theta_V_56_reg_8610;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_57_fu_630_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_57_fu_630 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_57_fu_630 <= vote_at_rho_theta_V_57_reg_8616;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_58_fu_634_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_58_fu_634 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_58_fu_634 <= vote_at_rho_theta_V_58_reg_8622;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_59_fu_638_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_59_fu_638 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_59_fu_638 <= vote_at_rho_theta_V_59_reg_8628;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_5_fu_538_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_5_fu_538 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_5_fu_538 <= vote_at_rho_theta_V_5_reg_8304;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_60_fu_642_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_60_fu_642 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_60_fu_642 <= vote_at_rho_theta_V_60_reg_8634;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_6_fu_534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_6_fu_534 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_6_fu_534 <= vote_at_rho_theta_V_6_reg_8310;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_7_fu_530_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_7_fu_530 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_7_fu_530 <= vote_at_rho_theta_V_7_reg_8316;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_8_fu_526_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_8_fu_526 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_8_fu_526 <= vote_at_rho_theta_V_8_reg_8322;
            end if; 
        end if;
    end process;

    vote_at_rho_theta_reg_V_9_fu_522_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vote_at_rho_theta_reg_V_9_fu_522 <= ap_const_lv12_0;
            elsif (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                vote_at_rho_theta_reg_V_9_fu_522 <= vote_at_rho_theta_V_9_reg_8328;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                cond2_10_1_fu_198 <= grp_thinningCompare_60_s_fu_3406_ap_return_9;
                cond2_11_1_fu_202 <= grp_thinningCompare_60_s_fu_3406_ap_return_10;
                cond2_12_1_fu_206 <= grp_thinningCompare_60_s_fu_3406_ap_return_11;
                cond2_13_1_fu_210 <= grp_thinningCompare_60_s_fu_3406_ap_return_12;
                cond2_14_1_fu_214 <= grp_thinningCompare_60_s_fu_3406_ap_return_13;
                cond2_15_1_fu_218 <= grp_thinningCompare_60_s_fu_3406_ap_return_14;
                cond2_16_1_fu_222 <= grp_thinningCompare_60_s_fu_3406_ap_return_15;
                cond2_17_1_fu_226 <= grp_thinningCompare_60_s_fu_3406_ap_return_16;
                cond2_18_1_fu_230 <= grp_thinningCompare_60_s_fu_3406_ap_return_17;
                cond2_19_1_fu_234 <= grp_thinningCompare_60_s_fu_3406_ap_return_18;
                cond2_1_1_fu_162 <= grp_thinningCompare_60_s_fu_3406_ap_return_0;
                cond2_20_1_fu_238 <= grp_thinningCompare_60_s_fu_3406_ap_return_19;
                cond2_21_1_fu_242 <= grp_thinningCompare_60_s_fu_3406_ap_return_20;
                cond2_22_1_fu_246 <= grp_thinningCompare_60_s_fu_3406_ap_return_21;
                cond2_23_1_fu_250 <= grp_thinningCompare_60_s_fu_3406_ap_return_22;
                cond2_24_1_fu_254 <= grp_thinningCompare_60_s_fu_3406_ap_return_23;
                cond2_25_1_fu_258 <= grp_thinningCompare_60_s_fu_3406_ap_return_24;
                cond2_26_1_fu_262 <= grp_thinningCompare_60_s_fu_3406_ap_return_25;
                cond2_27_1_fu_266 <= grp_thinningCompare_60_s_fu_3406_ap_return_26;
                cond2_28_1_fu_270 <= grp_thinningCompare_60_s_fu_3406_ap_return_27;
                cond2_29_1_fu_274 <= grp_thinningCompare_60_s_fu_3406_ap_return_28;
                cond2_2_1_fu_166 <= grp_thinningCompare_60_s_fu_3406_ap_return_1;
                cond2_30_1_fu_278 <= grp_thinningCompare_60_s_fu_3406_ap_return_29;
                cond2_31_1_fu_282 <= grp_thinningCompare_60_s_fu_3406_ap_return_30;
                cond2_32_1_fu_286 <= grp_thinningCompare_60_s_fu_3406_ap_return_31;
                cond2_33_1_fu_290 <= grp_thinningCompare_60_s_fu_3406_ap_return_32;
                cond2_34_1_fu_294 <= grp_thinningCompare_60_s_fu_3406_ap_return_33;
                cond2_35_1_fu_298 <= grp_thinningCompare_60_s_fu_3406_ap_return_34;
                cond2_36_1_fu_302 <= grp_thinningCompare_60_s_fu_3406_ap_return_35;
                cond2_37_1_fu_306 <= grp_thinningCompare_60_s_fu_3406_ap_return_36;
                cond2_38_1_fu_310 <= grp_thinningCompare_60_s_fu_3406_ap_return_37;
                cond2_39_1_fu_314 <= grp_thinningCompare_60_s_fu_3406_ap_return_38;
                cond2_3_1_fu_170 <= grp_thinningCompare_60_s_fu_3406_ap_return_2;
                cond2_40_1_fu_318 <= grp_thinningCompare_60_s_fu_3406_ap_return_39;
                cond2_41_1_fu_322 <= grp_thinningCompare_60_s_fu_3406_ap_return_40;
                cond2_42_1_fu_326 <= grp_thinningCompare_60_s_fu_3406_ap_return_41;
                cond2_43_1_fu_330 <= grp_thinningCompare_60_s_fu_3406_ap_return_42;
                cond2_44_1_fu_334 <= grp_thinningCompare_60_s_fu_3406_ap_return_43;
                cond2_45_1_fu_338 <= grp_thinningCompare_60_s_fu_3406_ap_return_44;
                cond2_46_1_fu_342 <= grp_thinningCompare_60_s_fu_3406_ap_return_45;
                cond2_47_1_fu_346 <= grp_thinningCompare_60_s_fu_3406_ap_return_46;
                cond2_48_1_fu_350 <= grp_thinningCompare_60_s_fu_3406_ap_return_47;
                cond2_49_1_fu_354 <= grp_thinningCompare_60_s_fu_3406_ap_return_48;
                cond2_4_1_fu_174 <= grp_thinningCompare_60_s_fu_3406_ap_return_3;
                cond2_50_1_fu_358 <= grp_thinningCompare_60_s_fu_3406_ap_return_49;
                cond2_51_1_fu_362 <= grp_thinningCompare_60_s_fu_3406_ap_return_50;
                cond2_52_1_fu_366 <= grp_thinningCompare_60_s_fu_3406_ap_return_51;
                cond2_53_1_fu_370 <= grp_thinningCompare_60_s_fu_3406_ap_return_52;
                cond2_54_1_fu_374 <= grp_thinningCompare_60_s_fu_3406_ap_return_53;
                cond2_55_1_fu_378 <= grp_thinningCompare_60_s_fu_3406_ap_return_54;
                cond2_56_1_fu_382 <= grp_thinningCompare_60_s_fu_3406_ap_return_55;
                cond2_57_1_fu_386 <= grp_thinningCompare_60_s_fu_3406_ap_return_56;
                cond2_58_1_fu_390 <= grp_thinningCompare_60_s_fu_3406_ap_return_57;
                cond2_59_1_fu_394 <= grp_thinningCompare_60_s_fu_3406_ap_return_58;
                cond2_5_1_fu_178 <= grp_thinningCompare_60_s_fu_3406_ap_return_4;
                cond2_60_1_fu_398 <= grp_thinningCompare_60_s_fu_3406_ap_return_59;
                cond2_6_1_fu_182 <= grp_thinningCompare_60_s_fu_3406_ap_return_5;
                cond2_7_1_fu_186 <= grp_thinningCompare_60_s_fu_3406_ap_return_6;
                cond2_8_1_fu_190 <= grp_thinningCompare_60_s_fu_3406_ap_return_7;
                cond2_9_1_fu_194 <= grp_thinningCompare_60_s_fu_3406_ap_return_8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                r_V_4_reg_7615 <= r_V_4_fu_4084_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                vote_at_rho_theta_V_10_reg_8334 <= accumulator9_q0;
                vote_at_rho_theta_V_11_reg_8340 <= accumulator10_q0;
                vote_at_rho_theta_V_12_reg_8346 <= accumulator11_q0;
                vote_at_rho_theta_V_13_reg_8352 <= accumulator12_q0;
                vote_at_rho_theta_V_14_reg_8358 <= accumulator13_q0;
                vote_at_rho_theta_V_15_reg_8364 <= accumulator14_q0;
                vote_at_rho_theta_V_16_reg_8370 <= accumulator15_q0;
                vote_at_rho_theta_V_17_reg_8376 <= accumulator16_q0;
                vote_at_rho_theta_V_18_reg_8382 <= accumulator17_q0;
                vote_at_rho_theta_V_19_reg_8388 <= accumulator18_q0;
                vote_at_rho_theta_V_1_reg_8280 <= accumulator_q0;
                vote_at_rho_theta_V_20_reg_8394 <= accumulator19_q0;
                vote_at_rho_theta_V_21_reg_8400 <= accumulator20_q0;
                vote_at_rho_theta_V_22_reg_8406 <= accumulator21_q0;
                vote_at_rho_theta_V_23_reg_8412 <= accumulator22_q0;
                vote_at_rho_theta_V_24_reg_8418 <= accumulator23_q0;
                vote_at_rho_theta_V_25_reg_8424 <= accumulator24_q0;
                vote_at_rho_theta_V_26_reg_8430 <= accumulator25_q0;
                vote_at_rho_theta_V_27_reg_8436 <= accumulator26_q0;
                vote_at_rho_theta_V_28_reg_8442 <= accumulator27_q0;
                vote_at_rho_theta_V_29_reg_8448 <= accumulator28_q0;
                vote_at_rho_theta_V_2_reg_8286 <= accumulator1_q0;
                vote_at_rho_theta_V_30_reg_8454 <= accumulator29_q0;
                vote_at_rho_theta_V_31_reg_8460 <= accumulator30_q0;
                vote_at_rho_theta_V_32_reg_8466 <= accumulator31_q0;
                vote_at_rho_theta_V_33_reg_8472 <= accumulator32_q0;
                vote_at_rho_theta_V_34_reg_8478 <= accumulator33_q0;
                vote_at_rho_theta_V_35_reg_8484 <= accumulator34_q0;
                vote_at_rho_theta_V_36_reg_8490 <= accumulator35_q0;
                vote_at_rho_theta_V_37_reg_8496 <= accumulator36_q0;
                vote_at_rho_theta_V_38_reg_8502 <= accumulator37_q0;
                vote_at_rho_theta_V_39_reg_8508 <= accumulator38_q0;
                vote_at_rho_theta_V_3_reg_8292 <= accumulator2_q0;
                vote_at_rho_theta_V_40_reg_8514 <= accumulator39_q0;
                vote_at_rho_theta_V_41_reg_8520 <= accumulator40_q0;
                vote_at_rho_theta_V_42_reg_8526 <= accumulator41_q0;
                vote_at_rho_theta_V_43_reg_8532 <= accumulator42_q0;
                vote_at_rho_theta_V_44_reg_8538 <= accumulator43_q0;
                vote_at_rho_theta_V_45_reg_8544 <= accumulator44_q0;
                vote_at_rho_theta_V_46_reg_8550 <= accumulator45_q0;
                vote_at_rho_theta_V_47_reg_8556 <= accumulator46_q0;
                vote_at_rho_theta_V_48_reg_8562 <= accumulator47_q0;
                vote_at_rho_theta_V_49_reg_8568 <= accumulator48_q0;
                vote_at_rho_theta_V_4_reg_8298 <= accumulator3_q0;
                vote_at_rho_theta_V_50_reg_8574 <= accumulator49_q0;
                vote_at_rho_theta_V_51_reg_8580 <= accumulator50_q0;
                vote_at_rho_theta_V_52_reg_8586 <= accumulator51_q0;
                vote_at_rho_theta_V_53_reg_8592 <= accumulator52_q0;
                vote_at_rho_theta_V_54_reg_8598 <= accumulator53_q0;
                vote_at_rho_theta_V_55_reg_8604 <= accumulator54_q0;
                vote_at_rho_theta_V_56_reg_8610 <= accumulator55_q0;
                vote_at_rho_theta_V_57_reg_8616 <= accumulator56_q0;
                vote_at_rho_theta_V_58_reg_8622 <= accumulator57_q0;
                vote_at_rho_theta_V_59_reg_8628 <= accumulator58_q0;
                vote_at_rho_theta_V_5_reg_8304 <= accumulator4_q0;
                vote_at_rho_theta_V_60_reg_8634 <= accumulator59_q0;
                vote_at_rho_theta_V_6_reg_8310 <= accumulator5_q0;
                vote_at_rho_theta_V_7_reg_8316 <= accumulator6_q0;
                vote_at_rho_theta_V_8_reg_8322 <= accumulator7_q0;
                vote_at_rho_theta_V_9_reg_8328 <= accumulator8_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln1057_fu_4078_p2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln1057_fu_4078_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;

    accumulator10_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator10_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator10_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator10_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator10_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator10_ce0 <= ap_const_logic_1;
        else 
            accumulator10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator10_d0 <= ap_const_lv12_0;

    accumulator10_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_10_fu_5558_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_10_fu_5558_p2 = ap_const_lv1_0))) then 
            accumulator10_we0 <= ap_const_logic_1;
        else 
            accumulator10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator11_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator11_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator11_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator11_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator11_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator11_ce0 <= ap_const_logic_1;
        else 
            accumulator11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator11_d0 <= ap_const_lv12_0;

    accumulator11_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_11_fu_5564_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_11_fu_5564_p2 = ap_const_lv1_0))) then 
            accumulator11_we0 <= ap_const_logic_1;
        else 
            accumulator11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator12_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator12_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator12_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator12_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator12_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator12_ce0 <= ap_const_logic_1;
        else 
            accumulator12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator12_d0 <= ap_const_lv12_0;

    accumulator12_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_12_fu_5570_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_12_fu_5570_p2 = ap_const_lv1_0))) then 
            accumulator12_we0 <= ap_const_logic_1;
        else 
            accumulator12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator13_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator13_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator13_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator13_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator13_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator13_ce0 <= ap_const_logic_1;
        else 
            accumulator13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator13_d0 <= ap_const_lv12_0;

    accumulator13_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_13_fu_5576_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_13_fu_5576_p2 = ap_const_lv1_0))) then 
            accumulator13_we0 <= ap_const_logic_1;
        else 
            accumulator13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator14_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator14_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator14_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator14_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator14_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator14_ce0 <= ap_const_logic_1;
        else 
            accumulator14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator14_d0 <= ap_const_lv12_0;

    accumulator14_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_14_fu_5582_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_14_fu_5582_p2 = ap_const_lv1_0))) then 
            accumulator14_we0 <= ap_const_logic_1;
        else 
            accumulator14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator15_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator15_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator15_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator15_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator15_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator15_ce0 <= ap_const_logic_1;
        else 
            accumulator15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator15_d0 <= ap_const_lv12_0;

    accumulator15_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_15_fu_5588_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_15_fu_5588_p2 = ap_const_lv1_0))) then 
            accumulator15_we0 <= ap_const_logic_1;
        else 
            accumulator15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator16_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator16_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator16_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator16_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator16_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator16_ce0 <= ap_const_logic_1;
        else 
            accumulator16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator16_d0 <= ap_const_lv12_0;

    accumulator16_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_16_fu_5594_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_16_fu_5594_p2 = ap_const_lv1_0))) then 
            accumulator16_we0 <= ap_const_logic_1;
        else 
            accumulator16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator17_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator17_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator17_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator17_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator17_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator17_ce0 <= ap_const_logic_1;
        else 
            accumulator17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator17_d0 <= ap_const_lv12_0;

    accumulator17_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_17_fu_5600_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_17_fu_5600_p2 = ap_const_lv1_0))) then 
            accumulator17_we0 <= ap_const_logic_1;
        else 
            accumulator17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator18_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator18_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator18_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator18_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator18_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator18_ce0 <= ap_const_logic_1;
        else 
            accumulator18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator18_d0 <= ap_const_lv12_0;

    accumulator18_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_18_fu_5606_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_18_fu_5606_p2 = ap_const_lv1_0))) then 
            accumulator18_we0 <= ap_const_logic_1;
        else 
            accumulator18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator19_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator19_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator19_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator19_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator19_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator19_ce0 <= ap_const_logic_1;
        else 
            accumulator19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator19_d0 <= ap_const_lv12_0;

    accumulator19_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_19_fu_5612_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_19_fu_5612_p2 = ap_const_lv1_0))) then 
            accumulator19_we0 <= ap_const_logic_1;
        else 
            accumulator19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator1_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator1_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator1_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator1_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator1_ce0 <= ap_const_logic_1;
        else 
            accumulator1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator1_d0 <= ap_const_lv12_0;

    accumulator1_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_1_fu_5504_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_1_fu_5504_p2 = ap_const_lv1_0))) then 
            accumulator1_we0 <= ap_const_logic_1;
        else 
            accumulator1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator20_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator20_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator20_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator20_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator20_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator20_ce0 <= ap_const_logic_1;
        else 
            accumulator20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator20_d0 <= ap_const_lv12_0;

    accumulator20_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_20_fu_5618_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_20_fu_5618_p2 = ap_const_lv1_0))) then 
            accumulator20_we0 <= ap_const_logic_1;
        else 
            accumulator20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator21_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator21_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator21_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator21_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator21_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator21_ce0 <= ap_const_logic_1;
        else 
            accumulator21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator21_d0 <= ap_const_lv12_0;

    accumulator21_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_21_fu_5624_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_21_fu_5624_p2 = ap_const_lv1_0))) then 
            accumulator21_we0 <= ap_const_logic_1;
        else 
            accumulator21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator22_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator22_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator22_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator22_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator22_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator22_ce0 <= ap_const_logic_1;
        else 
            accumulator22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator22_d0 <= ap_const_lv12_0;

    accumulator22_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_22_fu_5630_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_22_fu_5630_p2 = ap_const_lv1_0))) then 
            accumulator22_we0 <= ap_const_logic_1;
        else 
            accumulator22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator23_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator23_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator23_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator23_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator23_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator23_ce0 <= ap_const_logic_1;
        else 
            accumulator23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator23_d0 <= ap_const_lv12_0;

    accumulator23_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_23_fu_5636_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_23_fu_5636_p2 = ap_const_lv1_0))) then 
            accumulator23_we0 <= ap_const_logic_1;
        else 
            accumulator23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator24_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator24_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator24_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator24_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator24_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator24_ce0 <= ap_const_logic_1;
        else 
            accumulator24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator24_d0 <= ap_const_lv12_0;

    accumulator24_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_24_fu_5642_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_24_fu_5642_p2 = ap_const_lv1_0))) then 
            accumulator24_we0 <= ap_const_logic_1;
        else 
            accumulator24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator25_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator25_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator25_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator25_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator25_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator25_ce0 <= ap_const_logic_1;
        else 
            accumulator25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator25_d0 <= ap_const_lv12_0;

    accumulator25_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_25_fu_5648_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_25_fu_5648_p2 = ap_const_lv1_0))) then 
            accumulator25_we0 <= ap_const_logic_1;
        else 
            accumulator25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator26_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator26_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator26_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator26_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator26_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator26_ce0 <= ap_const_logic_1;
        else 
            accumulator26_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator26_d0 <= ap_const_lv12_0;

    accumulator26_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_26_fu_5654_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_26_fu_5654_p2 = ap_const_lv1_0))) then 
            accumulator26_we0 <= ap_const_logic_1;
        else 
            accumulator26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator27_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator27_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator27_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator27_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator27_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator27_ce0 <= ap_const_logic_1;
        else 
            accumulator27_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator27_d0 <= ap_const_lv12_0;

    accumulator27_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_27_fu_5660_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_27_fu_5660_p2 = ap_const_lv1_0))) then 
            accumulator27_we0 <= ap_const_logic_1;
        else 
            accumulator27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator28_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator28_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator28_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator28_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator28_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator28_ce0 <= ap_const_logic_1;
        else 
            accumulator28_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator28_d0 <= ap_const_lv12_0;

    accumulator28_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_28_fu_5666_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_28_fu_5666_p2 = ap_const_lv1_0))) then 
            accumulator28_we0 <= ap_const_logic_1;
        else 
            accumulator28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator29_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator29_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator29_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator29_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator29_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator29_ce0 <= ap_const_logic_1;
        else 
            accumulator29_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator29_d0 <= ap_const_lv12_0;

    accumulator29_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_29_fu_5672_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_29_fu_5672_p2 = ap_const_lv1_0))) then 
            accumulator29_we0 <= ap_const_logic_1;
        else 
            accumulator29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator2_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator2_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator2_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator2_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator2_ce0 <= ap_const_logic_1;
        else 
            accumulator2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator2_d0 <= ap_const_lv12_0;

    accumulator2_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_2_fu_5510_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_2_fu_5510_p2 = ap_const_lv1_0))) then 
            accumulator2_we0 <= ap_const_logic_1;
        else 
            accumulator2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator30_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator30_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator30_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator30_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator30_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator30_ce0 <= ap_const_logic_1;
        else 
            accumulator30_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator30_d0 <= ap_const_lv12_0;

    accumulator30_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_30_fu_5678_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_30_fu_5678_p2 = ap_const_lv1_0))) then 
            accumulator30_we0 <= ap_const_logic_1;
        else 
            accumulator30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator31_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator31_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator31_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator31_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator31_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator31_ce0 <= ap_const_logic_1;
        else 
            accumulator31_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator31_d0 <= ap_const_lv12_0;

    accumulator31_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_31_fu_5684_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_31_fu_5684_p2 = ap_const_lv1_0))) then 
            accumulator31_we0 <= ap_const_logic_1;
        else 
            accumulator31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator32_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator32_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator32_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator32_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator32_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator32_ce0 <= ap_const_logic_1;
        else 
            accumulator32_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator32_d0 <= ap_const_lv12_0;

    accumulator32_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_32_fu_5690_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_32_fu_5690_p2 = ap_const_lv1_0))) then 
            accumulator32_we0 <= ap_const_logic_1;
        else 
            accumulator32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator33_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator33_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator33_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator33_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator33_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator33_ce0 <= ap_const_logic_1;
        else 
            accumulator33_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator33_d0 <= ap_const_lv12_0;

    accumulator33_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_33_fu_5696_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_33_fu_5696_p2 = ap_const_lv1_0))) then 
            accumulator33_we0 <= ap_const_logic_1;
        else 
            accumulator33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator34_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator34_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator34_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator34_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator34_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator34_ce0 <= ap_const_logic_1;
        else 
            accumulator34_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator34_d0 <= ap_const_lv12_0;

    accumulator34_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_34_fu_5702_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_34_fu_5702_p2 = ap_const_lv1_0))) then 
            accumulator34_we0 <= ap_const_logic_1;
        else 
            accumulator34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator35_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator35_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator35_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator35_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator35_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator35_ce0 <= ap_const_logic_1;
        else 
            accumulator35_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator35_d0 <= ap_const_lv12_0;

    accumulator35_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_35_fu_5708_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_35_fu_5708_p2 = ap_const_lv1_0))) then 
            accumulator35_we0 <= ap_const_logic_1;
        else 
            accumulator35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator36_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator36_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator36_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator36_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator36_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator36_ce0 <= ap_const_logic_1;
        else 
            accumulator36_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator36_d0 <= ap_const_lv12_0;

    accumulator36_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_36_fu_5714_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_36_fu_5714_p2 = ap_const_lv1_0))) then 
            accumulator36_we0 <= ap_const_logic_1;
        else 
            accumulator36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator37_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator37_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator37_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator37_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator37_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator37_ce0 <= ap_const_logic_1;
        else 
            accumulator37_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator37_d0 <= ap_const_lv12_0;

    accumulator37_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_37_fu_5720_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_37_fu_5720_p2 = ap_const_lv1_0))) then 
            accumulator37_we0 <= ap_const_logic_1;
        else 
            accumulator37_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator38_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator38_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator38_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator38_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator38_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator38_ce0 <= ap_const_logic_1;
        else 
            accumulator38_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator38_d0 <= ap_const_lv12_0;

    accumulator38_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_38_fu_5726_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_38_fu_5726_p2 = ap_const_lv1_0))) then 
            accumulator38_we0 <= ap_const_logic_1;
        else 
            accumulator38_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator39_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator39_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator39_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator39_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator39_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator39_ce0 <= ap_const_logic_1;
        else 
            accumulator39_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator39_d0 <= ap_const_lv12_0;

    accumulator39_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_39_fu_5732_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_39_fu_5732_p2 = ap_const_lv1_0))) then 
            accumulator39_we0 <= ap_const_logic_1;
        else 
            accumulator39_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator3_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator3_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator3_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator3_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator3_ce0 <= ap_const_logic_1;
        else 
            accumulator3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator3_d0 <= ap_const_lv12_0;

    accumulator3_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_3_fu_5516_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_3_fu_5516_p2 = ap_const_lv1_0))) then 
            accumulator3_we0 <= ap_const_logic_1;
        else 
            accumulator3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator40_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator40_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator40_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator40_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator40_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator40_ce0 <= ap_const_logic_1;
        else 
            accumulator40_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator40_d0 <= ap_const_lv12_0;

    accumulator40_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_40_fu_5738_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_40_fu_5738_p2 = ap_const_lv1_0))) then 
            accumulator40_we0 <= ap_const_logic_1;
        else 
            accumulator40_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator41_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator41_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator41_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator41_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator41_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator41_ce0 <= ap_const_logic_1;
        else 
            accumulator41_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator41_d0 <= ap_const_lv12_0;

    accumulator41_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_41_fu_5744_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_41_fu_5744_p2 = ap_const_lv1_0))) then 
            accumulator41_we0 <= ap_const_logic_1;
        else 
            accumulator41_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator42_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator42_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator42_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator42_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator42_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator42_ce0 <= ap_const_logic_1;
        else 
            accumulator42_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator42_d0 <= ap_const_lv12_0;

    accumulator42_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_42_fu_5750_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_42_fu_5750_p2 = ap_const_lv1_0))) then 
            accumulator42_we0 <= ap_const_logic_1;
        else 
            accumulator42_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator43_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator43_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator43_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator43_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator43_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator43_ce0 <= ap_const_logic_1;
        else 
            accumulator43_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator43_d0 <= ap_const_lv12_0;

    accumulator43_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_43_fu_5756_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_43_fu_5756_p2 = ap_const_lv1_0))) then 
            accumulator43_we0 <= ap_const_logic_1;
        else 
            accumulator43_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator44_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator44_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator44_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator44_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator44_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator44_ce0 <= ap_const_logic_1;
        else 
            accumulator44_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator44_d0 <= ap_const_lv12_0;

    accumulator44_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_44_fu_5762_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_44_fu_5762_p2 = ap_const_lv1_0))) then 
            accumulator44_we0 <= ap_const_logic_1;
        else 
            accumulator44_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator45_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator45_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator45_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator45_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator45_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator45_ce0 <= ap_const_logic_1;
        else 
            accumulator45_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator45_d0 <= ap_const_lv12_0;

    accumulator45_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_45_fu_5768_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_45_fu_5768_p2 = ap_const_lv1_0))) then 
            accumulator45_we0 <= ap_const_logic_1;
        else 
            accumulator45_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator46_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator46_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator46_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator46_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator46_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator46_ce0 <= ap_const_logic_1;
        else 
            accumulator46_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator46_d0 <= ap_const_lv12_0;

    accumulator46_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_46_fu_5774_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_46_fu_5774_p2 = ap_const_lv1_0))) then 
            accumulator46_we0 <= ap_const_logic_1;
        else 
            accumulator46_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator47_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator47_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator47_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator47_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator47_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator47_ce0 <= ap_const_logic_1;
        else 
            accumulator47_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator47_d0 <= ap_const_lv12_0;

    accumulator47_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_47_fu_5780_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_47_fu_5780_p2 = ap_const_lv1_0))) then 
            accumulator47_we0 <= ap_const_logic_1;
        else 
            accumulator47_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator48_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator48_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator48_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator48_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator48_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator48_ce0 <= ap_const_logic_1;
        else 
            accumulator48_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator48_d0 <= ap_const_lv12_0;

    accumulator48_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_48_fu_5786_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_48_fu_5786_p2 = ap_const_lv1_0))) then 
            accumulator48_we0 <= ap_const_logic_1;
        else 
            accumulator48_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator49_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator49_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator49_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator49_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator49_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator49_ce0 <= ap_const_logic_1;
        else 
            accumulator49_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator49_d0 <= ap_const_lv12_0;

    accumulator49_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_49_fu_5792_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_49_fu_5792_p2 = ap_const_lv1_0))) then 
            accumulator49_we0 <= ap_const_logic_1;
        else 
            accumulator49_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator4_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator4_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator4_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator4_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator4_ce0 <= ap_const_logic_1;
        else 
            accumulator4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator4_d0 <= ap_const_lv12_0;

    accumulator4_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_4_fu_5522_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_4_fu_5522_p2 = ap_const_lv1_0))) then 
            accumulator4_we0 <= ap_const_logic_1;
        else 
            accumulator4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator50_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator50_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator50_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator50_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator50_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator50_ce0 <= ap_const_logic_1;
        else 
            accumulator50_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator50_d0 <= ap_const_lv12_0;

    accumulator50_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_50_fu_5798_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_50_fu_5798_p2 = ap_const_lv1_0))) then 
            accumulator50_we0 <= ap_const_logic_1;
        else 
            accumulator50_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator51_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator51_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator51_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator51_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator51_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator51_ce0 <= ap_const_logic_1;
        else 
            accumulator51_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator51_d0 <= ap_const_lv12_0;

    accumulator51_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_51_fu_5804_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_51_fu_5804_p2 = ap_const_lv1_0))) then 
            accumulator51_we0 <= ap_const_logic_1;
        else 
            accumulator51_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator52_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator52_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator52_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator52_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator52_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator52_ce0 <= ap_const_logic_1;
        else 
            accumulator52_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator52_d0 <= ap_const_lv12_0;

    accumulator52_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_52_fu_5810_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_52_fu_5810_p2 = ap_const_lv1_0))) then 
            accumulator52_we0 <= ap_const_logic_1;
        else 
            accumulator52_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator53_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator53_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator53_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator53_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator53_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator53_ce0 <= ap_const_logic_1;
        else 
            accumulator53_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator53_d0 <= ap_const_lv12_0;

    accumulator53_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_53_fu_5816_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_53_fu_5816_p2 = ap_const_lv1_0))) then 
            accumulator53_we0 <= ap_const_logic_1;
        else 
            accumulator53_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator54_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator54_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator54_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator54_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator54_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator54_ce0 <= ap_const_logic_1;
        else 
            accumulator54_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator54_d0 <= ap_const_lv12_0;

    accumulator54_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_54_fu_5822_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_54_fu_5822_p2 = ap_const_lv1_0))) then 
            accumulator54_we0 <= ap_const_logic_1;
        else 
            accumulator54_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator55_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator55_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator55_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator55_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator55_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator55_ce0 <= ap_const_logic_1;
        else 
            accumulator55_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator55_d0 <= ap_const_lv12_0;

    accumulator55_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_55_fu_5828_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_55_fu_5828_p2 = ap_const_lv1_0))) then 
            accumulator55_we0 <= ap_const_logic_1;
        else 
            accumulator55_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator56_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator56_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator56_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator56_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator56_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator56_ce0 <= ap_const_logic_1;
        else 
            accumulator56_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator56_d0 <= ap_const_lv12_0;

    accumulator56_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_56_fu_5834_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_56_fu_5834_p2 = ap_const_lv1_0))) then 
            accumulator56_we0 <= ap_const_logic_1;
        else 
            accumulator56_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator57_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator57_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator57_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator57_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator57_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator57_ce0 <= ap_const_logic_1;
        else 
            accumulator57_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator57_d0 <= ap_const_lv12_0;

    accumulator57_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_57_fu_5840_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_57_fu_5840_p2 = ap_const_lv1_0))) then 
            accumulator57_we0 <= ap_const_logic_1;
        else 
            accumulator57_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator58_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator58_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator58_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator58_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator58_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator58_ce0 <= ap_const_logic_1;
        else 
            accumulator58_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator58_d0 <= ap_const_lv12_0;

    accumulator58_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_58_fu_5846_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_58_fu_5846_p2 = ap_const_lv1_0))) then 
            accumulator58_we0 <= ap_const_logic_1;
        else 
            accumulator58_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator59_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator59_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator59_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator59_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator59_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator59_ce0 <= ap_const_logic_1;
        else 
            accumulator59_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator59_d0 <= ap_const_lv12_0;

    accumulator59_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_59_fu_5852_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_59_fu_5852_p2 = ap_const_lv1_0))) then 
            accumulator59_we0 <= ap_const_logic_1;
        else 
            accumulator59_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator5_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator5_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator5_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator5_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator5_ce0 <= ap_const_logic_1;
        else 
            accumulator5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator5_d0 <= ap_const_lv12_0;

    accumulator5_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_5_fu_5528_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_5_fu_5528_p2 = ap_const_lv1_0))) then 
            accumulator5_we0 <= ap_const_logic_1;
        else 
            accumulator5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator6_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator6_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator6_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator6_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator6_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator6_ce0 <= ap_const_logic_1;
        else 
            accumulator6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator6_d0 <= ap_const_lv12_0;

    accumulator6_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_6_fu_5534_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_6_fu_5534_p2 = ap_const_lv1_0))) then 
            accumulator6_we0 <= ap_const_logic_1;
        else 
            accumulator6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator7_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator7_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator7_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator7_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator7_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator7_ce0 <= ap_const_logic_1;
        else 
            accumulator7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator7_d0 <= ap_const_lv12_0;

    accumulator7_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_7_fu_5540_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_7_fu_5540_p2 = ap_const_lv1_0))) then 
            accumulator7_we0 <= ap_const_logic_1;
        else 
            accumulator7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator8_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator8_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator8_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator8_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator8_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator8_ce0 <= ap_const_logic_1;
        else 
            accumulator8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator8_d0 <= ap_const_lv12_0;

    accumulator8_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_8_fu_5546_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_8_fu_5546_p2 = ap_const_lv1_0))) then 
            accumulator8_we0 <= ap_const_logic_1;
        else 
            accumulator8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator9_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator9_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator9_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator9_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator9_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator9_ce0 <= ap_const_logic_1;
        else 
            accumulator9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator9_d0 <= ap_const_lv12_0;

    accumulator9_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_9_fu_5552_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_9_fu_5552_p2 = ap_const_lv1_0))) then 
            accumulator9_we0 <= ap_const_logic_1;
        else 
            accumulator9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_i221_fu_4090_p1, conv_i133_fu_5119_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            accumulator_address0 <= conv_i133_fu_5119_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulator_address0 <= conv_i221_fu_4090_p1(9 - 1 downto 0);
        else 
            accumulator_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    accumulator_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            accumulator_ce0 <= ap_const_logic_1;
        else 
            accumulator_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    accumulator_d0 <= ap_const_lv12_0;

    accumulator_we0_assign_proc : process(ap_CS_fsm_state4, grp_thinningCompare_60_s_fu_3406_ap_done, or_ln487_fu_5198_p2)
    begin
        if (((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (or_ln487_fu_5198_p2 = ap_const_lv1_0))) then 
            accumulator_we0 <= ap_const_logic_1;
        else 
            accumulator_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_thinningCompare_60_s_fu_3406_ap_done)
    begin
        if ((grp_thinningCompare_60_s_fu_3406_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln1057_fu_4078_p2)
    begin
        if ((((icmp_ln1057_fu_4078_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln1057_fu_4078_p2)
    begin
        if (((icmp_ln1057_fu_4078_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cond2_10_not_fu_5966_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_9 xor ap_const_lv1_1);
    cond2_11_not_fu_5978_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_10 xor ap_const_lv1_1);
    cond2_12_not_fu_5990_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_11 xor ap_const_lv1_1);
    cond2_13_not_fu_6002_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_12 xor ap_const_lv1_1);
    cond2_14_not_fu_6014_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_13 xor ap_const_lv1_1);
    cond2_15_not_fu_6026_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_14 xor ap_const_lv1_1);
    cond2_16_not_fu_6038_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_15 xor ap_const_lv1_1);
    cond2_17_not_fu_6050_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_16 xor ap_const_lv1_1);
    cond2_18_not_fu_6062_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_17 xor ap_const_lv1_1);
    cond2_19_not_fu_6074_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_18 xor ap_const_lv1_1);
    cond2_1_not_fu_5858_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_0 xor ap_const_lv1_1);
    cond2_20_not_fu_6086_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_19 xor ap_const_lv1_1);
    cond2_21_not_fu_6098_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_20 xor ap_const_lv1_1);
    cond2_22_not_fu_6110_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_21 xor ap_const_lv1_1);
    cond2_23_not_fu_6122_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_22 xor ap_const_lv1_1);
    cond2_24_not_fu_6134_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_23 xor ap_const_lv1_1);
    cond2_25_not_fu_6146_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_24 xor ap_const_lv1_1);
    cond2_26_not_fu_6158_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_25 xor ap_const_lv1_1);
    cond2_27_not_fu_6170_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_26 xor ap_const_lv1_1);
    cond2_28_not_fu_6182_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_27 xor ap_const_lv1_1);
    cond2_29_not_fu_6194_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_28 xor ap_const_lv1_1);
    cond2_2_not_fu_5870_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_1 xor ap_const_lv1_1);
    cond2_30_not_fu_6206_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_29 xor ap_const_lv1_1);
    cond2_31_not_fu_6218_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_30 xor ap_const_lv1_1);
    cond2_32_not_fu_6230_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_31 xor ap_const_lv1_1);
    cond2_33_not_fu_6242_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_32 xor ap_const_lv1_1);
    cond2_34_not_fu_6254_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_33 xor ap_const_lv1_1);
    cond2_35_not_fu_6266_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_34 xor ap_const_lv1_1);
    cond2_36_not_fu_6278_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_35 xor ap_const_lv1_1);
    cond2_37_not_fu_6290_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_36 xor ap_const_lv1_1);
    cond2_38_not_fu_6302_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_37 xor ap_const_lv1_1);
    cond2_39_not_fu_6314_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_38 xor ap_const_lv1_1);
    cond2_3_not_fu_5882_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_2 xor ap_const_lv1_1);
    cond2_40_not_fu_6326_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_39 xor ap_const_lv1_1);
    cond2_41_not_fu_6338_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_40 xor ap_const_lv1_1);
    cond2_42_not_fu_6350_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_41 xor ap_const_lv1_1);
    cond2_43_not_fu_6362_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_42 xor ap_const_lv1_1);
    cond2_44_not_fu_6374_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_43 xor ap_const_lv1_1);
    cond2_45_not_fu_6386_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_44 xor ap_const_lv1_1);
    cond2_46_not_fu_6398_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_45 xor ap_const_lv1_1);
    cond2_47_not_fu_6410_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_46 xor ap_const_lv1_1);
    cond2_48_not_fu_6422_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_47 xor ap_const_lv1_1);
    cond2_49_not_fu_6434_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_48 xor ap_const_lv1_1);
    cond2_4_not_fu_5894_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_3 xor ap_const_lv1_1);
    cond2_50_not_fu_6446_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_49 xor ap_const_lv1_1);
    cond2_51_not_fu_6458_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_50 xor ap_const_lv1_1);
    cond2_52_not_fu_6470_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_51 xor ap_const_lv1_1);
    cond2_53_not_fu_6482_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_52 xor ap_const_lv1_1);
    cond2_54_not_fu_6494_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_53 xor ap_const_lv1_1);
    cond2_55_not_fu_6506_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_54 xor ap_const_lv1_1);
    cond2_56_not_fu_6518_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_55 xor ap_const_lv1_1);
    cond2_57_not_fu_6530_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_56 xor ap_const_lv1_1);
    cond2_58_not_fu_6542_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_57 xor ap_const_lv1_1);
    cond2_59_not_fu_6554_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_58 xor ap_const_lv1_1);
    cond2_5_not_fu_5906_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_4 xor ap_const_lv1_1);
    cond2_60_not_fu_6566_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_59 xor ap_const_lv1_1);
    cond2_6_not_fu_5918_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_5 xor ap_const_lv1_1);
    cond2_7_not_fu_5930_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_6 xor ap_const_lv1_1);
    cond2_8_not_fu_5942_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_7 xor ap_const_lv1_1);
    cond2_9_not_fu_5954_p2 <= (grp_thinningCompare_60_s_fu_3406_ap_return_8 xor ap_const_lv1_1);
    conv_i133_fu_5119_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_i_i_fu_5114_p2),64));
    conv_i221_fu_4090_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_fu_402),64));
    grp_thinningCompare_60_s_fu_3406_ap_start <= grp_thinningCompare_60_s_fu_3406_ap_start_reg;
    icmp_ln1057_fu_4078_p2 <= "1" when (r_V_fu_402 = ap_const_lv9_1E4) else "0";
    icmp_ln487_fu_5192_p2 <= "1" when (tmp_fu_5183_p4 = ap_const_lv8_0) else "0";
    or_ln487_10_fu_5558_p2 <= (phi_ln487_49_reg_2554 or icmp_ln487_fu_5192_p2);
    or_ln487_11_fu_5564_p2 <= (phi_ln487_48_reg_2542 or icmp_ln487_fu_5192_p2);
    or_ln487_12_fu_5570_p2 <= (phi_ln487_47_reg_2530 or icmp_ln487_fu_5192_p2);
    or_ln487_13_fu_5576_p2 <= (phi_ln487_46_reg_2518 or icmp_ln487_fu_5192_p2);
    or_ln487_14_fu_5582_p2 <= (phi_ln487_45_reg_2506 or icmp_ln487_fu_5192_p2);
    or_ln487_15_fu_5588_p2 <= (phi_ln487_44_reg_2494 or icmp_ln487_fu_5192_p2);
    or_ln487_16_fu_5594_p2 <= (phi_ln487_43_reg_2482 or icmp_ln487_fu_5192_p2);
    or_ln487_17_fu_5600_p2 <= (phi_ln487_42_reg_2470 or icmp_ln487_fu_5192_p2);
    or_ln487_18_fu_5606_p2 <= (phi_ln487_41_reg_2458 or icmp_ln487_fu_5192_p2);
    or_ln487_19_fu_5612_p2 <= (phi_ln487_40_reg_2446 or icmp_ln487_fu_5192_p2);
    or_ln487_1_fu_5504_p2 <= (phi_ln487_58_reg_2662 or icmp_ln487_fu_5192_p2);
    or_ln487_20_fu_5618_p2 <= (phi_ln487_39_reg_2434 or icmp_ln487_fu_5192_p2);
    or_ln487_21_fu_5624_p2 <= (phi_ln487_38_reg_2422 or icmp_ln487_fu_5192_p2);
    or_ln487_22_fu_5630_p2 <= (phi_ln487_37_reg_2410 or icmp_ln487_fu_5192_p2);
    or_ln487_23_fu_5636_p2 <= (phi_ln487_36_reg_2398 or icmp_ln487_fu_5192_p2);
    or_ln487_24_fu_5642_p2 <= (phi_ln487_35_reg_2386 or icmp_ln487_fu_5192_p2);
    or_ln487_25_fu_5648_p2 <= (phi_ln487_34_reg_2374 or icmp_ln487_fu_5192_p2);
    or_ln487_26_fu_5654_p2 <= (phi_ln487_33_reg_2362 or icmp_ln487_fu_5192_p2);
    or_ln487_27_fu_5660_p2 <= (phi_ln487_32_reg_2350 or icmp_ln487_fu_5192_p2);
    or_ln487_28_fu_5666_p2 <= (phi_ln487_31_reg_2338 or icmp_ln487_fu_5192_p2);
    or_ln487_29_fu_5672_p2 <= (phi_ln487_30_reg_2326 or icmp_ln487_fu_5192_p2);
    or_ln487_2_fu_5510_p2 <= (phi_ln487_57_reg_2650 or icmp_ln487_fu_5192_p2);
    or_ln487_30_fu_5678_p2 <= (phi_ln487_29_reg_2314 or icmp_ln487_fu_5192_p2);
    or_ln487_31_fu_5684_p2 <= (phi_ln487_28_reg_2302 or icmp_ln487_fu_5192_p2);
    or_ln487_32_fu_5690_p2 <= (phi_ln487_27_reg_2290 or icmp_ln487_fu_5192_p2);
    or_ln487_33_fu_5696_p2 <= (phi_ln487_26_reg_2278 or icmp_ln487_fu_5192_p2);
    or_ln487_34_fu_5702_p2 <= (phi_ln487_25_reg_2266 or icmp_ln487_fu_5192_p2);
    or_ln487_35_fu_5708_p2 <= (phi_ln487_24_reg_2254 or icmp_ln487_fu_5192_p2);
    or_ln487_36_fu_5714_p2 <= (phi_ln487_23_reg_2242 or icmp_ln487_fu_5192_p2);
    or_ln487_37_fu_5720_p2 <= (phi_ln487_22_reg_2230 or icmp_ln487_fu_5192_p2);
    or_ln487_38_fu_5726_p2 <= (phi_ln487_21_reg_2218 or icmp_ln487_fu_5192_p2);
    or_ln487_39_fu_5732_p2 <= (phi_ln487_20_reg_2206 or icmp_ln487_fu_5192_p2);
    or_ln487_3_fu_5516_p2 <= (phi_ln487_56_reg_2638 or icmp_ln487_fu_5192_p2);
    or_ln487_40_fu_5738_p2 <= (phi_ln487_19_reg_2194 or icmp_ln487_fu_5192_p2);
    or_ln487_41_fu_5744_p2 <= (phi_ln487_18_reg_2182 or icmp_ln487_fu_5192_p2);
    or_ln487_42_fu_5750_p2 <= (phi_ln487_17_reg_2170 or icmp_ln487_fu_5192_p2);
    or_ln487_43_fu_5756_p2 <= (phi_ln487_16_reg_2158 or icmp_ln487_fu_5192_p2);
    or_ln487_44_fu_5762_p2 <= (phi_ln487_15_reg_2146 or icmp_ln487_fu_5192_p2);
    or_ln487_45_fu_5768_p2 <= (phi_ln487_14_reg_2134 or icmp_ln487_fu_5192_p2);
    or_ln487_46_fu_5774_p2 <= (phi_ln487_13_reg_2122 or icmp_ln487_fu_5192_p2);
    or_ln487_47_fu_5780_p2 <= (phi_ln487_12_reg_2110 or icmp_ln487_fu_5192_p2);
    or_ln487_48_fu_5786_p2 <= (phi_ln487_11_reg_2098 or icmp_ln487_fu_5192_p2);
    or_ln487_49_fu_5792_p2 <= (phi_ln487_10_reg_2086 or icmp_ln487_fu_5192_p2);
    or_ln487_4_fu_5522_p2 <= (phi_ln487_55_reg_2626 or icmp_ln487_fu_5192_p2);
    or_ln487_50_fu_5798_p2 <= (phi_ln487_9_reg_2074 or icmp_ln487_fu_5192_p2);
    or_ln487_51_fu_5804_p2 <= (phi_ln487_8_reg_2062 or icmp_ln487_fu_5192_p2);
    or_ln487_52_fu_5810_p2 <= (phi_ln487_7_reg_2050 or icmp_ln487_fu_5192_p2);
    or_ln487_53_fu_5816_p2 <= (phi_ln487_6_reg_2038 or icmp_ln487_fu_5192_p2);
    or_ln487_54_fu_5822_p2 <= (phi_ln487_5_reg_2026 or icmp_ln487_fu_5192_p2);
    or_ln487_55_fu_5828_p2 <= (phi_ln487_4_reg_2014 or icmp_ln487_fu_5192_p2);
    or_ln487_56_fu_5834_p2 <= (phi_ln487_3_reg_2002 or icmp_ln487_fu_5192_p2);
    or_ln487_57_fu_5840_p2 <= (phi_ln487_2_reg_1990 or icmp_ln487_fu_5192_p2);
    or_ln487_58_fu_5846_p2 <= (phi_ln487_1_reg_1978 or icmp_ln487_fu_5192_p2);
    or_ln487_59_fu_5852_p2 <= (phi_ln487_reg_1966 or icmp_ln487_fu_5192_p2);
    or_ln487_5_fu_5528_p2 <= (phi_ln487_54_reg_2614 or icmp_ln487_fu_5192_p2);
    or_ln487_6_fu_5534_p2 <= (phi_ln487_53_reg_2602 or icmp_ln487_fu_5192_p2);
    or_ln487_7_fu_5540_p2 <= (phi_ln487_52_reg_2590 or icmp_ln487_fu_5192_p2);
    or_ln487_8_fu_5546_p2 <= (phi_ln487_51_reg_2578 or icmp_ln487_fu_5192_p2);
    or_ln487_9_fu_5552_p2 <= (phi_ln487_50_reg_2566 or icmp_ln487_fu_5192_p2);
    or_ln487_fu_5198_p2 <= (phi_ln487_59_reg_2674 or icmp_ln487_fu_5192_p2);
    phitmp30615_fu_5876_p2 <= (four_conds_reg_2_0_reg_3382 and cond2_2_not_fu_5870_p2);
    phitmp30616_fu_5888_p2 <= (four_conds_reg_3_0_reg_3370 and cond2_3_not_fu_5882_p2);
    phitmp30617_fu_5900_p2 <= (four_conds_reg_4_0_reg_3358 and cond2_4_not_fu_5894_p2);
    phitmp30618_fu_5912_p2 <= (four_conds_reg_5_0_reg_3346 and cond2_5_not_fu_5906_p2);
    phitmp30619_fu_5924_p2 <= (four_conds_reg_6_0_reg_3334 and cond2_6_not_fu_5918_p2);
    phitmp30620_fu_5936_p2 <= (four_conds_reg_7_0_reg_3322 and cond2_7_not_fu_5930_p2);
    phitmp30621_fu_5948_p2 <= (four_conds_reg_8_0_reg_3310 and cond2_8_not_fu_5942_p2);
    phitmp30622_fu_5960_p2 <= (four_conds_reg_9_0_reg_3298 and cond2_9_not_fu_5954_p2);
    phitmp30623_fu_5972_p2 <= (four_conds_reg_10_0_reg_3286 and cond2_10_not_fu_5966_p2);
    phitmp30624_fu_5984_p2 <= (four_conds_reg_11_0_reg_3274 and cond2_11_not_fu_5978_p2);
    phitmp30625_fu_5996_p2 <= (four_conds_reg_12_0_reg_3262 and cond2_12_not_fu_5990_p2);
    phitmp30626_fu_6008_p2 <= (four_conds_reg_13_0_reg_3250 and cond2_13_not_fu_6002_p2);
    phitmp30627_fu_6020_p2 <= (four_conds_reg_14_0_reg_3238 and cond2_14_not_fu_6014_p2);
    phitmp30628_fu_6032_p2 <= (four_conds_reg_15_0_reg_3226 and cond2_15_not_fu_6026_p2);
    phitmp30629_fu_6044_p2 <= (four_conds_reg_16_0_reg_3214 and cond2_16_not_fu_6038_p2);
    phitmp30630_fu_6056_p2 <= (four_conds_reg_17_0_reg_3202 and cond2_17_not_fu_6050_p2);
    phitmp30631_fu_6068_p2 <= (four_conds_reg_18_0_reg_3190 and cond2_18_not_fu_6062_p2);
    phitmp30632_fu_6080_p2 <= (four_conds_reg_19_0_reg_3178 and cond2_19_not_fu_6074_p2);
    phitmp30633_fu_6092_p2 <= (four_conds_reg_20_0_reg_3166 and cond2_20_not_fu_6086_p2);
    phitmp30634_fu_6104_p2 <= (four_conds_reg_21_0_reg_3154 and cond2_21_not_fu_6098_p2);
    phitmp30635_fu_6116_p2 <= (four_conds_reg_22_0_reg_3142 and cond2_22_not_fu_6110_p2);
    phitmp30636_fu_6128_p2 <= (four_conds_reg_23_0_reg_3130 and cond2_23_not_fu_6122_p2);
    phitmp30637_fu_6140_p2 <= (four_conds_reg_24_0_reg_3118 and cond2_24_not_fu_6134_p2);
    phitmp30638_fu_6152_p2 <= (four_conds_reg_25_0_reg_3106 and cond2_25_not_fu_6146_p2);
    phitmp30639_fu_6164_p2 <= (four_conds_reg_26_0_reg_3094 and cond2_26_not_fu_6158_p2);
    phitmp30640_fu_6176_p2 <= (four_conds_reg_27_0_reg_3082 and cond2_27_not_fu_6170_p2);
    phitmp30641_fu_6188_p2 <= (four_conds_reg_28_0_reg_3070 and cond2_28_not_fu_6182_p2);
    phitmp30642_fu_6200_p2 <= (four_conds_reg_29_0_reg_3058 and cond2_29_not_fu_6194_p2);
    phitmp30643_fu_6212_p2 <= (four_conds_reg_30_0_reg_3046 and cond2_30_not_fu_6206_p2);
    phitmp30644_fu_6224_p2 <= (four_conds_reg_31_0_reg_3034 and cond2_31_not_fu_6218_p2);
    phitmp30645_fu_6236_p2 <= (four_conds_reg_32_0_reg_3022 and cond2_32_not_fu_6230_p2);
    phitmp30646_fu_6248_p2 <= (four_conds_reg_33_0_reg_3010 and cond2_33_not_fu_6242_p2);
    phitmp30647_fu_6260_p2 <= (four_conds_reg_34_0_reg_2998 and cond2_34_not_fu_6254_p2);
    phitmp30648_fu_6272_p2 <= (four_conds_reg_35_0_reg_2986 and cond2_35_not_fu_6266_p2);
    phitmp30649_fu_6284_p2 <= (four_conds_reg_36_0_reg_2974 and cond2_36_not_fu_6278_p2);
    phitmp30650_fu_6296_p2 <= (four_conds_reg_37_0_reg_2962 and cond2_37_not_fu_6290_p2);
    phitmp30651_fu_6308_p2 <= (four_conds_reg_38_0_reg_2950 and cond2_38_not_fu_6302_p2);
    phitmp30652_fu_6320_p2 <= (four_conds_reg_39_0_reg_2938 and cond2_39_not_fu_6314_p2);
    phitmp30653_fu_6332_p2 <= (four_conds_reg_40_0_reg_2926 and cond2_40_not_fu_6326_p2);
    phitmp30654_fu_6344_p2 <= (four_conds_reg_41_0_reg_2914 and cond2_41_not_fu_6338_p2);
    phitmp30655_fu_6356_p2 <= (four_conds_reg_42_0_reg_2902 and cond2_42_not_fu_6350_p2);
    phitmp30656_fu_6368_p2 <= (four_conds_reg_43_0_reg_2890 and cond2_43_not_fu_6362_p2);
    phitmp30657_fu_6380_p2 <= (four_conds_reg_44_0_reg_2878 and cond2_44_not_fu_6374_p2);
    phitmp30658_fu_6392_p2 <= (four_conds_reg_45_0_reg_2866 and cond2_45_not_fu_6386_p2);
    phitmp30659_fu_6404_p2 <= (four_conds_reg_46_0_reg_2854 and cond2_46_not_fu_6398_p2);
    phitmp30660_fu_6416_p2 <= (four_conds_reg_47_0_reg_2842 and cond2_47_not_fu_6410_p2);
    phitmp30661_fu_6428_p2 <= (four_conds_reg_48_0_reg_2830 and cond2_48_not_fu_6422_p2);
    phitmp30662_fu_6440_p2 <= (four_conds_reg_49_0_reg_2818 and cond2_49_not_fu_6434_p2);
    phitmp30663_fu_6452_p2 <= (four_conds_reg_50_0_reg_2806 and cond2_50_not_fu_6446_p2);
    phitmp30664_fu_6464_p2 <= (four_conds_reg_51_0_reg_2794 and cond2_51_not_fu_6458_p2);
    phitmp30665_fu_6476_p2 <= (four_conds_reg_52_0_reg_2782 and cond2_52_not_fu_6470_p2);
    phitmp30666_fu_6488_p2 <= (four_conds_reg_53_0_reg_2770 and cond2_53_not_fu_6482_p2);
    phitmp30667_fu_6500_p2 <= (four_conds_reg_54_0_reg_2758 and cond2_54_not_fu_6494_p2);
    phitmp30668_fu_6512_p2 <= (four_conds_reg_55_0_reg_2746 and cond2_55_not_fu_6506_p2);
    phitmp30669_fu_6524_p2 <= (four_conds_reg_56_0_reg_2734 and cond2_56_not_fu_6518_p2);
    phitmp30670_fu_6536_p2 <= (four_conds_reg_57_0_reg_2722 and cond2_57_not_fu_6530_p2);
    phitmp30671_fu_6548_p2 <= (four_conds_reg_58_0_reg_2710 and cond2_58_not_fu_6542_p2);
    phitmp30672_fu_6560_p2 <= (four_conds_reg_59_0_reg_2698 and cond2_59_not_fu_6554_p2);
    phitmp30673_fu_6572_p2 <= (four_conds_reg_60_0_reg_2686 and cond2_60_not_fu_6566_p2);
    phitmp_fu_5864_p2 <= (four_conds_reg_1_0_reg_3394 and cond2_1_not_fu_5858_p2);
    r_V_4_fu_4084_p2 <= std_logic_vector(unsigned(r_V_fu_402) + unsigned(ap_const_lv9_1));
    sub_i_i_fu_5114_p2 <= std_logic_vector(unsigned(r_V_fu_402) + unsigned(ap_const_lv9_1FE));
    tmp_fu_5183_p4 <= r_V_fu_402(8 downto 1);
end behav;
