HDL Testbenches
===============================================================================

.. attention::

   Work-in-progress, not all content has been imported yet.

.. image:: sources/HDL_logo.svg
   :align: center
   :scale: 100%

`Analog Devices Inc. <https://www.analog.com>`_
HDL test benches for various reference design and prototyping systems.
This repository contains HDL code (SystemVerilog) and the required Tcl scripts
to create and build a specific FPGA test bench example design using Xilinx tool
chain.

.. hdl-build-status::

Contents
===============================================================================

.. toctree::
   :maxdepth: 1

   user_guide/index
   library/index
   projects/index
