Classic Timing Analyzer report for g30_lab5
Fri Apr 11 19:02:09 2014
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Setup: 'sw4_8[4]'
  8. Clock Setup: 'sw4_8[3]'
  9. Clock Setup: 'aReset'
 10. Clock Hold: 'clock'
 11. Clock Hold: 'sw4_8[4]'
 12. Clock Hold: 'sw4_8[3]'
 13. Clock Hold: 'aReset'
 14. tsu
 15. tco
 16. th
 17. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                 ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------+---------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                  ; To                                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------+---------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 42.339 ns                        ; DSTsw9                                ; LCD1[1]                                     ; --         ; sw0_3[3] ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 28.480 ns                        ; LCD3[1]                               ; segment2[5]                                 ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 12.800 ns                        ; sw4_8[0]                              ; LCD1[0]                                     ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 16.99 MHz ( period = 58.868 ns ) ; g30_Controller:controller|y_present.D ; LCD1[1]                                     ; clock      ; clock    ; 0            ;
; Clock Setup: 'sw4_8[3]'      ; N/A                                      ; None          ; 22.86 MHz ( period = 43.736 ns ) ; EM_Set[0]                             ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; sw4_8[3]   ; sw4_8[3] ; 0            ;
; Clock Setup: 'sw4_8[4]'      ; N/A                                      ; None          ; 22.93 MHz ( period = 43.604 ns ) ; EM_Set[0]                             ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; sw4_8[4]   ; sw4_8[4] ; 0            ;
; Clock Setup: 'aReset'        ; N/A                                      ; None          ; 33.98 MHz ( period = 29.428 ns ) ; g30_UTC_to_MTC:UTC2MTC|JDD[18]        ; g30_UTC_to_MTC:UTC2MTC|mult[63]             ; aReset     ; aReset   ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; g30_UTC_to_MTC:UTC2MTC|Ndays[11]      ; g30_UTC_to_MTC:UTC2MTC|JDD[51]~_Duplicate_1 ; clock      ; clock    ; 7341         ;
; Clock Hold: 'sw4_8[3]'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ES_Set[0]                             ; g30_UTC_to_MTC:UTC2MTC|JDD[0]~_Duplicate_2  ; sw4_8[3]   ; sw4_8[3] ; 886          ;
; Clock Hold: 'sw4_8[4]'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ES_Set[0]                             ; g30_UTC_to_MTC:UTC2MTC|JDD[0]~_Duplicate_2  ; sw4_8[4]   ; sw4_8[4] ; 890          ;
; Clock Hold: 'aReset'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; g30_UTC_to_MTC:UTC2MTC|mult[26]       ; g30_UTC_to_MTC:UTC2MTC|frac[26]             ; aReset     ; aReset   ; 42           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                       ;                                             ;            ;          ; 9159         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------+---------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; sw4_8[4]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; sw4_8[3]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; aReset          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; sw0_3[2]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; sw0_3[1]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; sw0_3[0]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; sw0_3[3]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                     ; To                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 16.99 MHz ( period = 58.868 ns )                    ; g30_Controller:controller|y_present.D                                                                                    ; LCD1[1]                                     ; clock      ; clock    ; None                        ; None                      ; 40.743 ns               ;
; N/A                                     ; 16.99 MHz ( period = 58.862 ns )                    ; g30_Controller:controller|y_present.D                                                                                    ; LCD1[2]                                     ; clock      ; clock    ; None                        ; None                      ; 40.748 ns               ;
; N/A                                     ; 17.06 MHz ( period = 58.610 ns )                    ; g30_Controller:controller|y_present.D                                                                                    ; LCD1[3]                                     ; clock      ; clock    ; None                        ; None                      ; 40.607 ns               ;
; N/A                                     ; 17.17 MHz ( period = 58.226 ns )                    ; g30_Controller:controller|y_present.D                                                                                    ; LCD2[3]                                     ; clock      ; clock    ; None                        ; None                      ; 40.463 ns               ;
; N/A                                     ; 17.28 MHz ( period = 57.854 ns )                    ; g30_Controller:controller|y_present.D                                                                                    ; LCD2[2]                                     ; clock      ; clock    ; None                        ; None                      ; 40.268 ns               ;
; N/A                                     ; 17.29 MHz ( period = 57.830 ns )                    ; g30_Controller:controller|y_present.D                                                                                    ; LCD2[1]                                     ; clock      ; clock    ; None                        ; None                      ; 40.244 ns               ;
; N/A                                     ; 17.59 MHz ( period = 56.838 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[1] ; LCD1[1]                                     ; clock      ; clock    ; None                        ; None                      ; 40.203 ns               ;
; N/A                                     ; 17.60 MHz ( period = 56.832 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[1] ; LCD1[2]                                     ; clock      ; clock    ; None                        ; None                      ; 40.208 ns               ;
; N/A                                     ; 17.64 MHz ( period = 56.698 ns )                    ; EM_Set[0]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; clock      ; clock    ; None                        ; None                      ; 30.994 ns               ;
; N/A                                     ; 17.67 MHz ( period = 56.580 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[1] ; LCD1[3]                                     ; clock      ; clock    ; None                        ; None                      ; 40.067 ns               ;
; N/A                                     ; 17.70 MHz ( period = 56.504 ns )                    ; g30_YMD_Counter:EarthYMD|month_inter[2]~_emulated                                                                        ; LCD1[1]                                     ; clock      ; clock    ; None                        ; None                      ; 40.034 ns               ;
; N/A                                     ; 17.70 MHz ( period = 56.498 ns )                    ; g30_YMD_Counter:EarthYMD|month_inter[2]~_emulated                                                                        ; LCD1[2]                                     ; clock      ; clock    ; None                        ; None                      ; 40.039 ns               ;
; N/A                                     ; 17.72 MHz ( period = 56.442 ns )                    ; EM_Set[0]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[37]              ; clock      ; clock    ; None                        ; None                      ; 30.866 ns               ;
; N/A                                     ; 17.72 MHz ( period = 56.438 ns )                    ; EM_Set[0]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[39]              ; clock      ; clock    ; None                        ; None                      ; 30.864 ns               ;
; N/A                                     ; 17.72 MHz ( period = 56.438 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[0] ; LCD1[1]                                     ; clock      ; clock    ; None                        ; None                      ; 40.004 ns               ;
; N/A                                     ; 17.72 MHz ( period = 56.432 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[0] ; LCD1[2]                                     ; clock      ; clock    ; None                        ; None                      ; 40.009 ns               ;
; N/A                                     ; 17.74 MHz ( period = 56.368 ns )                    ; g30_YMD_Counter:EarthYMD|month_inter[0]~_emulated                                                                        ; LCD1[1]                                     ; clock      ; clock    ; None                        ; None                      ; 39.965 ns               ;
; N/A                                     ; 17.74 MHz ( period = 56.366 ns )                    ; EM_Set[0]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[39]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 30.830 ns               ;
; N/A                                     ; 17.74 MHz ( period = 56.362 ns )                    ; g30_YMD_Counter:EarthYMD|month_inter[0]~_emulated                                                                        ; LCD1[2]                                     ; clock      ; clock    ; None                        ; None                      ; 39.970 ns               ;
; N/A                                     ; 17.78 MHz ( period = 56.246 ns )                    ; g30_YMD_Counter:EarthYMD|month_inter[2]~_emulated                                                                        ; LCD1[3]                                     ; clock      ; clock    ; None                        ; None                      ; 39.898 ns               ;
; N/A                                     ; 17.79 MHz ( period = 56.196 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[1] ; LCD2[3]                                     ; clock      ; clock    ; None                        ; None                      ; 39.923 ns               ;
; N/A                                     ; 17.80 MHz ( period = 56.180 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[0] ; LCD1[3]                                     ; clock      ; clock    ; None                        ; None                      ; 39.868 ns               ;
; N/A                                     ; 17.82 MHz ( period = 56.110 ns )                    ; g30_YMD_Counter:EarthYMD|month_inter[0]~_emulated                                                                        ; LCD1[3]                                     ; clock      ; clock    ; None                        ; None                      ; 39.829 ns               ;
; N/A                                     ; 17.83 MHz ( period = 56.086 ns )                    ; EM_Set[0]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[35]              ; clock      ; clock    ; None                        ; None                      ; 30.690 ns               ;
; N/A                                     ; 17.84 MHz ( period = 56.044 ns )                    ; EM_Set[0]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[38]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 30.669 ns               ;
; N/A                                     ; 17.85 MHz ( period = 56.038 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[1] ; LCD1[1]                                     ; clock      ; clock    ; None                        ; None                      ; 39.804 ns               ;
; N/A                                     ; 17.85 MHz ( period = 56.032 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[1] ; LCD1[2]                                     ; clock      ; clock    ; None                        ; None                      ; 39.809 ns               ;
; N/A                                     ; 17.87 MHz ( period = 55.962 ns )                    ; EM_Set[3]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; clock      ; clock    ; None                        ; None                      ; 30.629 ns               ;
; N/A                                     ; 17.90 MHz ( period = 55.870 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[2] ; LCD1[1]                                     ; clock      ; clock    ; None                        ; None                      ; 39.719 ns               ;
; N/A                                     ; 17.90 MHz ( period = 55.864 ns )                    ; EM_Set[0]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[37]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 30.579 ns               ;
; N/A                                     ; 17.90 MHz ( period = 55.864 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[2] ; LCD1[2]                                     ; clock      ; clock    ; None                        ; None                      ; 39.724 ns               ;
; N/A                                     ; 17.90 MHz ( period = 55.862 ns )                    ; g30_YMD_Counter:EarthYMD|month_inter[2]~_emulated                                                                        ; LCD2[3]                                     ; clock      ; clock    ; None                        ; None                      ; 39.754 ns               ;
; N/A                                     ; 17.91 MHz ( period = 55.824 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[1] ; LCD2[2]                                     ; clock      ; clock    ; None                        ; None                      ; 39.728 ns               ;
; N/A                                     ; 17.92 MHz ( period = 55.800 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[1] ; LCD2[1]                                     ; clock      ; clock    ; None                        ; None                      ; 39.704 ns               ;
; N/A                                     ; 17.92 MHz ( period = 55.796 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[0] ; LCD2[3]                                     ; clock      ; clock    ; None                        ; None                      ; 39.724 ns               ;
; N/A                                     ; 17.93 MHz ( period = 55.780 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[1] ; LCD1[3]                                     ; clock      ; clock    ; None                        ; None                      ; 39.668 ns               ;
; N/A                                     ; 17.93 MHz ( period = 55.768 ns )                    ; EM_Set[0]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[36]              ; clock      ; clock    ; None                        ; None                      ; 30.529 ns               ;
; N/A                                     ; 17.94 MHz ( period = 55.726 ns )                    ; g30_YMD_Counter:EarthYMD|month_inter[0]~_emulated                                                                        ; LCD2[3]                                     ; clock      ; clock    ; None                        ; None                      ; 39.685 ns               ;
; N/A                                     ; 17.95 MHz ( period = 55.710 ns )                    ; EM_Set[0]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[36]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 30.502 ns               ;
; N/A                                     ; 17.95 MHz ( period = 55.706 ns )                    ; EM_Set[3]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[37]              ; clock      ; clock    ; None                        ; None                      ; 30.501 ns               ;
; N/A                                     ; 17.95 MHz ( period = 55.702 ns )                    ; EM_Set[3]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[39]              ; clock      ; clock    ; None                        ; None                      ; 30.499 ns               ;
; N/A                                     ; 17.97 MHz ( period = 55.646 ns )                    ; EM_Set[0]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[32]              ; clock      ; clock    ; None                        ; None                      ; 30.470 ns               ;
; N/A                                     ; 17.98 MHz ( period = 55.630 ns )                    ; EM_Set[3]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[39]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 30.465 ns               ;
; N/A                                     ; 17.98 MHz ( period = 55.612 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[2] ; LCD1[3]                                     ; clock      ; clock    ; None                        ; None                      ; 39.583 ns               ;
; N/A                                     ; 17.99 MHz ( period = 55.584 ns )                    ; EM_Set[2]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; clock      ; clock    ; None                        ; None                      ; 30.445 ns               ;
; N/A                                     ; 18.00 MHz ( period = 55.566 ns )                    ; g30_YMD_Counter:EarthYMD|month_inter[3]~_emulated                                                                        ; LCD1[1]                                     ; clock      ; clock    ; None                        ; None                      ; 39.570 ns               ;
; N/A                                     ; 18.00 MHz ( period = 55.560 ns )                    ; g30_YMD_Counter:EarthYMD|month_inter[3]~_emulated                                                                        ; LCD1[2]                                     ; clock      ; clock    ; None                        ; None                      ; 39.575 ns               ;
; N/A                                     ; 18.00 MHz ( period = 55.544 ns )                    ; g30_Controller:controller|y_present.D                                                                                    ; LCD2[0]                                     ; clock      ; clock    ; None                        ; None                      ; 39.078 ns               ;
; N/A                                     ; 18.02 MHz ( period = 55.490 ns )                    ; g30_YMD_Counter:EarthYMD|month_inter[2]~_emulated                                                                        ; LCD2[2]                                     ; clock      ; clock    ; None                        ; None                      ; 39.559 ns               ;
; N/A                                     ; 18.03 MHz ( period = 55.474 ns )                    ; EM_Set[0]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[31]              ; clock      ; clock    ; None                        ; None                      ; 30.384 ns               ;
; N/A                                     ; 18.03 MHz ( period = 55.466 ns )                    ; g30_YMD_Counter:EarthYMD|month_inter[2]~_emulated                                                                        ; LCD2[1]                                     ; clock      ; clock    ; None                        ; None                      ; 39.535 ns               ;
; N/A                                     ; 18.04 MHz ( period = 55.436 ns )                    ; EM_Set[0]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[35]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 30.363 ns               ;
; N/A                                     ; 18.04 MHz ( period = 55.424 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[0] ; LCD2[2]                                     ; clock      ; clock    ; None                        ; None                      ; 39.529 ns               ;
; N/A                                     ; 18.05 MHz ( period = 55.406 ns )                    ; EM_Set[0]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[34]              ; clock      ; clock    ; None                        ; None                      ; 30.350 ns               ;
; N/A                                     ; 18.05 MHz ( period = 55.400 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[0] ; LCD2[1]                                     ; clock      ; clock    ; None                        ; None                      ; 39.505 ns               ;
; N/A                                     ; 18.05 MHz ( period = 55.396 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[1] ; LCD2[3]                                     ; clock      ; clock    ; None                        ; None                      ; 39.524 ns               ;
; N/A                                     ; 18.05 MHz ( period = 55.392 ns )                    ; EM_Set[1]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; clock      ; clock    ; None                        ; None                      ; 30.344 ns               ;
; N/A                                     ; 18.07 MHz ( period = 55.354 ns )                    ; g30_YMD_Counter:EarthYMD|month_inter[0]~_emulated                                                                        ; LCD2[2]                                     ; clock      ; clock    ; None                        ; None                      ; 39.490 ns               ;
; N/A                                     ; 18.07 MHz ( period = 55.350 ns )                    ; EM_Set[3]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[35]              ; clock      ; clock    ; None                        ; None                      ; 30.325 ns               ;
; N/A                                     ; 18.07 MHz ( period = 55.330 ns )                    ; g30_YMD_Counter:EarthYMD|month_inter[0]~_emulated                                                                        ; LCD2[1]                                     ; clock      ; clock    ; None                        ; None                      ; 39.466 ns               ;
; N/A                                     ; 18.07 MHz ( period = 55.328 ns )                    ; EM_Set[2]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[37]              ; clock      ; clock    ; None                        ; None                      ; 30.317 ns               ;
; N/A                                     ; 18.08 MHz ( period = 55.324 ns )                    ; EM_Set[2]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[39]              ; clock      ; clock    ; None                        ; None                      ; 30.315 ns               ;
; N/A                                     ; 18.08 MHz ( period = 55.308 ns )                    ; EM_Set[3]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[38]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 30.304 ns               ;
; N/A                                     ; 18.08 MHz ( period = 55.308 ns )                    ; g30_YMD_Counter:EarthYMD|month_inter[3]~_emulated                                                                        ; LCD1[3]                                     ; clock      ; clock    ; None                        ; None                      ; 39.434 ns               ;
; N/A                                     ; 18.10 MHz ( period = 55.252 ns )                    ; EM_Set[2]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[39]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 30.281 ns               ;
; N/A                                     ; 18.10 MHz ( period = 55.246 ns )                    ; EM_Set[0]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[34]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 30.268 ns               ;
; N/A                                     ; 18.11 MHz ( period = 55.228 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[2] ; LCD2[3]                                     ; clock      ; clock    ; None                        ; None                      ; 39.439 ns               ;
; N/A                                     ; 18.12 MHz ( period = 55.182 ns )                    ; EM_Set[0]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[33]              ; clock      ; clock    ; None                        ; None                      ; 30.238 ns               ;
; N/A                                     ; 18.14 MHz ( period = 55.136 ns )                    ; EM_Set[1]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[37]              ; clock      ; clock    ; None                        ; None                      ; 30.216 ns               ;
; N/A                                     ; 18.14 MHz ( period = 55.132 ns )                    ; EM_Set[1]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[39]              ; clock      ; clock    ; None                        ; None                      ; 30.214 ns               ;
; N/A                                     ; 18.14 MHz ( period = 55.128 ns )                    ; EM_Set[3]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[37]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 30.214 ns               ;
; N/A                                     ; 18.16 MHz ( period = 55.076 ns )                    ; g30_YMD_Counter:EarthYMD|month_inter[1]~_emulated                                                                        ; LCD1[1]                                     ; clock      ; clock    ; None                        ; None                      ; 39.325 ns               ;
; N/A                                     ; 18.16 MHz ( period = 55.070 ns )                    ; g30_YMD_Counter:EarthYMD|month_inter[1]~_emulated                                                                        ; LCD1[2]                                     ; clock      ; clock    ; None                        ; None                      ; 39.330 ns               ;
; N/A                                     ; 18.16 MHz ( period = 55.060 ns )                    ; EM_Set[1]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[39]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 30.180 ns               ;
; N/A                                     ; 18.17 MHz ( period = 55.032 ns )                    ; EM_Set[3]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[36]              ; clock      ; clock    ; None                        ; None                      ; 30.164 ns               ;
; N/A                                     ; 18.17 MHz ( period = 55.024 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[1] ; LCD2[2]                                     ; clock      ; clock    ; None                        ; None                      ; 39.329 ns               ;
; N/A                                     ; 18.18 MHz ( period = 55.000 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[1] ; LCD2[1]                                     ; clock      ; clock    ; None                        ; None                      ; 39.305 ns               ;
; N/A                                     ; 18.19 MHz ( period = 54.986 ns )                    ; EM_Set[0]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[30]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 30.138 ns               ;
; N/A                                     ; 18.19 MHz ( period = 54.974 ns )                    ; EM_Set[3]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[36]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 30.137 ns               ;
; N/A                                     ; 18.19 MHz ( period = 54.972 ns )                    ; EM_Set[2]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[35]              ; clock      ; clock    ; None                        ; None                      ; 30.141 ns               ;
; N/A                                     ; 18.20 MHz ( period = 54.950 ns )                    ; EM_Set[0]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[32]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 30.120 ns               ;
; N/A                                     ; 18.20 MHz ( period = 54.930 ns )                    ; EM_Set[2]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[38]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 30.120 ns               ;
; N/A                                     ; 18.21 MHz ( period = 54.928 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[2] ; LCD1[1]                                     ; clock      ; clock    ; None                        ; None                      ; 39.249 ns               ;
; N/A                                     ; 18.21 MHz ( period = 54.924 ns )                    ; g30_YMD_Counter:EarthYMD|month_inter[3]~_emulated                                                                        ; LCD2[3]                                     ; clock      ; clock    ; None                        ; None                      ; 39.290 ns               ;
; N/A                                     ; 18.21 MHz ( period = 54.922 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[2] ; LCD1[2]                                     ; clock      ; clock    ; None                        ; None                      ; 39.254 ns               ;
; N/A                                     ; 18.21 MHz ( period = 54.910 ns )                    ; EM_Set[3]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[32]              ; clock      ; clock    ; None                        ; None                      ; 30.105 ns               ;
; N/A                                     ; 18.22 MHz ( period = 54.884 ns )                    ; EM_Set[0]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[29]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 30.087 ns               ;
; N/A                                     ; 18.23 MHz ( period = 54.856 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[2] ; LCD2[2]                                     ; clock      ; clock    ; None                        ; None                      ; 39.244 ns               ;
; N/A                                     ; 18.24 MHz ( period = 54.832 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[2] ; LCD2[1]                                     ; clock      ; clock    ; None                        ; None                      ; 39.220 ns               ;
; N/A                                     ; 18.24 MHz ( period = 54.818 ns )                    ; g30_YMD_Counter:EarthYMD|month_inter[1]~_emulated                                                                        ; LCD1[3]                                     ; clock      ; clock    ; None                        ; None                      ; 39.189 ns               ;
; N/A                                     ; 18.25 MHz ( period = 54.780 ns )                    ; EM_Set[1]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[35]              ; clock      ; clock    ; None                        ; None                      ; 30.040 ns               ;
; N/A                                     ; 18.26 MHz ( period = 54.750 ns )                    ; EM_Set[2]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[37]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 30.030 ns               ;
; N/A                                     ; 18.27 MHz ( period = 54.738 ns )                    ; EM_Set[3]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[31]              ; clock      ; clock    ; None                        ; None                      ; 30.019 ns               ;
; N/A                                     ; 18.27 MHz ( period = 54.738 ns )                    ; EM_Set[1]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[38]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 30.019 ns               ;
; N/A                                     ; 18.28 MHz ( period = 54.700 ns )                    ; EM_Set[3]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[35]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.998 ns               ;
; N/A                                     ; 18.29 MHz ( period = 54.670 ns )                    ; EM_Set[3]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[34]              ; clock      ; clock    ; None                        ; None                      ; 29.985 ns               ;
; N/A                                     ; 18.29 MHz ( period = 54.670 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[2] ; LCD1[3]                                     ; clock      ; clock    ; None                        ; None                      ; 39.113 ns               ;
; N/A                                     ; 18.30 MHz ( period = 54.654 ns )                    ; EM_Set[2]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[36]              ; clock      ; clock    ; None                        ; None                      ; 29.980 ns               ;
; N/A                                     ; 18.31 MHz ( period = 54.608 ns )                    ; g30_YMD_Counter:EarthYMD|year_inter[0]~_emulated                                                                         ; LCD1[1]                                     ; clock      ; clock    ; None                        ; None                      ; 39.085 ns               ;
; N/A                                     ; 18.31 MHz ( period = 54.602 ns )                    ; g30_YMD_Counter:EarthYMD|year_inter[0]~_emulated                                                                         ; LCD1[2]                                     ; clock      ; clock    ; None                        ; None                      ; 39.090 ns               ;
; N/A                                     ; 18.32 MHz ( period = 54.596 ns )                    ; EM_Set[2]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[36]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.953 ns               ;
; N/A                                     ; 18.33 MHz ( period = 54.558 ns )                    ; EM_Set[1]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[37]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.929 ns               ;
; N/A                                     ; 18.33 MHz ( period = 54.552 ns )                    ; g30_YMD_Counter:EarthYMD|month_inter[3]~_emulated                                                                        ; LCD2[2]                                     ; clock      ; clock    ; None                        ; None                      ; 39.095 ns               ;
; N/A                                     ; 18.34 MHz ( period = 54.538 ns )                    ; EM_Set[5]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; clock      ; clock    ; None                        ; None                      ; 29.920 ns               ;
; N/A                                     ; 18.34 MHz ( period = 54.532 ns )                    ; EM_Set[2]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[32]              ; clock      ; clock    ; None                        ; None                      ; 29.921 ns               ;
; N/A                                     ; 18.34 MHz ( period = 54.530 ns )                    ; EM_Set[0]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[33]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.910 ns               ;
; N/A                                     ; 18.34 MHz ( period = 54.528 ns )                    ; g30_YMD_Counter:EarthYMD|month_inter[3]~_emulated                                                                        ; LCD2[1]                                     ; clock      ; clock    ; None                        ; None                      ; 39.071 ns               ;
; N/A                                     ; 18.35 MHz ( period = 54.510 ns )                    ; EM_Set[3]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[34]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.903 ns               ;
; N/A                                     ; 18.35 MHz ( period = 54.502 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[0] ; LCD1[1]                                     ; clock      ; clock    ; None                        ; None                      ; 39.035 ns               ;
; N/A                                     ; 18.35 MHz ( period = 54.496 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[0] ; LCD1[2]                                     ; clock      ; clock    ; None                        ; None                      ; 39.040 ns               ;
; N/A                                     ; 18.36 MHz ( period = 54.476 ns )                    ; g30_YMD_Counter:EarthYMD|year_inter[2]~_emulated                                                                         ; LCD1[1]                                     ; clock      ; clock    ; None                        ; None                      ; 39.023 ns               ;
; N/A                                     ; 18.36 MHz ( period = 54.470 ns )                    ; g30_YMD_Counter:EarthYMD|year_inter[2]~_emulated                                                                         ; LCD1[2]                                     ; clock      ; clock    ; None                        ; None                      ; 39.028 ns               ;
; N/A                                     ; 18.36 MHz ( period = 54.462 ns )                    ; EM_Set[1]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[36]              ; clock      ; clock    ; None                        ; None                      ; 29.879 ns               ;
; N/A                                     ; 18.37 MHz ( period = 54.446 ns )                    ; EM_Set[3]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[33]              ; clock      ; clock    ; None                        ; None                      ; 29.873 ns               ;
; N/A                                     ; 18.37 MHz ( period = 54.434 ns )                    ; g30_YMD_Counter:EarthYMD|month_inter[1]~_emulated                                                                        ; LCD2[3]                                     ; clock      ; clock    ; None                        ; None                      ; 39.045 ns               ;
; N/A                                     ; 18.38 MHz ( period = 54.404 ns )                    ; EM_Set[1]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[36]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.852 ns               ;
; N/A                                     ; 18.39 MHz ( period = 54.384 ns )                    ; EM_Set[4]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; clock      ; clock    ; None                        ; None                      ; 29.840 ns               ;
; N/A                                     ; 18.39 MHz ( period = 54.372 ns )                    ; g30_YMD_Counter:EarthYMD|year_inter[6]~_emulated                                                                         ; LCD1[1]                                     ; clock      ; clock    ; None                        ; None                      ; 38.972 ns               ;
; N/A                                     ; 18.39 MHz ( period = 54.366 ns )                    ; g30_YMD_Counter:EarthYMD|year_inter[6]~_emulated                                                                         ; LCD1[2]                                     ; clock      ; clock    ; None                        ; None                      ; 38.977 ns               ;
; N/A                                     ; 18.40 MHz ( period = 54.360 ns )                    ; EM_Set[2]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[31]              ; clock      ; clock    ; None                        ; None                      ; 29.835 ns               ;
; N/A                                     ; 18.40 MHz ( period = 54.350 ns )                    ; g30_YMD_Counter:EarthYMD|year_inter[0]~_emulated                                                                         ; LCD1[3]                                     ; clock      ; clock    ; None                        ; None                      ; 38.949 ns               ;
; N/A                                     ; 18.40 MHz ( period = 54.340 ns )                    ; EM_Set[1]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[32]              ; clock      ; clock    ; None                        ; None                      ; 29.820 ns               ;
; N/A                                     ; 18.41 MHz ( period = 54.322 ns )                    ; EM_Set[2]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[35]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.814 ns               ;
; N/A                                     ; 18.42 MHz ( period = 54.292 ns )                    ; EM_Set[2]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[34]              ; clock      ; clock    ; None                        ; None                      ; 29.801 ns               ;
; N/A                                     ; 18.42 MHz ( period = 54.286 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[3] ; LCD1[1]                                     ; clock      ; clock    ; None                        ; None                      ; 38.927 ns               ;
; N/A                                     ; 18.42 MHz ( period = 54.286 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[2] ; LCD2[3]                                     ; clock      ; clock    ; None                        ; None                      ; 38.969 ns               ;
; N/A                                     ; 18.42 MHz ( period = 54.282 ns )                    ; EM_Set[5]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[37]              ; clock      ; clock    ; None                        ; None                      ; 29.792 ns               ;
; N/A                                     ; 18.42 MHz ( period = 54.280 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[3] ; LCD1[2]                                     ; clock      ; clock    ; None                        ; None                      ; 38.932 ns               ;
; N/A                                     ; 18.42 MHz ( period = 54.278 ns )                    ; EM_Set[5]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[39]              ; clock      ; clock    ; None                        ; None                      ; 29.790 ns               ;
; N/A                                     ; 18.43 MHz ( period = 54.250 ns )                    ; EM_Set[3]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[30]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.773 ns               ;
; N/A                                     ; 18.43 MHz ( period = 54.246 ns )                    ; g30_YMD_Counter:EarthYMD|year_inter[3]~_emulated                                                                         ; LCD1[1]                                     ; clock      ; clock    ; None                        ; None                      ; 38.907 ns               ;
; N/A                                     ; 18.44 MHz ( period = 54.244 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[0] ; LCD1[3]                                     ; clock      ; clock    ; None                        ; None                      ; 38.899 ns               ;
; N/A                                     ; 18.44 MHz ( period = 54.240 ns )                    ; g30_YMD_Counter:EarthYMD|year_inter[3]~_emulated                                                                         ; LCD1[2]                                     ; clock      ; clock    ; None                        ; None                      ; 38.912 ns               ;
; N/A                                     ; 18.44 MHz ( period = 54.218 ns )                    ; g30_YMD_Counter:EarthYMD|year_inter[2]~_emulated                                                                         ; LCD1[3]                                     ; clock      ; clock    ; None                        ; None                      ; 38.887 ns               ;
; N/A                                     ; 18.45 MHz ( period = 54.214 ns )                    ; EM_Set[3]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[32]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.755 ns               ;
; N/A                                     ; 18.45 MHz ( period = 54.206 ns )                    ; EM_Set[5]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[39]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.756 ns               ;
; N/A                                     ; 18.45 MHz ( period = 54.200 ns )                    ; EM_Set[0]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[31]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.745 ns               ;
; N/A                                     ; 18.46 MHz ( period = 54.168 ns )                    ; EM_Set[1]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[31]              ; clock      ; clock    ; None                        ; None                      ; 29.734 ns               ;
; N/A                                     ; 18.47 MHz ( period = 54.148 ns )                    ; EM_Set[3]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[29]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.722 ns               ;
; N/A                                     ; 18.47 MHz ( period = 54.132 ns )                    ; EM_Set[2]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[34]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.719 ns               ;
; N/A                                     ; 18.47 MHz ( period = 54.130 ns )                    ; EM_Set[1]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[35]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.713 ns               ;
; N/A                                     ; 18.47 MHz ( period = 54.128 ns )                    ; EM_Set[4]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[37]              ; clock      ; clock    ; None                        ; None                      ; 29.712 ns               ;
; N/A                                     ; 18.48 MHz ( period = 54.124 ns )                    ; EM_Set[4]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[39]              ; clock      ; clock    ; None                        ; None                      ; 29.710 ns               ;
; N/A                                     ; 18.48 MHz ( period = 54.114 ns )                    ; g30_YMD_Counter:EarthYMD|year_inter[6]~_emulated                                                                         ; LCD1[3]                                     ; clock      ; clock    ; None                        ; None                      ; 38.836 ns               ;
; N/A                                     ; 18.48 MHz ( period = 54.100 ns )                    ; EM_Set[1]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[34]              ; clock      ; clock    ; None                        ; None                      ; 29.700 ns               ;
; N/A                                     ; 18.49 MHz ( period = 54.090 ns )                    ; g30_YMD_Counter:EarthYMD|year_inter[4]~_emulated                                                                         ; LCD1[1]                                     ; clock      ; clock    ; None                        ; None                      ; 38.829 ns               ;
; N/A                                     ; 18.49 MHz ( period = 54.084 ns )                    ; g30_YMD_Counter:EarthYMD|year_inter[4]~_emulated                                                                         ; LCD1[2]                                     ; clock      ; clock    ; None                        ; None                      ; 38.834 ns               ;
; N/A                                     ; 18.50 MHz ( period = 54.068 ns )                    ; EM_Set[2]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[33]              ; clock      ; clock    ; None                        ; None                      ; 29.689 ns               ;
; N/A                                     ; 18.50 MHz ( period = 54.062 ns )                    ; g30_YMD_Counter:EarthYMD|month_inter[1]~_emulated                                                                        ; LCD2[2]                                     ; clock      ; clock    ; None                        ; None                      ; 38.850 ns               ;
; N/A                                     ; 18.50 MHz ( period = 54.052 ns )                    ; EM_Set[4]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[39]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.676 ns               ;
; N/A                                     ; 18.51 MHz ( period = 54.038 ns )                    ; g30_YMD_Counter:EarthYMD|month_inter[1]~_emulated                                                                        ; LCD2[1]                                     ; clock      ; clock    ; None                        ; None                      ; 38.826 ns               ;
; N/A                                     ; 18.51 MHz ( period = 54.028 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[3] ; LCD1[3]                                     ; clock      ; clock    ; None                        ; None                      ; 38.791 ns               ;
; N/A                                     ; 18.52 MHz ( period = 53.988 ns )                    ; g30_YMD_Counter:EarthYMD|year_inter[3]~_emulated                                                                         ; LCD1[3]                                     ; clock      ; clock    ; None                        ; None                      ; 38.771 ns               ;
; N/A                                     ; 18.53 MHz ( period = 53.966 ns )                    ; g30_YMD_Counter:EarthYMD|year_inter[0]~_emulated                                                                         ; LCD2[3]                                     ; clock      ; clock    ; None                        ; None                      ; 38.805 ns               ;
; N/A                                     ; 18.54 MHz ( period = 53.940 ns )                    ; EM_Set[1]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[34]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.618 ns               ;
; N/A                                     ; 18.54 MHz ( period = 53.926 ns )                    ; EM_Set[5]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[35]              ; clock      ; clock    ; None                        ; None                      ; 29.616 ns               ;
; N/A                                     ; 18.55 MHz ( period = 53.914 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[2] ; LCD2[2]                                     ; clock      ; clock    ; None                        ; None                      ; 38.774 ns               ;
; N/A                                     ; 18.56 MHz ( period = 53.890 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[2] ; LCD2[1]                                     ; clock      ; clock    ; None                        ; None                      ; 38.750 ns               ;
; N/A                                     ; 18.56 MHz ( period = 53.884 ns )                    ; EM_Set[5]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[38]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.595 ns               ;
; N/A                                     ; 18.56 MHz ( period = 53.876 ns )                    ; EM_Set[1]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[33]              ; clock      ; clock    ; None                        ; None                      ; 29.588 ns               ;
; N/A                                     ; 18.56 MHz ( period = 53.872 ns )                    ; EM_Set[2]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[30]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.589 ns               ;
; N/A                                     ; 18.57 MHz ( period = 53.860 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[0] ; LCD2[3]                                     ; clock      ; clock    ; None                        ; None                      ; 38.755 ns               ;
; N/A                                     ; 18.57 MHz ( period = 53.836 ns )                    ; EM_Set[2]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[32]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.571 ns               ;
; N/A                                     ; 18.58 MHz ( period = 53.834 ns )                    ; g30_YMD_Counter:EarthYMD|year_inter[2]~_emulated                                                                         ; LCD2[3]                                     ; clock      ; clock    ; None                        ; None                      ; 38.743 ns               ;
; N/A                                     ; 18.58 MHz ( period = 53.832 ns )                    ; g30_YMD_Counter:EarthYMD|year_inter[4]~_emulated                                                                         ; LCD1[3]                                     ; clock      ; clock    ; None                        ; None                      ; 38.693 ns               ;
; N/A                                     ; 18.59 MHz ( period = 53.796 ns )                    ; EM_Set[0]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[30]              ; clock      ; clock    ; None                        ; None                      ; 29.545 ns               ;
; N/A                                     ; 18.59 MHz ( period = 53.794 ns )                    ; EM_Set[3]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[33]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.545 ns               ;
; N/A                                     ; 18.60 MHz ( period = 53.772 ns )                    ; EM_Set[4]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[35]              ; clock      ; clock    ; None                        ; None                      ; 29.536 ns               ;
; N/A                                     ; 18.60 MHz ( period = 53.770 ns )                    ; EM_Set[2]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[29]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.538 ns               ;
; N/A                                     ; 18.61 MHz ( period = 53.730 ns )                    ; EM_Set[4]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[38]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.515 ns               ;
; N/A                                     ; 18.61 MHz ( period = 53.730 ns )                    ; g30_YMD_Counter:EarthYMD|year_inter[6]~_emulated                                                                         ; LCD2[3]                                     ; clock      ; clock    ; None                        ; None                      ; 38.692 ns               ;
; N/A                                     ; 18.62 MHz ( period = 53.704 ns )                    ; EM_Set[5]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[37]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.505 ns               ;
; N/A                                     ; 18.63 MHz ( period = 53.682 ns )                    ; g30_YMD_Counter:EarthYMD|year_inter[1]~_emulated                                                                         ; LCD1[1]                                     ; clock      ; clock    ; None                        ; None                      ; 38.622 ns               ;
; N/A                                     ; 18.63 MHz ( period = 53.680 ns )                    ; EM_Set[1]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[30]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.488 ns               ;
; N/A                                     ; 18.63 MHz ( period = 53.676 ns )                    ; g30_YMD_Counter:EarthYMD|year_inter[1]~_emulated                                                                         ; LCD1[2]                                     ; clock      ; clock    ; None                        ; None                      ; 38.627 ns               ;
; N/A                                     ; 18.64 MHz ( period = 53.644 ns )                    ; EM_Set[1]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[32]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.470 ns               ;
; N/A                                     ; 18.64 MHz ( period = 53.644 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[3] ; LCD2[3]                                     ; clock      ; clock    ; None                        ; None                      ; 38.647 ns               ;
; N/A                                     ; 18.65 MHz ( period = 53.614 ns )                    ; EM_Set[0]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[29]              ; clock      ; clock    ; None                        ; None                      ; 29.454 ns               ;
; N/A                                     ; 18.65 MHz ( period = 53.608 ns )                    ; EM_Set[5]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[36]              ; clock      ; clock    ; None                        ; None                      ; 29.455 ns               ;
; N/A                                     ; 18.66 MHz ( period = 53.604 ns )                    ; g30_YMD_Counter:EarthYMD|year_inter[3]~_emulated                                                                         ; LCD2[3]                                     ; clock      ; clock    ; None                        ; None                      ; 38.627 ns               ;
; N/A                                     ; 18.66 MHz ( period = 53.594 ns )                    ; g30_YMD_Counter:EarthYMD|year_inter[0]~_emulated                                                                         ; LCD2[2]                                     ; clock      ; clock    ; None                        ; None                      ; 38.610 ns               ;
; N/A                                     ; 18.66 MHz ( period = 53.578 ns )                    ; EM_Set[1]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[29]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.437 ns               ;
; N/A                                     ; 18.67 MHz ( period = 53.570 ns )                    ; g30_YMD_Counter:EarthYMD|year_inter[0]~_emulated                                                                         ; LCD2[1]                                     ; clock      ; clock    ; None                        ; None                      ; 38.586 ns               ;
; N/A                                     ; 18.67 MHz ( period = 53.550 ns )                    ; EM_Set[5]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[36]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.428 ns               ;
; N/A                                     ; 18.67 MHz ( period = 53.550 ns )                    ; EM_Set[4]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[37]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.425 ns               ;
; N/A                                     ; 18.69 MHz ( period = 53.514 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[1] ; LCD2[0]                                     ; clock      ; clock    ; None                        ; None                      ; 38.538 ns               ;
; N/A                                     ; 18.70 MHz ( period = 53.488 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[0] ; LCD2[2]                                     ; clock      ; clock    ; None                        ; None                      ; 38.560 ns               ;
; N/A                                     ; 18.70 MHz ( period = 53.486 ns )                    ; EM_Set[5]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[32]              ; clock      ; clock    ; None                        ; None                      ; 29.396 ns               ;
; N/A                                     ; 18.70 MHz ( period = 53.464 ns )                    ; EM_Set[3]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[31]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.380 ns               ;
; N/A                                     ; 18.70 MHz ( period = 53.464 ns )                    ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[0] ; LCD2[1]                                     ; clock      ; clock    ; None                        ; None                      ; 38.536 ns               ;
; N/A                                     ; 18.70 MHz ( period = 53.462 ns )                    ; EM_Set[0]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[28]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.376 ns               ;
; N/A                                     ; 18.70 MHz ( period = 53.462 ns )                    ; g30_YMD_Counter:EarthYMD|year_inter[2]~_emulated                                                                         ; LCD2[2]                                     ; clock      ; clock    ; None                        ; None                      ; 38.548 ns               ;
; N/A                                     ; 18.71 MHz ( period = 53.458 ns )                    ; g30_YMD_Counter:EarthYMD|year_inter[5]~_emulated                                                                         ; LCD1[1]                                     ; clock      ; clock    ; None                        ; None                      ; 38.512 ns               ;
; N/A                                     ; 18.71 MHz ( period = 53.454 ns )                    ; EM_Set[4]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[36]              ; clock      ; clock    ; None                        ; None                      ; 29.375 ns               ;
; N/A                                     ; 18.71 MHz ( period = 53.452 ns )                    ; g30_YMD_Counter:EarthYMD|year_inter[5]~_emulated                                                                         ; LCD1[2]                                     ; clock      ; clock    ; None                        ; None                      ; 38.517 ns               ;
; N/A                                     ; 18.71 MHz ( period = 53.448 ns )                    ; g30_YMD_Counter:EarthYMD|year_inter[4]~_emulated                                                                         ; LCD2[3]                                     ; clock      ; clock    ; None                        ; None                      ; 38.549 ns               ;
; N/A                                     ; 18.71 MHz ( period = 53.438 ns )                    ; g30_YMD_Counter:EarthYMD|year_inter[2]~_emulated                                                                         ; LCD2[1]                                     ; clock      ; clock    ; None                        ; None                      ; 38.524 ns               ;
; N/A                                     ; 18.72 MHz ( period = 53.424 ns )                    ; g30_YMD_Counter:EarthYMD|year_inter[1]~_emulated                                                                         ; LCD1[3]                                     ; clock      ; clock    ; None                        ; None                      ; 38.486 ns               ;
; N/A                                     ; 18.72 MHz ( period = 53.416 ns )                    ; EM_Set[2]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[33]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.361 ns               ;
; N/A                                     ; 18.73 MHz ( period = 53.396 ns )                    ; EM_Set[4]                                                                                                                ; g30_UTC_to_MTC:UTC2MTC|JDD[36]~_Duplicate_1 ; clock      ; clock    ; None                        ; None                      ; 29.348 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                          ;                                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'sw4_8[4]'                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From      ; To                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 22.93 MHz ( period = 43.604 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.994 ns               ;
; N/A                                     ; 23.07 MHz ( period = 43.348 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.866 ns               ;
; N/A                                     ; 23.07 MHz ( period = 43.344 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.864 ns               ;
; N/A                                     ; 23.11 MHz ( period = 43.272 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.830 ns               ;
; N/A                                     ; 23.26 MHz ( period = 42.992 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.690 ns               ;
; N/A                                     ; 23.28 MHz ( period = 42.950 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.669 ns               ;
; N/A                                     ; 23.33 MHz ( period = 42.868 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.629 ns               ;
; N/A                                     ; 23.38 MHz ( period = 42.770 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.579 ns               ;
; N/A                                     ; 23.43 MHz ( period = 42.674 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[36]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.529 ns               ;
; N/A                                     ; 23.47 MHz ( period = 42.616 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[36]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.502 ns               ;
; N/A                                     ; 23.47 MHz ( period = 42.612 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.501 ns               ;
; N/A                                     ; 23.47 MHz ( period = 42.608 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.499 ns               ;
; N/A                                     ; 23.50 MHz ( period = 42.552 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[32]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.470 ns               ;
; N/A                                     ; 23.51 MHz ( period = 42.536 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.465 ns               ;
; N/A                                     ; 23.53 MHz ( period = 42.490 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.445 ns               ;
; N/A                                     ; 23.60 MHz ( period = 42.380 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[31]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.384 ns               ;
; N/A                                     ; 23.62 MHz ( period = 42.342 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.363 ns               ;
; N/A                                     ; 23.63 MHz ( period = 42.312 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[34]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.350 ns               ;
; N/A                                     ; 23.64 MHz ( period = 42.298 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.344 ns               ;
; N/A                                     ; 23.67 MHz ( period = 42.256 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.325 ns               ;
; N/A                                     ; 23.68 MHz ( period = 42.234 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.317 ns               ;
; N/A                                     ; 23.68 MHz ( period = 42.230 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.315 ns               ;
; N/A                                     ; 23.69 MHz ( period = 42.214 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.304 ns               ;
; N/A                                     ; 23.72 MHz ( period = 42.158 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.281 ns               ;
; N/A                                     ; 23.72 MHz ( period = 42.152 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[34]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.268 ns               ;
; N/A                                     ; 23.76 MHz ( period = 42.088 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[33]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.238 ns               ;
; N/A                                     ; 23.79 MHz ( period = 42.042 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.216 ns               ;
; N/A                                     ; 23.79 MHz ( period = 42.038 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.214 ns               ;
; N/A                                     ; 23.79 MHz ( period = 42.034 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.214 ns               ;
; N/A                                     ; 23.83 MHz ( period = 41.966 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.180 ns               ;
; N/A                                     ; 23.84 MHz ( period = 41.938 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[36]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.164 ns               ;
; N/A                                     ; 23.87 MHz ( period = 41.892 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[30]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.138 ns               ;
; N/A                                     ; 23.88 MHz ( period = 41.880 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[36]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.137 ns               ;
; N/A                                     ; 23.88 MHz ( period = 41.878 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.141 ns               ;
; N/A                                     ; 23.89 MHz ( period = 41.856 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[32]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.120 ns               ;
; N/A                                     ; 23.90 MHz ( period = 41.836 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.120 ns               ;
; N/A                                     ; 23.91 MHz ( period = 41.816 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[32]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.105 ns               ;
; N/A                                     ; 23.93 MHz ( period = 41.790 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[29]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.087 ns               ;
; N/A                                     ; 23.99 MHz ( period = 41.686 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.040 ns               ;
; N/A                                     ; 24.01 MHz ( period = 41.656 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.030 ns               ;
; N/A                                     ; 24.01 MHz ( period = 41.644 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[31]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.019 ns               ;
; N/A                                     ; 24.01 MHz ( period = 41.644 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 30.019 ns               ;
; N/A                                     ; 24.03 MHz ( period = 41.606 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.998 ns               ;
; N/A                                     ; 24.05 MHz ( period = 41.576 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[34]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.985 ns               ;
; N/A                                     ; 24.06 MHz ( period = 41.560 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[36]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.980 ns               ;
; N/A                                     ; 24.10 MHz ( period = 41.502 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[36]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.953 ns               ;
; N/A                                     ; 24.12 MHz ( period = 41.464 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.929 ns               ;
; N/A                                     ; 24.13 MHz ( period = 41.444 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.920 ns               ;
; N/A                                     ; 24.13 MHz ( period = 41.438 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[32]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.921 ns               ;
; N/A                                     ; 24.13 MHz ( period = 41.436 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[33]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.910 ns               ;
; N/A                                     ; 24.15 MHz ( period = 41.416 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[34]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.903 ns               ;
; N/A                                     ; 24.17 MHz ( period = 41.368 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[36]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.879 ns               ;
; N/A                                     ; 24.18 MHz ( period = 41.352 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[33]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.873 ns               ;
; N/A                                     ; 24.21 MHz ( period = 41.310 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[36]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.852 ns               ;
; N/A                                     ; 24.22 MHz ( period = 41.290 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.840 ns               ;
; N/A                                     ; 24.23 MHz ( period = 41.266 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[31]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.835 ns               ;
; N/A                                     ; 24.24 MHz ( period = 41.246 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[32]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.820 ns               ;
; N/A                                     ; 24.26 MHz ( period = 41.228 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.814 ns               ;
; N/A                                     ; 24.27 MHz ( period = 41.198 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[34]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.801 ns               ;
; N/A                                     ; 24.28 MHz ( period = 41.188 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.792 ns               ;
; N/A                                     ; 24.28 MHz ( period = 41.184 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.790 ns               ;
; N/A                                     ; 24.30 MHz ( period = 41.156 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[30]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.773 ns               ;
; N/A                                     ; 24.32 MHz ( period = 41.120 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[32]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.755 ns               ;
; N/A                                     ; 24.32 MHz ( period = 41.112 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.756 ns               ;
; N/A                                     ; 24.33 MHz ( period = 41.106 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[31]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.745 ns               ;
; N/A                                     ; 24.35 MHz ( period = 41.074 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[31]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.734 ns               ;
; N/A                                     ; 24.36 MHz ( period = 41.054 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[29]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.722 ns               ;
; N/A                                     ; 24.37 MHz ( period = 41.038 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[34]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.719 ns               ;
; N/A                                     ; 24.37 MHz ( period = 41.036 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.713 ns               ;
; N/A                                     ; 24.37 MHz ( period = 41.034 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.712 ns               ;
; N/A                                     ; 24.37 MHz ( period = 41.030 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.710 ns               ;
; N/A                                     ; 24.39 MHz ( period = 41.006 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[34]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.700 ns               ;
; N/A                                     ; 24.41 MHz ( period = 40.974 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[33]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.689 ns               ;
; N/A                                     ; 24.42 MHz ( period = 40.958 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.676 ns               ;
; N/A                                     ; 24.48 MHz ( period = 40.846 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[34]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.618 ns               ;
; N/A                                     ; 24.49 MHz ( period = 40.832 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.616 ns               ;
; N/A                                     ; 24.52 MHz ( period = 40.790 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.595 ns               ;
; N/A                                     ; 24.52 MHz ( period = 40.782 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[33]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.588 ns               ;
; N/A                                     ; 24.52 MHz ( period = 40.778 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[30]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.589 ns               ;
; N/A                                     ; 24.54 MHz ( period = 40.742 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[32]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.571 ns               ;
; N/A                                     ; 24.57 MHz ( period = 40.702 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[30]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.545 ns               ;
; N/A                                     ; 24.57 MHz ( period = 40.700 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[33]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.545 ns               ;
; N/A                                     ; 24.58 MHz ( period = 40.678 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.536 ns               ;
; N/A                                     ; 24.58 MHz ( period = 40.676 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[29]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.538 ns               ;
; N/A                                     ; 24.61 MHz ( period = 40.636 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.515 ns               ;
; N/A                                     ; 24.62 MHz ( period = 40.610 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.505 ns               ;
; N/A                                     ; 24.64 MHz ( period = 40.586 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[30]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.488 ns               ;
; N/A                                     ; 24.66 MHz ( period = 40.550 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[32]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.470 ns               ;
; N/A                                     ; 24.68 MHz ( period = 40.520 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[29]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.454 ns               ;
; N/A                                     ; 24.68 MHz ( period = 40.514 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[36]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.455 ns               ;
; N/A                                     ; 24.70 MHz ( period = 40.484 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[29]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.437 ns               ;
; N/A                                     ; 24.72 MHz ( period = 40.456 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[36]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.428 ns               ;
; N/A                                     ; 24.72 MHz ( period = 40.456 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.425 ns               ;
; N/A                                     ; 24.76 MHz ( period = 40.392 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[32]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.396 ns               ;
; N/A                                     ; 24.77 MHz ( period = 40.370 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[31]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.380 ns               ;
; N/A                                     ; 24.77 MHz ( period = 40.368 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[28]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.376 ns               ;
; N/A                                     ; 24.78 MHz ( period = 40.360 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[36]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.375 ns               ;
; N/A                                     ; 24.80 MHz ( period = 40.322 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[33]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.361 ns               ;
; N/A                                     ; 24.81 MHz ( period = 40.302 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[36]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.348 ns               ;
; N/A                                     ; 24.85 MHz ( period = 40.238 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[32]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.316 ns               ;
; N/A                                     ; 24.86 MHz ( period = 40.220 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[31]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.310 ns               ;
; N/A                                     ; 24.89 MHz ( period = 40.182 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.289 ns               ;
; N/A                                     ; 24.91 MHz ( period = 40.152 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[34]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.276 ns               ;
; N/A                                     ; 24.92 MHz ( period = 40.130 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[33]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.260 ns               ;
; N/A                                     ; 24.96 MHz ( period = 40.066 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[31]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.230 ns               ;
; N/A                                     ; 24.96 MHz ( period = 40.062 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[27]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.223 ns               ;
; N/A                                     ; 24.98 MHz ( period = 40.028 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.209 ns               ;
; N/A                                     ; 25.00 MHz ( period = 39.998 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[34]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.196 ns               ;
; N/A                                     ; 25.01 MHz ( period = 39.992 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[31]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.196 ns               ;
; N/A                                     ; 25.01 MHz ( period = 39.992 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[34]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.194 ns               ;
; N/A                                     ; 25.02 MHz ( period = 39.966 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[30]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.180 ns               ;
; N/A                                     ; 25.05 MHz ( period = 39.928 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[33]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.164 ns               ;
; N/A                                     ; 25.10 MHz ( period = 39.838 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[34]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.114 ns               ;
; N/A                                     ; 25.13 MHz ( period = 39.800 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[31]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.095 ns               ;
; N/A                                     ; 25.14 MHz ( period = 39.784 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[29]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.089 ns               ;
; N/A                                     ; 25.14 MHz ( period = 39.778 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.096 ns               ;
; N/A                                     ; 25.14 MHz ( period = 39.774 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[33]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.084 ns               ;
; N/A                                     ; 25.17 MHz ( period = 39.732 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[30]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.064 ns               ;
; N/A                                     ; 25.19 MHz ( period = 39.698 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[28]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.043 ns               ;
; N/A                                     ; 25.19 MHz ( period = 39.696 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[32]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.046 ns               ;
; N/A                                     ; 25.23 MHz ( period = 39.632 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[28]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.011 ns               ;
; N/A                                     ; 25.23 MHz ( period = 39.630 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[29]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 29.013 ns               ;
; N/A                                     ; 25.26 MHz ( period = 39.588 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[30]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.996 ns               ;
; N/A                                     ; 25.27 MHz ( period = 39.578 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[30]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.984 ns               ;
; N/A                                     ; 25.29 MHz ( period = 39.542 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[32]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.966 ns               ;
; N/A                                     ; 25.30 MHz ( period = 39.522 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.968 ns               ;
; N/A                                     ; 25.30 MHz ( period = 39.518 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.966 ns               ;
; N/A                                     ; 25.33 MHz ( period = 39.476 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[29]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.933 ns               ;
; N/A                                     ; 25.35 MHz ( period = 39.454 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[26]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.919 ns               ;
; N/A                                     ; 25.35 MHz ( period = 39.446 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.932 ns               ;
; N/A                                     ; 25.38 MHz ( period = 39.406 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[29]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.905 ns               ;
; N/A                                     ; 25.38 MHz ( period = 39.396 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[30]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.895 ns               ;
; N/A                                     ; 25.39 MHz ( period = 39.384 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[27]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.886 ns               ;
; N/A                                     ; 25.43 MHz ( period = 39.326 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[27]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.858 ns               ;
; N/A                                     ; 25.45 MHz ( period = 39.300 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[25]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.842 ns               ;
; N/A                                     ; 25.46 MHz ( period = 39.276 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[33]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.836 ns               ;
; N/A                                     ; 25.48 MHz ( period = 39.254 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[28]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.827 ns               ;
; N/A                                     ; 25.50 MHz ( period = 39.214 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[29]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.804 ns               ;
; N/A                                     ; 25.53 MHz ( period = 39.166 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.792 ns               ;
; N/A                                     ; 25.56 MHz ( period = 39.124 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.771 ns               ;
; N/A                                     ; 25.56 MHz ( period = 39.122 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[33]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.756 ns               ;
; N/A                                     ; 25.60 MHz ( period = 39.062 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[28]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.726 ns               ;
; N/A                                     ; 25.67 MHz ( period = 38.962 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[28]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.678 ns               ;
; N/A                                     ; 25.68 MHz ( period = 38.948 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[27]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.674 ns               ;
; N/A                                     ; 25.68 MHz ( period = 38.946 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[31]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.671 ns               ;
; N/A                                     ; 25.68 MHz ( period = 38.944 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.681 ns               ;
; N/A                                     ; 25.74 MHz ( period = 38.848 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[36]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.631 ns               ;
; N/A                                     ; 25.78 MHz ( period = 38.792 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[31]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.591 ns               ;
; N/A                                     ; 25.78 MHz ( period = 38.790 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[36]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.604 ns               ;
; N/A                                     ; 25.78 MHz ( period = 38.786 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[26]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.587 ns               ;
; N/A                                     ; 25.80 MHz ( period = 38.756 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[27]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.573 ns               ;
; N/A                                     ; 25.82 MHz ( period = 38.726 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[32]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.572 ns               ;
; N/A                                     ; 25.83 MHz ( period = 38.718 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[26]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.554 ns               ;
; N/A                                     ; 25.87 MHz ( period = 38.648 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[27]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.521 ns               ;
; N/A                                     ; 25.90 MHz ( period = 38.612 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[25]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.500 ns               ;
; N/A                                     ; 25.92 MHz ( period = 38.584 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[28]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.494 ns               ;
; N/A                                     ; 25.93 MHz ( period = 38.564 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[25]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.477 ns               ;
; N/A                                     ; 25.94 MHz ( period = 38.554 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[31]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.486 ns               ;
; N/A                                     ; 25.95 MHz ( period = 38.542 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[30]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.471 ns               ;
; N/A                                     ; 25.96 MHz ( period = 38.516 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.465 ns               ;
; N/A                                     ; 25.98 MHz ( period = 38.486 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[34]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.452 ns               ;
; N/A                                     ; 26.00 MHz ( period = 38.462 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[24]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.423 ns               ;
; N/A                                     ; 26.04 MHz ( period = 38.400 ns )                    ; EH_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.410 ns               ;
; N/A                                     ; 26.05 MHz ( period = 38.392 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[28]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.393 ns               ;
; N/A                                     ; 26.05 MHz ( period = 38.388 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[30]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.391 ns               ;
; N/A                                     ; 26.05 MHz ( period = 38.382 ns )                    ; EH_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.400 ns               ;
; N/A                                     ; 26.06 MHz ( period = 38.378 ns )                    ; EH_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.397 ns               ;
; N/A                                     ; 26.07 MHz ( period = 38.360 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[29]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.380 ns               ;
; N/A                                     ; 26.08 MHz ( period = 38.340 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[26]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.370 ns               ;
; N/A                                     ; 26.09 MHz ( period = 38.326 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[34]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.370 ns               ;
; N/A                                     ; 26.13 MHz ( period = 38.270 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[27]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.337 ns               ;
; N/A                                     ; 26.14 MHz ( period = 38.262 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[33]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.340 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.208 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[28]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.302 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.206 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[29]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.300 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.186 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[25]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.293 ns               ;
; N/A                                     ; 26.21 MHz ( period = 38.148 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[26]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.269 ns               ;
; N/A                                     ; 26.22 MHz ( period = 38.144 ns )                    ; EH_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.282 ns               ;
; N/A                                     ; 26.22 MHz ( period = 38.140 ns )                    ; EH_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.280 ns               ;
; N/A                                     ; 26.23 MHz ( period = 38.126 ns )                    ; EH_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.272 ns               ;
; N/A                                     ; 26.23 MHz ( period = 38.122 ns )                    ; EH_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.269 ns               ;
; N/A                                     ; 26.23 MHz ( period = 38.122 ns )                    ; EH_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.270 ns               ;
; N/A                                     ; 26.23 MHz ( period = 38.118 ns )                    ; EH_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.267 ns               ;
; N/A                                     ; 26.26 MHz ( period = 38.078 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[27]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.236 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; EH_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.246 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.066 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[30]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.240 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.054 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[28]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.222 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.050 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[26]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.222 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.050 ns )                    ; EH_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.236 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.046 ns )                    ; EH_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.233 ns               ;
; N/A                                     ; 26.30 MHz ( period = 38.030 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[32]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.222 ns               ;
; N/A                                     ; 26.32 MHz ( period = 37.994 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[25]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.192 ns               ;
; N/A                                     ; 26.34 MHz ( period = 37.964 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[29]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.189 ns               ;
; N/A                                     ; 26.38 MHz ( period = 37.902 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[27]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.149 ns               ;
; N/A                                     ; 26.40 MHz ( period = 37.876 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[25]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.135 ns               ;
; N/A                                     ; 26.46 MHz ( period = 37.798 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[24]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.093 ns               ;
; N/A                                     ; 26.46 MHz ( period = 37.788 ns )                    ; EH_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.106 ns               ;
; N/A                                     ; 26.48 MHz ( period = 37.770 ns )                    ; EH_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.096 ns               ;
; N/A                                     ; 26.48 MHz ( period = 37.766 ns )                    ; EH_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]              ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.093 ns               ;
; N/A                                     ; 26.49 MHz ( period = 37.748 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[27]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.069 ns               ;
; N/A                                     ; 26.49 MHz ( period = 37.746 ns )                    ; EH_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                        ; None                      ; 28.085 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'sw4_8[3]'                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From      ; To                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 22.86 MHz ( period = 43.736 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.994 ns               ;
; N/A                                     ; 23.00 MHz ( period = 43.480 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.866 ns               ;
; N/A                                     ; 23.00 MHz ( period = 43.476 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.864 ns               ;
; N/A                                     ; 23.04 MHz ( period = 43.404 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.830 ns               ;
; N/A                                     ; 23.19 MHz ( period = 43.124 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.690 ns               ;
; N/A                                     ; 23.21 MHz ( period = 43.082 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.669 ns               ;
; N/A                                     ; 23.26 MHz ( period = 43.000 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.629 ns               ;
; N/A                                     ; 23.31 MHz ( period = 42.902 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.579 ns               ;
; N/A                                     ; 23.36 MHz ( period = 42.806 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[36]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.529 ns               ;
; N/A                                     ; 23.39 MHz ( period = 42.748 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[36]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.502 ns               ;
; N/A                                     ; 23.40 MHz ( period = 42.744 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.501 ns               ;
; N/A                                     ; 23.40 MHz ( period = 42.740 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.499 ns               ;
; N/A                                     ; 23.43 MHz ( period = 42.684 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[32]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.470 ns               ;
; N/A                                     ; 23.44 MHz ( period = 42.668 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.465 ns               ;
; N/A                                     ; 23.46 MHz ( period = 42.622 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.445 ns               ;
; N/A                                     ; 23.52 MHz ( period = 42.512 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[31]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.384 ns               ;
; N/A                                     ; 23.54 MHz ( period = 42.474 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.363 ns               ;
; N/A                                     ; 23.56 MHz ( period = 42.444 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[34]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.350 ns               ;
; N/A                                     ; 23.57 MHz ( period = 42.430 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.344 ns               ;
; N/A                                     ; 23.59 MHz ( period = 42.388 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.325 ns               ;
; N/A                                     ; 23.60 MHz ( period = 42.366 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.317 ns               ;
; N/A                                     ; 23.61 MHz ( period = 42.362 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.315 ns               ;
; N/A                                     ; 23.61 MHz ( period = 42.346 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.304 ns               ;
; N/A                                     ; 23.65 MHz ( period = 42.290 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.281 ns               ;
; N/A                                     ; 23.65 MHz ( period = 42.284 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[34]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.268 ns               ;
; N/A                                     ; 23.69 MHz ( period = 42.220 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[33]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.238 ns               ;
; N/A                                     ; 23.71 MHz ( period = 42.174 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.216 ns               ;
; N/A                                     ; 23.71 MHz ( period = 42.170 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.214 ns               ;
; N/A                                     ; 23.72 MHz ( period = 42.166 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.214 ns               ;
; N/A                                     ; 23.75 MHz ( period = 42.098 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.180 ns               ;
; N/A                                     ; 23.77 MHz ( period = 42.070 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[36]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.164 ns               ;
; N/A                                     ; 23.80 MHz ( period = 42.024 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[30]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.138 ns               ;
; N/A                                     ; 23.80 MHz ( period = 42.012 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[36]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.137 ns               ;
; N/A                                     ; 23.80 MHz ( period = 42.010 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.141 ns               ;
; N/A                                     ; 23.82 MHz ( period = 41.988 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[32]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.120 ns               ;
; N/A                                     ; 23.83 MHz ( period = 41.968 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.120 ns               ;
; N/A                                     ; 23.84 MHz ( period = 41.948 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[32]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.105 ns               ;
; N/A                                     ; 23.85 MHz ( period = 41.922 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[29]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.087 ns               ;
; N/A                                     ; 23.91 MHz ( period = 41.818 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.040 ns               ;
; N/A                                     ; 23.93 MHz ( period = 41.788 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.030 ns               ;
; N/A                                     ; 23.94 MHz ( period = 41.776 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[31]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.019 ns               ;
; N/A                                     ; 23.94 MHz ( period = 41.776 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 30.019 ns               ;
; N/A                                     ; 23.96 MHz ( period = 41.738 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.998 ns               ;
; N/A                                     ; 23.98 MHz ( period = 41.708 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[34]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.985 ns               ;
; N/A                                     ; 23.99 MHz ( period = 41.692 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[36]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.980 ns               ;
; N/A                                     ; 24.02 MHz ( period = 41.634 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[36]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.953 ns               ;
; N/A                                     ; 24.04 MHz ( period = 41.596 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.929 ns               ;
; N/A                                     ; 24.05 MHz ( period = 41.576 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.920 ns               ;
; N/A                                     ; 24.06 MHz ( period = 41.570 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[32]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.921 ns               ;
; N/A                                     ; 24.06 MHz ( period = 41.568 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[33]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.910 ns               ;
; N/A                                     ; 24.07 MHz ( period = 41.548 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[34]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.903 ns               ;
; N/A                                     ; 24.10 MHz ( period = 41.500 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[36]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.879 ns               ;
; N/A                                     ; 24.11 MHz ( period = 41.484 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[33]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.873 ns               ;
; N/A                                     ; 24.13 MHz ( period = 41.442 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[36]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.852 ns               ;
; N/A                                     ; 24.14 MHz ( period = 41.422 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.840 ns               ;
; N/A                                     ; 24.16 MHz ( period = 41.398 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[31]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.835 ns               ;
; N/A                                     ; 24.17 MHz ( period = 41.378 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[32]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.820 ns               ;
; N/A                                     ; 24.18 MHz ( period = 41.360 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.814 ns               ;
; N/A                                     ; 24.20 MHz ( period = 41.330 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[34]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.801 ns               ;
; N/A                                     ; 24.20 MHz ( period = 41.320 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.792 ns               ;
; N/A                                     ; 24.20 MHz ( period = 41.316 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.790 ns               ;
; N/A                                     ; 24.22 MHz ( period = 41.288 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[30]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.773 ns               ;
; N/A                                     ; 24.24 MHz ( period = 41.252 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[32]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.755 ns               ;
; N/A                                     ; 24.25 MHz ( period = 41.244 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.756 ns               ;
; N/A                                     ; 24.25 MHz ( period = 41.238 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[31]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.745 ns               ;
; N/A                                     ; 24.27 MHz ( period = 41.206 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[31]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.734 ns               ;
; N/A                                     ; 24.28 MHz ( period = 41.186 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[29]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.722 ns               ;
; N/A                                     ; 24.29 MHz ( period = 41.170 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[34]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.719 ns               ;
; N/A                                     ; 24.29 MHz ( period = 41.168 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.713 ns               ;
; N/A                                     ; 24.29 MHz ( period = 41.166 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.712 ns               ;
; N/A                                     ; 24.29 MHz ( period = 41.162 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.710 ns               ;
; N/A                                     ; 24.31 MHz ( period = 41.138 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[34]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.700 ns               ;
; N/A                                     ; 24.33 MHz ( period = 41.106 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[33]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.689 ns               ;
; N/A                                     ; 24.34 MHz ( period = 41.090 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.676 ns               ;
; N/A                                     ; 24.40 MHz ( period = 40.978 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[34]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.618 ns               ;
; N/A                                     ; 24.41 MHz ( period = 40.964 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.616 ns               ;
; N/A                                     ; 24.44 MHz ( period = 40.922 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.595 ns               ;
; N/A                                     ; 24.44 MHz ( period = 40.914 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[33]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.588 ns               ;
; N/A                                     ; 24.44 MHz ( period = 40.910 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[30]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.589 ns               ;
; N/A                                     ; 24.47 MHz ( period = 40.874 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[32]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.571 ns               ;
; N/A                                     ; 24.49 MHz ( period = 40.834 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[30]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.545 ns               ;
; N/A                                     ; 24.49 MHz ( period = 40.832 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[33]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.545 ns               ;
; N/A                                     ; 24.50 MHz ( period = 40.810 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.536 ns               ;
; N/A                                     ; 24.50 MHz ( period = 40.808 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[29]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.538 ns               ;
; N/A                                     ; 24.53 MHz ( period = 40.768 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.515 ns               ;
; N/A                                     ; 24.54 MHz ( period = 40.742 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.505 ns               ;
; N/A                                     ; 24.56 MHz ( period = 40.718 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[30]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.488 ns               ;
; N/A                                     ; 24.58 MHz ( period = 40.682 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[32]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.470 ns               ;
; N/A                                     ; 24.60 MHz ( period = 40.652 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[29]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.454 ns               ;
; N/A                                     ; 24.60 MHz ( period = 40.646 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[36]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.455 ns               ;
; N/A                                     ; 24.62 MHz ( period = 40.616 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[29]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.437 ns               ;
; N/A                                     ; 24.64 MHz ( period = 40.588 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[36]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.428 ns               ;
; N/A                                     ; 24.64 MHz ( period = 40.588 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.425 ns               ;
; N/A                                     ; 24.68 MHz ( period = 40.524 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[32]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.396 ns               ;
; N/A                                     ; 24.69 MHz ( period = 40.502 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[31]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.380 ns               ;
; N/A                                     ; 24.69 MHz ( period = 40.500 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[28]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.376 ns               ;
; N/A                                     ; 24.70 MHz ( period = 40.492 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[36]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.375 ns               ;
; N/A                                     ; 24.72 MHz ( period = 40.454 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[33]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.361 ns               ;
; N/A                                     ; 24.73 MHz ( period = 40.434 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[36]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.348 ns               ;
; N/A                                     ; 24.77 MHz ( period = 40.370 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[32]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.316 ns               ;
; N/A                                     ; 24.78 MHz ( period = 40.352 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[31]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.310 ns               ;
; N/A                                     ; 24.81 MHz ( period = 40.314 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.289 ns               ;
; N/A                                     ; 24.82 MHz ( period = 40.284 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[34]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.276 ns               ;
; N/A                                     ; 24.84 MHz ( period = 40.262 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[33]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.260 ns               ;
; N/A                                     ; 24.88 MHz ( period = 40.198 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[31]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.230 ns               ;
; N/A                                     ; 24.88 MHz ( period = 40.194 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[27]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.223 ns               ;
; N/A                                     ; 24.90 MHz ( period = 40.160 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.209 ns               ;
; N/A                                     ; 24.92 MHz ( period = 40.130 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[34]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.196 ns               ;
; N/A                                     ; 24.92 MHz ( period = 40.124 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[31]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.196 ns               ;
; N/A                                     ; 24.92 MHz ( period = 40.124 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[34]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.194 ns               ;
; N/A                                     ; 24.94 MHz ( period = 40.098 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[30]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.180 ns               ;
; N/A                                     ; 24.96 MHz ( period = 40.060 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[33]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.164 ns               ;
; N/A                                     ; 25.02 MHz ( period = 39.970 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[34]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.114 ns               ;
; N/A                                     ; 25.04 MHz ( period = 39.932 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[31]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.095 ns               ;
; N/A                                     ; 25.05 MHz ( period = 39.916 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[29]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.089 ns               ;
; N/A                                     ; 25.06 MHz ( period = 39.906 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[33]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.084 ns               ;
; N/A                                     ; 25.06 MHz ( period = 39.900 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.096 ns               ;
; N/A                                     ; 25.09 MHz ( period = 39.864 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[30]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.064 ns               ;
; N/A                                     ; 25.11 MHz ( period = 39.830 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[28]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.043 ns               ;
; N/A                                     ; 25.11 MHz ( period = 39.828 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[32]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.046 ns               ;
; N/A                                     ; 25.15 MHz ( period = 39.764 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[28]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.011 ns               ;
; N/A                                     ; 25.15 MHz ( period = 39.762 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[29]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 29.013 ns               ;
; N/A                                     ; 25.18 MHz ( period = 39.720 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[30]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.996 ns               ;
; N/A                                     ; 25.18 MHz ( period = 39.710 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[30]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.984 ns               ;
; N/A                                     ; 25.21 MHz ( period = 39.674 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[32]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.966 ns               ;
; N/A                                     ; 25.22 MHz ( period = 39.644 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.968 ns               ;
; N/A                                     ; 25.23 MHz ( period = 39.640 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.966 ns               ;
; N/A                                     ; 25.25 MHz ( period = 39.608 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[29]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.933 ns               ;
; N/A                                     ; 25.26 MHz ( period = 39.586 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[26]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.919 ns               ;
; N/A                                     ; 25.27 MHz ( period = 39.568 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.932 ns               ;
; N/A                                     ; 25.29 MHz ( period = 39.538 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[29]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.905 ns               ;
; N/A                                     ; 25.30 MHz ( period = 39.528 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[30]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.895 ns               ;
; N/A                                     ; 25.31 MHz ( period = 39.516 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[27]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.886 ns               ;
; N/A                                     ; 25.34 MHz ( period = 39.458 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[27]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.858 ns               ;
; N/A                                     ; 25.36 MHz ( period = 39.432 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[25]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.842 ns               ;
; N/A                                     ; 25.38 MHz ( period = 39.408 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[33]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.836 ns               ;
; N/A                                     ; 25.39 MHz ( period = 39.386 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[28]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.827 ns               ;
; N/A                                     ; 25.42 MHz ( period = 39.346 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[29]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.804 ns               ;
; N/A                                     ; 25.45 MHz ( period = 39.288 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.792 ns               ;
; N/A                                     ; 25.48 MHz ( period = 39.254 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[33]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.756 ns               ;
; N/A                                     ; 25.48 MHz ( period = 39.246 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.771 ns               ;
; N/A                                     ; 25.51 MHz ( period = 39.194 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[28]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.726 ns               ;
; N/A                                     ; 25.58 MHz ( period = 39.094 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[28]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.678 ns               ;
; N/A                                     ; 25.59 MHz ( period = 39.080 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[27]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.674 ns               ;
; N/A                                     ; 25.59 MHz ( period = 39.078 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[31]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.671 ns               ;
; N/A                                     ; 25.60 MHz ( period = 39.066 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.681 ns               ;
; N/A                                     ; 25.66 MHz ( period = 38.970 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[36]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.631 ns               ;
; N/A                                     ; 25.69 MHz ( period = 38.924 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[31]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.591 ns               ;
; N/A                                     ; 25.70 MHz ( period = 38.918 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[26]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.587 ns               ;
; N/A                                     ; 25.70 MHz ( period = 38.912 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[36]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.604 ns               ;
; N/A                                     ; 25.71 MHz ( period = 38.888 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[27]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.573 ns               ;
; N/A                                     ; 25.74 MHz ( period = 38.850 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[26]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.554 ns               ;
; N/A                                     ; 25.74 MHz ( period = 38.848 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[32]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.572 ns               ;
; N/A                                     ; 25.79 MHz ( period = 38.780 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[27]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.521 ns               ;
; N/A                                     ; 25.81 MHz ( period = 38.744 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[25]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.500 ns               ;
; N/A                                     ; 25.83 MHz ( period = 38.716 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[28]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.494 ns               ;
; N/A                                     ; 25.84 MHz ( period = 38.696 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[25]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.477 ns               ;
; N/A                                     ; 25.86 MHz ( period = 38.676 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[31]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.486 ns               ;
; N/A                                     ; 25.86 MHz ( period = 38.674 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[30]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.471 ns               ;
; N/A                                     ; 25.88 MHz ( period = 38.638 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.465 ns               ;
; N/A                                     ; 25.90 MHz ( period = 38.608 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[34]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.452 ns               ;
; N/A                                     ; 25.91 MHz ( period = 38.594 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[24]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.423 ns               ;
; N/A                                     ; 25.96 MHz ( period = 38.524 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[28]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.393 ns               ;
; N/A                                     ; 25.96 MHz ( period = 38.522 ns )                    ; EH_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.410 ns               ;
; N/A                                     ; 25.96 MHz ( period = 38.520 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[30]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.391 ns               ;
; N/A                                     ; 25.97 MHz ( period = 38.504 ns )                    ; EH_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.400 ns               ;
; N/A                                     ; 25.97 MHz ( period = 38.500 ns )                    ; EH_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.397 ns               ;
; N/A                                     ; 25.98 MHz ( period = 38.492 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[29]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.380 ns               ;
; N/A                                     ; 25.99 MHz ( period = 38.472 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[26]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.370 ns               ;
; N/A                                     ; 26.01 MHz ( period = 38.448 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[34]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.370 ns               ;
; N/A                                     ; 26.04 MHz ( period = 38.402 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[27]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.337 ns               ;
; N/A                                     ; 26.05 MHz ( period = 38.384 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[33]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.340 ns               ;
; N/A                                     ; 26.08 MHz ( period = 38.340 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[28]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.302 ns               ;
; N/A                                     ; 26.08 MHz ( period = 38.338 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[29]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.300 ns               ;
; N/A                                     ; 26.10 MHz ( period = 38.318 ns )                    ; EM_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[25]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.293 ns               ;
; N/A                                     ; 26.12 MHz ( period = 38.280 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[26]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.269 ns               ;
; N/A                                     ; 26.13 MHz ( period = 38.266 ns )                    ; EH_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.282 ns               ;
; N/A                                     ; 26.14 MHz ( period = 38.262 ns )                    ; EH_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.280 ns               ;
; N/A                                     ; 26.15 MHz ( period = 38.248 ns )                    ; EH_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.272 ns               ;
; N/A                                     ; 26.15 MHz ( period = 38.244 ns )                    ; EH_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[37]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.269 ns               ;
; N/A                                     ; 26.15 MHz ( period = 38.244 ns )                    ; EH_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.270 ns               ;
; N/A                                     ; 26.15 MHz ( period = 38.240 ns )                    ; EH_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.267 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.210 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[27]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.236 ns               ;
; N/A                                     ; 26.18 MHz ( period = 38.190 ns )                    ; EH_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.246 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.188 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[30]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.240 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.186 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[28]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.222 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.182 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[26]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.222 ns               ;
; N/A                                     ; 26.20 MHz ( period = 38.172 ns )                    ; EH_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.236 ns               ;
; N/A                                     ; 26.20 MHz ( period = 38.168 ns )                    ; EH_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[39]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.233 ns               ;
; N/A                                     ; 26.21 MHz ( period = 38.152 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[32]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.222 ns               ;
; N/A                                     ; 26.23 MHz ( period = 38.126 ns )                    ; EM_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[25]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.192 ns               ;
; N/A                                     ; 26.26 MHz ( period = 38.086 ns )                    ; EH_Set[1] ; g30_UTC_to_MTC:UTC2MTC|JDD[29]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.189 ns               ;
; N/A                                     ; 26.29 MHz ( period = 38.034 ns )                    ; EM_Set[5] ; g30_UTC_to_MTC:UTC2MTC|JDD[27]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.149 ns               ;
; N/A                                     ; 26.31 MHz ( period = 38.008 ns )                    ; EM_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[25]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.135 ns               ;
; N/A                                     ; 26.36 MHz ( period = 37.930 ns )                    ; EM_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[24]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.093 ns               ;
; N/A                                     ; 26.38 MHz ( period = 37.910 ns )                    ; EH_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.106 ns               ;
; N/A                                     ; 26.39 MHz ( period = 37.892 ns )                    ; EH_Set[3] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.096 ns               ;
; N/A                                     ; 26.39 MHz ( period = 37.888 ns )                    ; EH_Set[2] ; g30_UTC_to_MTC:UTC2MTC|JDD[35]              ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.093 ns               ;
; N/A                                     ; 26.40 MHz ( period = 37.880 ns )                    ; EM_Set[4] ; g30_UTC_to_MTC:UTC2MTC|JDD[27]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.069 ns               ;
; N/A                                     ; 26.41 MHz ( period = 37.868 ns )                    ; EH_Set[0] ; g30_UTC_to_MTC:UTC2MTC|JDD[38]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                        ; None                      ; 28.085 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'aReset'                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                           ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 33.98 MHz ( period = 29.428 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[18] ; g30_UTC_to_MTC:UTC2MTC|mult[63] ; aReset     ; aReset   ; None                        ; None                      ; 12.350 ns               ;
; N/A                                     ; 34.03 MHz ( period = 29.390 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[18] ; g30_UTC_to_MTC:UTC2MTC|mult[61] ; aReset     ; aReset   ; None                        ; None                      ; 12.320 ns               ;
; N/A                                     ; 34.23 MHz ( period = 29.214 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[0]  ; g30_UTC_to_MTC:UTC2MTC|mult[63] ; aReset     ; aReset   ; None                        ; None                      ; 12.247 ns               ;
; N/A                                     ; 34.23 MHz ( period = 29.212 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[18] ; g30_UTC_to_MTC:UTC2MTC|mult[68] ; aReset     ; aReset   ; None                        ; None                      ; 12.263 ns               ;
; N/A                                     ; 34.24 MHz ( period = 29.206 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[18] ; g30_UTC_to_MTC:UTC2MTC|mult[69] ; aReset     ; aReset   ; None                        ; None                      ; 12.188 ns               ;
; N/A                                     ; 34.26 MHz ( period = 29.186 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[19] ; g30_UTC_to_MTC:UTC2MTC|mult[63] ; aReset     ; aReset   ; None                        ; None                      ; 12.229 ns               ;
; N/A                                     ; 34.27 MHz ( period = 29.176 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[0]  ; g30_UTC_to_MTC:UTC2MTC|mult[61] ; aReset     ; aReset   ; None                        ; None                      ; 12.217 ns               ;
; N/A                                     ; 34.29 MHz ( period = 29.166 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[20] ; g30_UTC_to_MTC:UTC2MTC|mult[63] ; aReset     ; aReset   ; None                        ; None                      ; 12.219 ns               ;
; N/A                                     ; 34.29 MHz ( period = 29.166 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[21] ; g30_UTC_to_MTC:UTC2MTC|mult[63] ; aReset     ; aReset   ; None                        ; None                      ; 12.219 ns               ;
; N/A                                     ; 34.29 MHz ( period = 29.166 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[22] ; g30_UTC_to_MTC:UTC2MTC|mult[63] ; aReset     ; aReset   ; None                        ; None                      ; 12.219 ns               ;
; N/A                                     ; 34.31 MHz ( period = 29.148 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[19] ; g30_UTC_to_MTC:UTC2MTC|mult[61] ; aReset     ; aReset   ; None                        ; None                      ; 12.199 ns               ;
; N/A                                     ; 34.33 MHz ( period = 29.128 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[20] ; g30_UTC_to_MTC:UTC2MTC|mult[61] ; aReset     ; aReset   ; None                        ; None                      ; 12.189 ns               ;
; N/A                                     ; 34.33 MHz ( period = 29.128 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[21] ; g30_UTC_to_MTC:UTC2MTC|mult[61] ; aReset     ; aReset   ; None                        ; None                      ; 12.189 ns               ;
; N/A                                     ; 34.33 MHz ( period = 29.128 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[22] ; g30_UTC_to_MTC:UTC2MTC|mult[61] ; aReset     ; aReset   ; None                        ; None                      ; 12.189 ns               ;
; N/A                                     ; 34.43 MHz ( period = 29.044 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[18] ; g30_UTC_to_MTC:UTC2MTC|mult[62] ; aReset     ; aReset   ; None                        ; None                      ; 12.122 ns               ;
; N/A                                     ; 34.49 MHz ( period = 28.998 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[0]  ; g30_UTC_to_MTC:UTC2MTC|mult[68] ; aReset     ; aReset   ; None                        ; None                      ; 12.160 ns               ;
; N/A                                     ; 34.49 MHz ( period = 28.996 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[18] ; g30_UTC_to_MTC:UTC2MTC|mult[60] ; aReset     ; aReset   ; None                        ; None                      ; 12.116 ns               ;
; N/A                                     ; 34.49 MHz ( period = 28.992 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[0]  ; g30_UTC_to_MTC:UTC2MTC|mult[69] ; aReset     ; aReset   ; None                        ; None                      ; 12.085 ns               ;
; N/A                                     ; 34.52 MHz ( period = 28.970 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[19] ; g30_UTC_to_MTC:UTC2MTC|mult[68] ; aReset     ; aReset   ; None                        ; None                      ; 12.142 ns               ;
; N/A                                     ; 34.53 MHz ( period = 28.964 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[19] ; g30_UTC_to_MTC:UTC2MTC|mult[69] ; aReset     ; aReset   ; None                        ; None                      ; 12.067 ns               ;
; N/A                                     ; 34.54 MHz ( period = 28.950 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[20] ; g30_UTC_to_MTC:UTC2MTC|mult[68] ; aReset     ; aReset   ; None                        ; None                      ; 12.132 ns               ;
; N/A                                     ; 34.54 MHz ( period = 28.950 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[21] ; g30_UTC_to_MTC:UTC2MTC|mult[68] ; aReset     ; aReset   ; None                        ; None                      ; 12.132 ns               ;
; N/A                                     ; 34.54 MHz ( period = 28.950 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[22] ; g30_UTC_to_MTC:UTC2MTC|mult[68] ; aReset     ; aReset   ; None                        ; None                      ; 12.132 ns               ;
; N/A                                     ; 34.55 MHz ( period = 28.944 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[20] ; g30_UTC_to_MTC:UTC2MTC|mult[69] ; aReset     ; aReset   ; None                        ; None                      ; 12.057 ns               ;
; N/A                                     ; 34.55 MHz ( period = 28.944 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[21] ; g30_UTC_to_MTC:UTC2MTC|mult[69] ; aReset     ; aReset   ; None                        ; None                      ; 12.057 ns               ;
; N/A                                     ; 34.55 MHz ( period = 28.944 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[22] ; g30_UTC_to_MTC:UTC2MTC|mult[69] ; aReset     ; aReset   ; None                        ; None                      ; 12.057 ns               ;
; N/A                                     ; 34.64 MHz ( period = 28.868 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[18] ; g30_UTC_to_MTC:UTC2MTC|mult[67] ; aReset     ; aReset   ; None                        ; None                      ; 12.085 ns               ;
; N/A                                     ; 34.69 MHz ( period = 28.830 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[0]  ; g30_UTC_to_MTC:UTC2MTC|mult[62] ; aReset     ; aReset   ; None                        ; None                      ; 12.019 ns               ;
; N/A                                     ; 34.72 MHz ( period = 28.802 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[19] ; g30_UTC_to_MTC:UTC2MTC|mult[62] ; aReset     ; aReset   ; None                        ; None                      ; 12.001 ns               ;
; N/A                                     ; 34.74 MHz ( period = 28.782 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[20] ; g30_UTC_to_MTC:UTC2MTC|mult[62] ; aReset     ; aReset   ; None                        ; None                      ; 11.991 ns               ;
; N/A                                     ; 34.74 MHz ( period = 28.782 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[21] ; g30_UTC_to_MTC:UTC2MTC|mult[62] ; aReset     ; aReset   ; None                        ; None                      ; 11.991 ns               ;
; N/A                                     ; 34.74 MHz ( period = 28.782 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[22] ; g30_UTC_to_MTC:UTC2MTC|mult[62] ; aReset     ; aReset   ; None                        ; None                      ; 11.991 ns               ;
; N/A                                     ; 34.74 MHz ( period = 28.782 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[0]  ; g30_UTC_to_MTC:UTC2MTC|mult[60] ; aReset     ; aReset   ; None                        ; None                      ; 12.013 ns               ;
; N/A                                     ; 34.78 MHz ( period = 28.754 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[19] ; g30_UTC_to_MTC:UTC2MTC|mult[60] ; aReset     ; aReset   ; None                        ; None                      ; 11.995 ns               ;
; N/A                                     ; 34.80 MHz ( period = 28.734 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[20] ; g30_UTC_to_MTC:UTC2MTC|mult[60] ; aReset     ; aReset   ; None                        ; None                      ; 11.985 ns               ;
; N/A                                     ; 34.80 MHz ( period = 28.734 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[21] ; g30_UTC_to_MTC:UTC2MTC|mult[60] ; aReset     ; aReset   ; None                        ; None                      ; 11.985 ns               ;
; N/A                                     ; 34.80 MHz ( period = 28.734 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[22] ; g30_UTC_to_MTC:UTC2MTC|mult[60] ; aReset     ; aReset   ; None                        ; None                      ; 11.985 ns               ;
; N/A                                     ; 34.90 MHz ( period = 28.654 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[18] ; g30_UTC_to_MTC:UTC2MTC|mult[59] ; aReset     ; aReset   ; None                        ; None                      ; 11.948 ns               ;
; N/A                                     ; 34.90 MHz ( period = 28.654 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[0]  ; g30_UTC_to_MTC:UTC2MTC|mult[67] ; aReset     ; aReset   ; None                        ; None                      ; 11.982 ns               ;
; N/A                                     ; 34.92 MHz ( period = 28.638 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[18] ; g30_UTC_to_MTC:UTC2MTC|mult[65] ; aReset     ; aReset   ; None                        ; None                      ; 12.167 ns               ;
; N/A                                     ; 34.93 MHz ( period = 28.626 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[19] ; g30_UTC_to_MTC:UTC2MTC|mult[67] ; aReset     ; aReset   ; None                        ; None                      ; 11.964 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.606 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[20] ; g30_UTC_to_MTC:UTC2MTC|mult[67] ; aReset     ; aReset   ; None                        ; None                      ; 11.954 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.606 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[21] ; g30_UTC_to_MTC:UTC2MTC|mult[67] ; aReset     ; aReset   ; None                        ; None                      ; 11.954 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.606 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[22] ; g30_UTC_to_MTC:UTC2MTC|mult[67] ; aReset     ; aReset   ; None                        ; None                      ; 11.954 ns               ;
; N/A                                     ; 35.13 MHz ( period = 28.466 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[18] ; g30_UTC_to_MTC:UTC2MTC|mult[66] ; aReset     ; aReset   ; None                        ; None                      ; 11.855 ns               ;
; N/A                                     ; 35.14 MHz ( period = 28.460 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[18] ; g30_UTC_to_MTC:UTC2MTC|mult[58] ; aReset     ; aReset   ; None                        ; None                      ; 11.827 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.440 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[0]  ; g30_UTC_to_MTC:UTC2MTC|mult[59] ; aReset     ; aReset   ; None                        ; None                      ; 11.845 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.424 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[0]  ; g30_UTC_to_MTC:UTC2MTC|mult[65] ; aReset     ; aReset   ; None                        ; None                      ; 12.064 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.416 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[18] ; g30_UTC_to_MTC:UTC2MTC|mult[57] ; aReset     ; aReset   ; None                        ; None                      ; 11.996 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.412 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[19] ; g30_UTC_to_MTC:UTC2MTC|mult[59] ; aReset     ; aReset   ; None                        ; None                      ; 11.827 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.408 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[1]  ; g30_UTC_to_MTC:UTC2MTC|mult[63] ; aReset     ; aReset   ; None                        ; None                      ; 11.844 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.408 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[2]  ; g30_UTC_to_MTC:UTC2MTC|mult[63] ; aReset     ; aReset   ; None                        ; None                      ; 11.844 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.408 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[3]  ; g30_UTC_to_MTC:UTC2MTC|mult[63] ; aReset     ; aReset   ; None                        ; None                      ; 11.844 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.396 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[19] ; g30_UTC_to_MTC:UTC2MTC|mult[65] ; aReset     ; aReset   ; None                        ; None                      ; 12.046 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.392 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[20] ; g30_UTC_to_MTC:UTC2MTC|mult[59] ; aReset     ; aReset   ; None                        ; None                      ; 11.817 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.392 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[21] ; g30_UTC_to_MTC:UTC2MTC|mult[59] ; aReset     ; aReset   ; None                        ; None                      ; 11.817 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.392 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[22] ; g30_UTC_to_MTC:UTC2MTC|mult[59] ; aReset     ; aReset   ; None                        ; None                      ; 11.817 ns               ;
; N/A                                     ; 35.23 MHz ( period = 28.388 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[18] ; g30_UTC_to_MTC:UTC2MTC|mult[64] ; aReset     ; aReset   ; None                        ; None                      ; 11.845 ns               ;
; N/A                                     ; 35.24 MHz ( period = 28.376 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[20] ; g30_UTC_to_MTC:UTC2MTC|mult[65] ; aReset     ; aReset   ; None                        ; None                      ; 12.036 ns               ;
; N/A                                     ; 35.24 MHz ( period = 28.376 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[21] ; g30_UTC_to_MTC:UTC2MTC|mult[65] ; aReset     ; aReset   ; None                        ; None                      ; 12.036 ns               ;
; N/A                                     ; 35.24 MHz ( period = 28.376 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[22] ; g30_UTC_to_MTC:UTC2MTC|mult[65] ; aReset     ; aReset   ; None                        ; None                      ; 12.036 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.370 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[23] ; g30_UTC_to_MTC:UTC2MTC|mult[63] ; aReset     ; aReset   ; None                        ; None                      ; 11.821 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.370 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[4]  ; g30_UTC_to_MTC:UTC2MTC|mult[63] ; aReset     ; aReset   ; None                        ; None                      ; 11.825 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.370 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[5]  ; g30_UTC_to_MTC:UTC2MTC|mult[63] ; aReset     ; aReset   ; None                        ; None                      ; 11.825 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.370 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[6]  ; g30_UTC_to_MTC:UTC2MTC|mult[63] ; aReset     ; aReset   ; None                        ; None                      ; 11.825 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.370 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[7]  ; g30_UTC_to_MTC:UTC2MTC|mult[63] ; aReset     ; aReset   ; None                        ; None                      ; 11.825 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.370 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[8]  ; g30_UTC_to_MTC:UTC2MTC|mult[63] ; aReset     ; aReset   ; None                        ; None                      ; 11.825 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.370 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[9]  ; g30_UTC_to_MTC:UTC2MTC|mult[63] ; aReset     ; aReset   ; None                        ; None                      ; 11.825 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.370 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[10] ; g30_UTC_to_MTC:UTC2MTC|mult[63] ; aReset     ; aReset   ; None                        ; None                      ; 11.825 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.370 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[1]  ; g30_UTC_to_MTC:UTC2MTC|mult[61] ; aReset     ; aReset   ; None                        ; None                      ; 11.814 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.370 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[2]  ; g30_UTC_to_MTC:UTC2MTC|mult[61] ; aReset     ; aReset   ; None                        ; None                      ; 11.814 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.370 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[3]  ; g30_UTC_to_MTC:UTC2MTC|mult[61] ; aReset     ; aReset   ; None                        ; None                      ; 11.814 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.332 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[23] ; g30_UTC_to_MTC:UTC2MTC|mult[61] ; aReset     ; aReset   ; None                        ; None                      ; 11.791 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.332 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[4]  ; g30_UTC_to_MTC:UTC2MTC|mult[61] ; aReset     ; aReset   ; None                        ; None                      ; 11.795 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.332 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[5]  ; g30_UTC_to_MTC:UTC2MTC|mult[61] ; aReset     ; aReset   ; None                        ; None                      ; 11.795 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.332 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[6]  ; g30_UTC_to_MTC:UTC2MTC|mult[61] ; aReset     ; aReset   ; None                        ; None                      ; 11.795 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.332 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[7]  ; g30_UTC_to_MTC:UTC2MTC|mult[61] ; aReset     ; aReset   ; None                        ; None                      ; 11.795 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.332 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[8]  ; g30_UTC_to_MTC:UTC2MTC|mult[61] ; aReset     ; aReset   ; None                        ; None                      ; 11.795 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.332 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[9]  ; g30_UTC_to_MTC:UTC2MTC|mult[61] ; aReset     ; aReset   ; None                        ; None                      ; 11.795 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.332 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[10] ; g30_UTC_to_MTC:UTC2MTC|mult[61] ; aReset     ; aReset   ; None                        ; None                      ; 11.795 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.252 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[0]  ; g30_UTC_to_MTC:UTC2MTC|mult[66] ; aReset     ; aReset   ; None                        ; None                      ; 11.752 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.246 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[0]  ; g30_UTC_to_MTC:UTC2MTC|mult[58] ; aReset     ; aReset   ; None                        ; None                      ; 11.724 ns               ;
; N/A                                     ; 35.41 MHz ( period = 28.240 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[24] ; g30_UTC_to_MTC:UTC2MTC|mult[63] ; aReset     ; aReset   ; None                        ; None                      ; 11.756 ns               ;
; N/A                                     ; 35.43 MHz ( period = 28.224 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[19] ; g30_UTC_to_MTC:UTC2MTC|mult[66] ; aReset     ; aReset   ; None                        ; None                      ; 11.734 ns               ;
; N/A                                     ; 35.44 MHz ( period = 28.218 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[19] ; g30_UTC_to_MTC:UTC2MTC|mult[58] ; aReset     ; aReset   ; None                        ; None                      ; 11.706 ns               ;
; N/A                                     ; 35.45 MHz ( period = 28.206 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[18] ; g30_UTC_to_MTC:UTC2MTC|mult[56] ; aReset     ; aReset   ; None                        ; None                      ; 11.701 ns               ;
; N/A                                     ; 35.46 MHz ( period = 28.204 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[20] ; g30_UTC_to_MTC:UTC2MTC|mult[66] ; aReset     ; aReset   ; None                        ; None                      ; 11.724 ns               ;
; N/A                                     ; 35.46 MHz ( period = 28.204 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[21] ; g30_UTC_to_MTC:UTC2MTC|mult[66] ; aReset     ; aReset   ; None                        ; None                      ; 11.724 ns               ;
; N/A                                     ; 35.46 MHz ( period = 28.204 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[22] ; g30_UTC_to_MTC:UTC2MTC|mult[66] ; aReset     ; aReset   ; None                        ; None                      ; 11.724 ns               ;
; N/A                                     ; 35.46 MHz ( period = 28.202 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[0]  ; g30_UTC_to_MTC:UTC2MTC|mult[57] ; aReset     ; aReset   ; None                        ; None                      ; 11.893 ns               ;
; N/A                                     ; 35.46 MHz ( period = 28.202 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[24] ; g30_UTC_to_MTC:UTC2MTC|mult[61] ; aReset     ; aReset   ; None                        ; None                      ; 11.726 ns               ;
; N/A                                     ; 35.46 MHz ( period = 28.198 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[20] ; g30_UTC_to_MTC:UTC2MTC|mult[58] ; aReset     ; aReset   ; None                        ; None                      ; 11.696 ns               ;
; N/A                                     ; 35.46 MHz ( period = 28.198 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[21] ; g30_UTC_to_MTC:UTC2MTC|mult[58] ; aReset     ; aReset   ; None                        ; None                      ; 11.696 ns               ;
; N/A                                     ; 35.46 MHz ( period = 28.198 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[22] ; g30_UTC_to_MTC:UTC2MTC|mult[58] ; aReset     ; aReset   ; None                        ; None                      ; 11.696 ns               ;
; N/A                                     ; 35.47 MHz ( period = 28.192 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[1]  ; g30_UTC_to_MTC:UTC2MTC|mult[68] ; aReset     ; aReset   ; None                        ; None                      ; 11.757 ns               ;
; N/A                                     ; 35.47 MHz ( period = 28.192 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[2]  ; g30_UTC_to_MTC:UTC2MTC|mult[68] ; aReset     ; aReset   ; None                        ; None                      ; 11.757 ns               ;
; N/A                                     ; 35.47 MHz ( period = 28.192 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[3]  ; g30_UTC_to_MTC:UTC2MTC|mult[68] ; aReset     ; aReset   ; None                        ; None                      ; 11.757 ns               ;
; N/A                                     ; 35.48 MHz ( period = 28.186 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[1]  ; g30_UTC_to_MTC:UTC2MTC|mult[69] ; aReset     ; aReset   ; None                        ; None                      ; 11.682 ns               ;
; N/A                                     ; 35.48 MHz ( period = 28.186 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[2]  ; g30_UTC_to_MTC:UTC2MTC|mult[69] ; aReset     ; aReset   ; None                        ; None                      ; 11.682 ns               ;
; N/A                                     ; 35.48 MHz ( period = 28.186 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[3]  ; g30_UTC_to_MTC:UTC2MTC|mult[69] ; aReset     ; aReset   ; None                        ; None                      ; 11.682 ns               ;
; N/A                                     ; 35.49 MHz ( period = 28.174 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[19] ; g30_UTC_to_MTC:UTC2MTC|mult[57] ; aReset     ; aReset   ; None                        ; None                      ; 11.875 ns               ;
; N/A                                     ; 35.49 MHz ( period = 28.174 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[0]  ; g30_UTC_to_MTC:UTC2MTC|mult[64] ; aReset     ; aReset   ; None                        ; None                      ; 11.742 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.154 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[20] ; g30_UTC_to_MTC:UTC2MTC|mult[57] ; aReset     ; aReset   ; None                        ; None                      ; 11.865 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.154 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[21] ; g30_UTC_to_MTC:UTC2MTC|mult[57] ; aReset     ; aReset   ; None                        ; None                      ; 11.865 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.154 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[22] ; g30_UTC_to_MTC:UTC2MTC|mult[57] ; aReset     ; aReset   ; None                        ; None                      ; 11.865 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.154 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[23] ; g30_UTC_to_MTC:UTC2MTC|mult[68] ; aReset     ; aReset   ; None                        ; None                      ; 11.734 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.154 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[4]  ; g30_UTC_to_MTC:UTC2MTC|mult[68] ; aReset     ; aReset   ; None                        ; None                      ; 11.738 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.154 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[5]  ; g30_UTC_to_MTC:UTC2MTC|mult[68] ; aReset     ; aReset   ; None                        ; None                      ; 11.738 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.154 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[6]  ; g30_UTC_to_MTC:UTC2MTC|mult[68] ; aReset     ; aReset   ; None                        ; None                      ; 11.738 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.154 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[7]  ; g30_UTC_to_MTC:UTC2MTC|mult[68] ; aReset     ; aReset   ; None                        ; None                      ; 11.738 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.154 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[8]  ; g30_UTC_to_MTC:UTC2MTC|mult[68] ; aReset     ; aReset   ; None                        ; None                      ; 11.738 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.154 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[9]  ; g30_UTC_to_MTC:UTC2MTC|mult[68] ; aReset     ; aReset   ; None                        ; None                      ; 11.738 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.154 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[10] ; g30_UTC_to_MTC:UTC2MTC|mult[68] ; aReset     ; aReset   ; None                        ; None                      ; 11.738 ns               ;
; N/A                                     ; 35.53 MHz ( period = 28.148 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[23] ; g30_UTC_to_MTC:UTC2MTC|mult[69] ; aReset     ; aReset   ; None                        ; None                      ; 11.659 ns               ;
; N/A                                     ; 35.53 MHz ( period = 28.148 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[4]  ; g30_UTC_to_MTC:UTC2MTC|mult[69] ; aReset     ; aReset   ; None                        ; None                      ; 11.663 ns               ;
; N/A                                     ; 35.53 MHz ( period = 28.148 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[5]  ; g30_UTC_to_MTC:UTC2MTC|mult[69] ; aReset     ; aReset   ; None                        ; None                      ; 11.663 ns               ;
; N/A                                     ; 35.53 MHz ( period = 28.148 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[6]  ; g30_UTC_to_MTC:UTC2MTC|mult[69] ; aReset     ; aReset   ; None                        ; None                      ; 11.663 ns               ;
; N/A                                     ; 35.53 MHz ( period = 28.148 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[7]  ; g30_UTC_to_MTC:UTC2MTC|mult[69] ; aReset     ; aReset   ; None                        ; None                      ; 11.663 ns               ;
; N/A                                     ; 35.53 MHz ( period = 28.148 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[8]  ; g30_UTC_to_MTC:UTC2MTC|mult[69] ; aReset     ; aReset   ; None                        ; None                      ; 11.663 ns               ;
; N/A                                     ; 35.53 MHz ( period = 28.148 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[9]  ; g30_UTC_to_MTC:UTC2MTC|mult[69] ; aReset     ; aReset   ; None                        ; None                      ; 11.663 ns               ;
; N/A                                     ; 35.53 MHz ( period = 28.148 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[10] ; g30_UTC_to_MTC:UTC2MTC|mult[69] ; aReset     ; aReset   ; None                        ; None                      ; 11.663 ns               ;
; N/A                                     ; 35.53 MHz ( period = 28.146 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[19] ; g30_UTC_to_MTC:UTC2MTC|mult[64] ; aReset     ; aReset   ; None                        ; None                      ; 11.724 ns               ;
; N/A                                     ; 35.55 MHz ( period = 28.126 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[20] ; g30_UTC_to_MTC:UTC2MTC|mult[64] ; aReset     ; aReset   ; None                        ; None                      ; 11.714 ns               ;
; N/A                                     ; 35.55 MHz ( period = 28.126 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[21] ; g30_UTC_to_MTC:UTC2MTC|mult[64] ; aReset     ; aReset   ; None                        ; None                      ; 11.714 ns               ;
; N/A                                     ; 35.55 MHz ( period = 28.126 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[22] ; g30_UTC_to_MTC:UTC2MTC|mult[64] ; aReset     ; aReset   ; None                        ; None                      ; 11.714 ns               ;
; N/A                                     ; 35.64 MHz ( period = 28.062 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[25] ; g30_UTC_to_MTC:UTC2MTC|mult[63] ; aReset     ; aReset   ; None                        ; None                      ; 11.667 ns               ;
; N/A                                     ; 35.68 MHz ( period = 28.024 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[1]  ; g30_UTC_to_MTC:UTC2MTC|mult[62] ; aReset     ; aReset   ; None                        ; None                      ; 11.616 ns               ;
; N/A                                     ; 35.68 MHz ( period = 28.024 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[2]  ; g30_UTC_to_MTC:UTC2MTC|mult[62] ; aReset     ; aReset   ; None                        ; None                      ; 11.616 ns               ;
; N/A                                     ; 35.68 MHz ( period = 28.024 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[3]  ; g30_UTC_to_MTC:UTC2MTC|mult[62] ; aReset     ; aReset   ; None                        ; None                      ; 11.616 ns               ;
; N/A                                     ; 35.68 MHz ( period = 28.024 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[25] ; g30_UTC_to_MTC:UTC2MTC|mult[61] ; aReset     ; aReset   ; None                        ; None                      ; 11.637 ns               ;
; N/A                                     ; 35.68 MHz ( period = 28.024 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[24] ; g30_UTC_to_MTC:UTC2MTC|mult[68] ; aReset     ; aReset   ; None                        ; None                      ; 11.669 ns               ;
; N/A                                     ; 35.69 MHz ( period = 28.018 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[24] ; g30_UTC_to_MTC:UTC2MTC|mult[69] ; aReset     ; aReset   ; None                        ; None                      ; 11.594 ns               ;
; N/A                                     ; 35.72 MHz ( period = 27.992 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[0]  ; g30_UTC_to_MTC:UTC2MTC|mult[56] ; aReset     ; aReset   ; None                        ; None                      ; 11.598 ns               ;
; N/A                                     ; 35.73 MHz ( period = 27.986 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[23] ; g30_UTC_to_MTC:UTC2MTC|mult[62] ; aReset     ; aReset   ; None                        ; None                      ; 11.593 ns               ;
; N/A                                     ; 35.73 MHz ( period = 27.986 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[4]  ; g30_UTC_to_MTC:UTC2MTC|mult[62] ; aReset     ; aReset   ; None                        ; None                      ; 11.597 ns               ;
; N/A                                     ; 35.73 MHz ( period = 27.986 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[5]  ; g30_UTC_to_MTC:UTC2MTC|mult[62] ; aReset     ; aReset   ; None                        ; None                      ; 11.597 ns               ;
; N/A                                     ; 35.73 MHz ( period = 27.986 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[6]  ; g30_UTC_to_MTC:UTC2MTC|mult[62] ; aReset     ; aReset   ; None                        ; None                      ; 11.597 ns               ;
; N/A                                     ; 35.73 MHz ( period = 27.986 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[7]  ; g30_UTC_to_MTC:UTC2MTC|mult[62] ; aReset     ; aReset   ; None                        ; None                      ; 11.597 ns               ;
; N/A                                     ; 35.73 MHz ( period = 27.986 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[8]  ; g30_UTC_to_MTC:UTC2MTC|mult[62] ; aReset     ; aReset   ; None                        ; None                      ; 11.597 ns               ;
; N/A                                     ; 35.73 MHz ( period = 27.986 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[9]  ; g30_UTC_to_MTC:UTC2MTC|mult[62] ; aReset     ; aReset   ; None                        ; None                      ; 11.597 ns               ;
; N/A                                     ; 35.73 MHz ( period = 27.986 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[10] ; g30_UTC_to_MTC:UTC2MTC|mult[62] ; aReset     ; aReset   ; None                        ; None                      ; 11.597 ns               ;
; N/A                                     ; 35.74 MHz ( period = 27.976 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[1]  ; g30_UTC_to_MTC:UTC2MTC|mult[60] ; aReset     ; aReset   ; None                        ; None                      ; 11.610 ns               ;
; N/A                                     ; 35.74 MHz ( period = 27.976 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[2]  ; g30_UTC_to_MTC:UTC2MTC|mult[60] ; aReset     ; aReset   ; None                        ; None                      ; 11.610 ns               ;
; N/A                                     ; 35.74 MHz ( period = 27.976 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[3]  ; g30_UTC_to_MTC:UTC2MTC|mult[60] ; aReset     ; aReset   ; None                        ; None                      ; 11.610 ns               ;
; N/A                                     ; 35.76 MHz ( period = 27.964 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[19] ; g30_UTC_to_MTC:UTC2MTC|mult[56] ; aReset     ; aReset   ; None                        ; None                      ; 11.580 ns               ;
; N/A                                     ; 35.79 MHz ( period = 27.944 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[20] ; g30_UTC_to_MTC:UTC2MTC|mult[56] ; aReset     ; aReset   ; None                        ; None                      ; 11.570 ns               ;
; N/A                                     ; 35.79 MHz ( period = 27.944 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[21] ; g30_UTC_to_MTC:UTC2MTC|mult[56] ; aReset     ; aReset   ; None                        ; None                      ; 11.570 ns               ;
; N/A                                     ; 35.79 MHz ( period = 27.944 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[22] ; g30_UTC_to_MTC:UTC2MTC|mult[56] ; aReset     ; aReset   ; None                        ; None                      ; 11.570 ns               ;
; N/A                                     ; 35.79 MHz ( period = 27.938 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[23] ; g30_UTC_to_MTC:UTC2MTC|mult[60] ; aReset     ; aReset   ; None                        ; None                      ; 11.587 ns               ;
; N/A                                     ; 35.79 MHz ( period = 27.938 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[4]  ; g30_UTC_to_MTC:UTC2MTC|mult[60] ; aReset     ; aReset   ; None                        ; None                      ; 11.591 ns               ;
; N/A                                     ; 35.79 MHz ( period = 27.938 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[5]  ; g30_UTC_to_MTC:UTC2MTC|mult[60] ; aReset     ; aReset   ; None                        ; None                      ; 11.591 ns               ;
; N/A                                     ; 35.79 MHz ( period = 27.938 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[6]  ; g30_UTC_to_MTC:UTC2MTC|mult[60] ; aReset     ; aReset   ; None                        ; None                      ; 11.591 ns               ;
; N/A                                     ; 35.79 MHz ( period = 27.938 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[7]  ; g30_UTC_to_MTC:UTC2MTC|mult[60] ; aReset     ; aReset   ; None                        ; None                      ; 11.591 ns               ;
; N/A                                     ; 35.79 MHz ( period = 27.938 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[8]  ; g30_UTC_to_MTC:UTC2MTC|mult[60] ; aReset     ; aReset   ; None                        ; None                      ; 11.591 ns               ;
; N/A                                     ; 35.79 MHz ( period = 27.938 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[9]  ; g30_UTC_to_MTC:UTC2MTC|mult[60] ; aReset     ; aReset   ; None                        ; None                      ; 11.591 ns               ;
; N/A                                     ; 35.79 MHz ( period = 27.938 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[10] ; g30_UTC_to_MTC:UTC2MTC|mult[60] ; aReset     ; aReset   ; None                        ; None                      ; 11.591 ns               ;
; N/A                                     ; 35.84 MHz ( period = 27.904 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[18] ; g30_UTC_to_MTC:UTC2MTC|mult[55] ; aReset     ; aReset   ; None                        ; None                      ; 11.543 ns               ;
; N/A                                     ; 35.90 MHz ( period = 27.856 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[24] ; g30_UTC_to_MTC:UTC2MTC|mult[62] ; aReset     ; aReset   ; None                        ; None                      ; 11.528 ns               ;
; N/A                                     ; 35.90 MHz ( period = 27.854 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[26] ; g30_UTC_to_MTC:UTC2MTC|mult[63] ; aReset     ; aReset   ; None                        ; None                      ; 11.563 ns               ;
; N/A                                     ; 35.91 MHz ( period = 27.848 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[1]  ; g30_UTC_to_MTC:UTC2MTC|mult[67] ; aReset     ; aReset   ; None                        ; None                      ; 11.579 ns               ;
; N/A                                     ; 35.91 MHz ( period = 27.848 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[2]  ; g30_UTC_to_MTC:UTC2MTC|mult[67] ; aReset     ; aReset   ; None                        ; None                      ; 11.579 ns               ;
; N/A                                     ; 35.91 MHz ( period = 27.848 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[3]  ; g30_UTC_to_MTC:UTC2MTC|mult[67] ; aReset     ; aReset   ; None                        ; None                      ; 11.579 ns               ;
; N/A                                     ; 35.91 MHz ( period = 27.846 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[25] ; g30_UTC_to_MTC:UTC2MTC|mult[68] ; aReset     ; aReset   ; None                        ; None                      ; 11.580 ns               ;
; N/A                                     ; 35.92 MHz ( period = 27.840 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[25] ; g30_UTC_to_MTC:UTC2MTC|mult[69] ; aReset     ; aReset   ; None                        ; None                      ; 11.505 ns               ;
; N/A                                     ; 35.93 MHz ( period = 27.832 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[18] ; g30_UTC_to_MTC:UTC2MTC|mult[53] ; aReset     ; aReset   ; None                        ; None                      ; 11.461 ns               ;
; N/A                                     ; 35.95 MHz ( period = 27.816 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[26] ; g30_UTC_to_MTC:UTC2MTC|mult[61] ; aReset     ; aReset   ; None                        ; None                      ; 11.533 ns               ;
; N/A                                     ; 35.96 MHz ( period = 27.810 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[23] ; g30_UTC_to_MTC:UTC2MTC|mult[67] ; aReset     ; aReset   ; None                        ; None                      ; 11.556 ns               ;
; N/A                                     ; 35.96 MHz ( period = 27.810 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[4]  ; g30_UTC_to_MTC:UTC2MTC|mult[67] ; aReset     ; aReset   ; None                        ; None                      ; 11.560 ns               ;
; N/A                                     ; 35.96 MHz ( period = 27.810 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[5]  ; g30_UTC_to_MTC:UTC2MTC|mult[67] ; aReset     ; aReset   ; None                        ; None                      ; 11.560 ns               ;
; N/A                                     ; 35.96 MHz ( period = 27.810 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[6]  ; g30_UTC_to_MTC:UTC2MTC|mult[67] ; aReset     ; aReset   ; None                        ; None                      ; 11.560 ns               ;
; N/A                                     ; 35.96 MHz ( period = 27.810 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[7]  ; g30_UTC_to_MTC:UTC2MTC|mult[67] ; aReset     ; aReset   ; None                        ; None                      ; 11.560 ns               ;
; N/A                                     ; 35.96 MHz ( period = 27.810 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[8]  ; g30_UTC_to_MTC:UTC2MTC|mult[67] ; aReset     ; aReset   ; None                        ; None                      ; 11.560 ns               ;
; N/A                                     ; 35.96 MHz ( period = 27.810 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[9]  ; g30_UTC_to_MTC:UTC2MTC|mult[67] ; aReset     ; aReset   ; None                        ; None                      ; 11.560 ns               ;
; N/A                                     ; 35.96 MHz ( period = 27.810 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[10] ; g30_UTC_to_MTC:UTC2MTC|mult[67] ; aReset     ; aReset   ; None                        ; None                      ; 11.560 ns               ;
; N/A                                     ; 35.96 MHz ( period = 27.808 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[24] ; g30_UTC_to_MTC:UTC2MTC|mult[60] ; aReset     ; aReset   ; None                        ; None                      ; 11.522 ns               ;
; N/A                                     ; 36.03 MHz ( period = 27.756 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[18] ; g30_UTC_to_MTC:UTC2MTC|mult[54] ; aReset     ; aReset   ; None                        ; None                      ; 11.469 ns               ;
; N/A                                     ; 36.08 MHz ( period = 27.718 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[27] ; g30_UTC_to_MTC:UTC2MTC|mult[63] ; aReset     ; aReset   ; None                        ; None                      ; 11.495 ns               ;
; N/A                                     ; 36.08 MHz ( period = 27.718 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[28] ; g30_UTC_to_MTC:UTC2MTC|mult[63] ; aReset     ; aReset   ; None                        ; None                      ; 11.495 ns               ;
; N/A                                     ; 36.08 MHz ( period = 27.718 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[29] ; g30_UTC_to_MTC:UTC2MTC|mult[63] ; aReset     ; aReset   ; None                        ; None                      ; 11.495 ns               ;
; N/A                                     ; 36.08 MHz ( period = 27.718 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[30] ; g30_UTC_to_MTC:UTC2MTC|mult[63] ; aReset     ; aReset   ; None                        ; None                      ; 11.495 ns               ;
; N/A                                     ; 36.08 MHz ( period = 27.718 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[31] ; g30_UTC_to_MTC:UTC2MTC|mult[63] ; aReset     ; aReset   ; None                        ; None                      ; 11.495 ns               ;
; N/A                                     ; 36.08 MHz ( period = 27.718 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[32] ; g30_UTC_to_MTC:UTC2MTC|mult[63] ; aReset     ; aReset   ; None                        ; None                      ; 11.495 ns               ;
; N/A                                     ; 36.08 MHz ( period = 27.718 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[33] ; g30_UTC_to_MTC:UTC2MTC|mult[63] ; aReset     ; aReset   ; None                        ; None                      ; 11.495 ns               ;
; N/A                                     ; 36.08 MHz ( period = 27.718 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[34] ; g30_UTC_to_MTC:UTC2MTC|mult[63] ; aReset     ; aReset   ; None                        ; None                      ; 11.495 ns               ;
; N/A                                     ; 36.11 MHz ( period = 27.690 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[0]  ; g30_UTC_to_MTC:UTC2MTC|mult[55] ; aReset     ; aReset   ; None                        ; None                      ; 11.440 ns               ;
; N/A                                     ; 36.13 MHz ( period = 27.680 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[27] ; g30_UTC_to_MTC:UTC2MTC|mult[61] ; aReset     ; aReset   ; None                        ; None                      ; 11.465 ns               ;
; N/A                                     ; 36.13 MHz ( period = 27.680 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[28] ; g30_UTC_to_MTC:UTC2MTC|mult[61] ; aReset     ; aReset   ; None                        ; None                      ; 11.465 ns               ;
; N/A                                     ; 36.13 MHz ( period = 27.680 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[29] ; g30_UTC_to_MTC:UTC2MTC|mult[61] ; aReset     ; aReset   ; None                        ; None                      ; 11.465 ns               ;
; N/A                                     ; 36.13 MHz ( period = 27.680 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[30] ; g30_UTC_to_MTC:UTC2MTC|mult[61] ; aReset     ; aReset   ; None                        ; None                      ; 11.465 ns               ;
; N/A                                     ; 36.13 MHz ( period = 27.680 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[31] ; g30_UTC_to_MTC:UTC2MTC|mult[61] ; aReset     ; aReset   ; None                        ; None                      ; 11.465 ns               ;
; N/A                                     ; 36.13 MHz ( period = 27.680 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[32] ; g30_UTC_to_MTC:UTC2MTC|mult[61] ; aReset     ; aReset   ; None                        ; None                      ; 11.465 ns               ;
; N/A                                     ; 36.13 MHz ( period = 27.680 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[33] ; g30_UTC_to_MTC:UTC2MTC|mult[61] ; aReset     ; aReset   ; None                        ; None                      ; 11.465 ns               ;
; N/A                                     ; 36.13 MHz ( period = 27.680 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[34] ; g30_UTC_to_MTC:UTC2MTC|mult[61] ; aReset     ; aReset   ; None                        ; None                      ; 11.465 ns               ;
; N/A                                     ; 36.13 MHz ( period = 27.680 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[24] ; g30_UTC_to_MTC:UTC2MTC|mult[67] ; aReset     ; aReset   ; None                        ; None                      ; 11.491 ns               ;
; N/A                                     ; 36.13 MHz ( period = 27.678 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[25] ; g30_UTC_to_MTC:UTC2MTC|mult[62] ; aReset     ; aReset   ; None                        ; None                      ; 11.439 ns               ;
; N/A                                     ; 36.15 MHz ( period = 27.662 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[19] ; g30_UTC_to_MTC:UTC2MTC|mult[55] ; aReset     ; aReset   ; None                        ; None                      ; 11.422 ns               ;
; N/A                                     ; 36.16 MHz ( period = 27.656 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[18] ; g30_UTC_to_MTC:UTC2MTC|mult[44] ; aReset     ; aReset   ; None                        ; None                      ; 11.604 ns               ;
; N/A                                     ; 36.18 MHz ( period = 27.642 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[20] ; g30_UTC_to_MTC:UTC2MTC|mult[55] ; aReset     ; aReset   ; None                        ; None                      ; 11.412 ns               ;
; N/A                                     ; 36.18 MHz ( period = 27.642 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[21] ; g30_UTC_to_MTC:UTC2MTC|mult[55] ; aReset     ; aReset   ; None                        ; None                      ; 11.412 ns               ;
; N/A                                     ; 36.18 MHz ( period = 27.642 ns )                    ; g30_UTC_to_MTC:UTC2MTC|JDD[22] ; g30_UTC_to_MTC:UTC2MTC|mult[55] ; aReset     ; aReset   ; None                        ; None                      ; 11.412 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                ;                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                                                 ; To                                          ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|Ndays[11]                                                                                                     ; g30_UTC_to_MTC:UTC2MTC|JDD[51]~_Duplicate_1 ; clock      ; clock    ; None                       ; None                       ; 2.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|Ndays[3]                                                                                                      ; g30_UTC_to_MTC:UTC2MTC|JDD[43]~_Duplicate_1 ; clock      ; clock    ; None                       ; None                       ; 2.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|Ndays[5]                                                                                                      ; g30_UTC_to_MTC:UTC2MTC|JDD[45]~_Duplicate_1 ; clock      ; clock    ; None                       ; None                       ; 2.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|Ndays[7]                                                                                                      ; g30_UTC_to_MTC:UTC2MTC|JDD[47]~_Duplicate_1 ; clock      ; clock    ; None                       ; None                       ; 2.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|Ndays[13]                                                                                                     ; g30_UTC_to_MTC:UTC2MTC|JDD[53]~_Duplicate_1 ; clock      ; clock    ; None                       ; None                       ; 2.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|Ndays[9]                                                                                                      ; g30_UTC_to_MTC:UTC2MTC|JDD[49]~_Duplicate_1 ; clock      ; clock    ; None                       ; None                       ; 2.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|Ndays[10]                                                                                                     ; g30_UTC_to_MTC:UTC2MTC|JDD[50]~_Duplicate_1 ; clock      ; clock    ; None                       ; None                       ; 2.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|Ndays[2]                                                                                                      ; g30_UTC_to_MTC:UTC2MTC|JDD[42]~_Duplicate_1 ; clock      ; clock    ; None                       ; None                       ; 2.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|Ndays[1]                                                                                                      ; g30_UTC_to_MTC:UTC2MTC|JDD[41]~_Duplicate_1 ; clock      ; clock    ; None                       ; None                       ; 2.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|Ndays[12]                                                                                                     ; g30_UTC_to_MTC:UTC2MTC|JDD[52]~_Duplicate_1 ; clock      ; clock    ; None                       ; None                       ; 2.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|Ndays[1]                                                                                                      ; g30_UTC_to_MTC:UTC2MTC|JDD[41]              ; clock      ; clock    ; None                       ; None                       ; 2.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|Ndays[8]                                                                                                      ; g30_UTC_to_MTC:UTC2MTC|JDD[48]~_Duplicate_1 ; clock      ; clock    ; None                       ; None                       ; 2.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|Ndays[0]                                                                                                      ; g30_UTC_to_MTC:UTC2MTC|JDD[40]~_Duplicate_1 ; clock      ; clock    ; None                       ; None                       ; 2.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|Ndays[4]                                                                                                      ; g30_UTC_to_MTC:UTC2MTC|JDD[44]~_Duplicate_1 ; clock      ; clock    ; None                       ; None                       ; 2.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|Ndays[6]                                                                                                      ; g30_UTC_to_MTC:UTC2MTC|JDD[46]~_Duplicate_1 ; clock      ; clock    ; None                       ; None                       ; 2.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|Ndays[3]                                                                                                      ; g30_UTC_to_MTC:UTC2MTC|JDD[43]              ; clock      ; clock    ; None                       ; None                       ; 2.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|Ndays[2]                                                                                                      ; g30_UTC_to_MTC:UTC2MTC|JDD[42]              ; clock      ; clock    ; None                       ; None                       ; 2.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|Ndays[10]                                                                                                     ; g30_UTC_to_MTC:UTC2MTC|JDD[50]              ; clock      ; clock    ; None                       ; None                       ; 2.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|Ndays[6]                                                                                                      ; g30_UTC_to_MTC:UTC2MTC|JDD[46]              ; clock      ; clock    ; None                       ; None                       ; 2.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|Ndays[0]                                                                                                      ; g30_UTC_to_MTC:UTC2MTC|JDD[40]              ; clock      ; clock    ; None                       ; None                       ; 2.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|Ndays[4]                                                                                                      ; g30_UTC_to_MTC:UTC2MTC|JDD[44]              ; clock      ; clock    ; None                       ; None                       ; 2.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|Ndays[8]                                                                                                      ; g30_UTC_to_MTC:UTC2MTC|JDD[48]              ; clock      ; clock    ; None                       ; None                       ; 2.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|Ndays[14]                                                                                                     ; g30_UTC_to_MTC:UTC2MTC|JDD[54]              ; clock      ; clock    ; None                       ; None                       ; 2.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|Ndays[5]                                                                                                      ; g30_UTC_to_MTC:UTC2MTC|JDD[45]              ; clock      ; clock    ; None                       ; None                       ; 2.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|Ndays[11]                                                                                                     ; g30_UTC_to_MTC:UTC2MTC|JDD[51]              ; clock      ; clock    ; None                       ; None                       ; 2.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|Ndays[13]                                                                                                     ; g30_UTC_to_MTC:UTC2MTC|JDD[53]              ; clock      ; clock    ; None                       ; None                       ; 2.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|Ndays[7]                                                                                                      ; g30_UTC_to_MTC:UTC2MTC|JDD[47]              ; clock      ; clock    ; None                       ; None                       ; 2.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|Ndays[12]                                                                                                     ; g30_UTC_to_MTC:UTC2MTC|JDD[52]              ; clock      ; clock    ; None                       ; None                       ; 2.707 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|Ndays[9]                                                                                                      ; g30_UTC_to_MTC:UTC2MTC|JDD[49]              ; clock      ; clock    ; None                       ; None                       ; 2.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Scounter0to9|cntr_mfj:auto_generated|safe_q[0]             ; eS[0]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 1.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Controller:controller|y_present.B                                                                                                ; LCD2[0]                                     ; clock      ; clock    ; None                       ; None                       ; 1.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Mcounter0to9|cntr_mfj:auto_generated|safe_q[1]             ; eM[1]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 2.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Mcounter0to9|cntr_mfj:auto_generated|safe_q[0]             ; eM[0]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 2.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Controller:controller|y_present.B                                                                                                ; LCD1[1]                                     ; clock      ; clock    ; None                       ; None                       ; 2.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                                                                                                            ; g30_UTC_to_MTC:UTC2MTC|JDD[0]~_Duplicate_2  ; clock      ; clock    ; None                       ; None                       ; 0.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Controller:controller|y_present.B                                                                                                ; LCD1[0]                                     ; clock      ; clock    ; None                       ; None                       ; 2.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Scounter0to9|cntr_mfj:auto_generated|safe_q[0]             ; LCD1[0]                                     ; clock      ; clock    ; None                       ; None                       ; 3.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Controller:controller|y_present.B                                                                                                ; LCD1[2]                                     ; clock      ; clock    ; None                       ; None                       ; 2.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Scounter0to9|cntr_mfj:auto_generated|safe_q[3]             ; eS[3]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 2.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Scounter0to9|cntr_mfj:auto_generated|safe_q[2]             ; eS[2]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 2.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Controller:controller|y_present.B                                                                                                ; LCD2[1]                                     ; clock      ; clock    ; None                       ; None                       ; 2.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Mcounter0to9|cntr_mfj:auto_generated|safe_q[3]             ; eM[3]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 3.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Controller:controller|y_present.B                                                                                                ; LCD2[2]                                     ; clock      ; clock    ; None                       ; None                       ; 2.639 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:counter0to5|cntr_mfj:auto_generated|safe_q[0]              ; eS[1]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 3.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:counter0to5|cntr_mfj:auto_generated|safe_q[2]              ; eS[5]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 3.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Scounter0to9|cntr_mfj:auto_generated|safe_q[1]             ; eS[1]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 3.197 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:counter0to5|cntr_mfj:auto_generated|safe_q[1]              ; eS[2]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 3.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Scounter0to9|cntr_mfj:auto_generated|safe_q[2]             ; eS[3]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 3.344 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Mcounter0to9|cntr_mfj:auto_generated|safe_q[3]             ; eM[4]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 3.374 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Mcounter0to9|cntr_mfj:auto_generated|safe_q[1]             ; eM[4]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 3.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Mcounter0to5|cntr_mfj:auto_generated|safe_q[0]             ; eM[1]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 3.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Controller:controller|y_present.B                                                                                                ; LCD1[3]                                     ; clock      ; clock    ; None                       ; None                       ; 3.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Mcounter0to9|cntr_mfj:auto_generated|safe_q[1]             ; eM[3]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 3.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:counter0to5|cntr_mfj:auto_generated|safe_q[0]              ; eS[2]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 3.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:counter0to5|cntr_mfj:auto_generated|safe_q[0]              ; eS[3]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 3.633 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:counter0to5|cntr_mfj:auto_generated|safe_q[1]              ; eS[3]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 3.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Mcounter0to9|cntr_mfj:auto_generated|safe_q[2]             ; eM[4]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 3.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:counter0to5|cntr_mfj:auto_generated|safe_q[2]              ; eS[3]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 3.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Mcounter0to9|cntr_mfj:auto_generated|safe_q[2]             ; eM[2]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 3.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Scounter0to9|cntr_mfj:auto_generated|safe_q[1]             ; eS[2]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 3.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Controller:controller|y_present.A                                                                                                ; LCD1[0]                                     ; clock      ; clock    ; None                       ; None                       ; 3.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Scounter0to9|cntr_mfj:auto_generated|safe_q[1]             ; eS[3]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 3.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Mcounter0to9|cntr_mfj:auto_generated|safe_q[2]             ; eM[3]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 3.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Scounter0to9|cntr_mfj:auto_generated|safe_q[3]             ; eS[4]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 3.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Scounter0to9|cntr_mfj:auto_generated|safe_q[3]             ; eS[5]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 3.833 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Mcounter0to9|cntr_mfj:auto_generated|safe_q[3]             ; eM[5]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 3.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Scounter0to9|cntr_mfj:auto_generated|safe_q[2]             ; eS[4]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 3.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Controller:controller|y_present.B                                                                                                ; LCD2[3]                                     ; clock      ; clock    ; None                       ; None                       ; 3.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Scounter0to9|cntr_mfj:auto_generated|safe_q[2]             ; eS[5]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 3.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[0]             ; eH[2]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 3.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Mcounter0to9|cntr_mfj:auto_generated|safe_q[1]             ; eM[2]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 3.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Controller:controller|y_present.A                                                                                                ; LCD3[3]                                     ; clock      ; clock    ; None                       ; None                       ; 3.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[0]             ; eH[1]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 3.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Mcounter0to9|cntr_mfj:auto_generated|safe_q[1]             ; eM[5]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 4.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[0]             ; eH[0]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 4.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Mcounter0to5|cntr_mfj:auto_generated|safe_q[2]             ; eM[5]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 4.175 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Controller:controller|y_present.A                                                                                                ; LCD3[1]                                     ; clock      ; clock    ; None                       ; None                       ; 3.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:counter0to5|cntr_mfj:auto_generated|safe_q[2]              ; eS[4]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 4.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:counter0to5|cntr_mfj:auto_generated|safe_q[0]              ; eS[4]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 4.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:counter0to5|cntr_mfj:auto_generated|safe_q[1]              ; eS[4]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 4.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Mcounter0to9|cntr_mfj:auto_generated|safe_q[2]             ; eM[5]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 4.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:counter0to5|cntr_mfj:auto_generated|safe_q[0]              ; eS[5]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 4.154 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:counter0to5|cntr_mfj:auto_generated|safe_q[1]              ; eS[5]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 4.164 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Scounter0to9|cntr_mfj:auto_generated|safe_q[1]             ; eS[4]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 4.335 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Scounter0to9|cntr_mfj:auto_generated|safe_q[1]             ; eS[5]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 4.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Controller:controller|y_present.A                                                                                                ; LCD4[1]                                     ; clock      ; clock    ; None                       ; None                       ; 3.840 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[0]             ; eH[1]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 4.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:counter0to5|cntr_mfj:auto_generated|safe_q[3]              ; eS[5]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 4.420 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Controller:controller|y_present.A                                                                                                ; LCD3[2]                                     ; clock      ; clock    ; None                       ; None                       ; 3.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Controller:controller|y_present.A                                                                                                ; LCD3[0]                                     ; clock      ; clock    ; None                       ; None                       ; 3.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:counter0to5|cntr_mfj:auto_generated|safe_q[3]              ; eS[4]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 4.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Mcounter0to5|cntr_mfj:auto_generated|safe_q[2]             ; eM[4]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 4.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[1]             ; eH[1]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 4.562 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Mcounter0to5|cntr_mfj:auto_generated|safe_q[1]             ; eM[4]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 4.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Mcounter0to5|cntr_mfj:auto_generated|safe_q[1]             ; eM[2]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 4.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[0]             ; eH[3]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 4.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Mcounter0to5|cntr_mfj:auto_generated|safe_q[1]             ; eM[3]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 4.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[2]             ; eH[2]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 4.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Controller:controller|y_present.A                                                                                                ; LCD4[0]                                     ; clock      ; clock    ; None                       ; None                       ; 4.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[0]             ; eH[2]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 4.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Controller:controller|y_present.A                                                                                                ; LCD1[1]                                     ; clock      ; clock    ; None                       ; None                       ; 4.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Controller:controller|y_present.A                                                                                                ; LCD4[2]                                     ; clock      ; clock    ; None                       ; None                       ; 4.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[1]             ; eH[2]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 4.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Mcounter0to5|cntr_mfj:auto_generated|safe_q[0]             ; eM[4]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 4.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Controller:controller|y_present.A                                                                                                ; LCD1[2]                                     ; clock      ; clock    ; None                       ; None                       ; 4.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Controller:controller|y_present.A                                                                                                ; LCD2[1]                                     ; clock      ; clock    ; None                       ; None                       ; 4.441 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Mcounter0to5|cntr_mfj:auto_generated|safe_q[0]             ; eM[3]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 4.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                                                                                                            ; g30_UTC_to_MTC:UTC2MTC|JDD[1]               ; clock      ; clock    ; None                       ; None                       ; 2.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                                                                                                            ; g30_UTC_to_MTC:UTC2MTC|JDD[1]~_Duplicate_1  ; clock      ; clock    ; None                       ; None                       ; 2.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Mcounter0to5|cntr_mfj:auto_generated|safe_q[3]             ; eM[4]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 4.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[1]             ; eH[2]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 4.835 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[3]             ; eH[3]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 4.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Controller:controller|y_present.A                                                                                                ; LCD2[2]                                     ; clock      ; clock    ; None                       ; None                       ; 4.441 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Mcounter0to5|cntr_mfj:auto_generated|safe_q[1]             ; eM[5]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 5.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[2]             ; eH[3]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 4.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Controller:controller|y_present.A                                                                                                ; LCD2[0]                                     ; clock      ; clock    ; None                       ; None                       ; 4.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Mcounter0to5|cntr_mfj:auto_generated|safe_q[2]             ; eM[3]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 5.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Mcounter0to5|cntr_mfj:auto_generated|safe_q[0]             ; eM[2]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 5.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Mcounter0to5|cntr_mfj:auto_generated|safe_q[0]             ; eM[5]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 5.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[1]             ; eH[3]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 5.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Mcounter0to5|cntr_mfj:auto_generated|safe_q[3]             ; eM[5]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 5.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Controller:controller|y_present.A                                                                                                ; LCD1[3]                                     ; clock      ; clock    ; None                       ; None                       ; 4.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[0]             ; eH[3]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 5.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[0]             ; eH[4]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 5.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_binary_to_BCD:Bi2BCD|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 ; LCD1[3]                                     ; clock      ; clock    ; None                       ; None                       ; 5.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_binary_to_BCD:Bi2BCD|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg1 ; LCD1[3]                                     ; clock      ; clock    ; None                       ; None                       ; 5.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_binary_to_BCD:Bi2BCD|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg2 ; LCD1[3]                                     ; clock      ; clock    ; None                       ; None                       ; 5.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_binary_to_BCD:Bi2BCD|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg3 ; LCD1[3]                                     ; clock      ; clock    ; None                       ; None                       ; 5.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_binary_to_BCD:Bi2BCD|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg4 ; LCD1[3]                                     ; clock      ; clock    ; None                       ; None                       ; 5.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_binary_to_BCD:Bi2BCD|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg5 ; LCD1[3]                                     ; clock      ; clock    ; None                       ; None                       ; 5.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                                                                                                            ; g30_UTC_to_MTC:UTC2MTC|JDD[0]               ; clock      ; clock    ; None                       ; None                       ; 3.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:counter0to5|cntr_mfj:auto_generated|safe_q[2]              ; LCD2[2]                                     ; clock      ; clock    ; None                       ; None                       ; 5.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_binary_to_BCD:Bi2BCD|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 ; LCD1[1]                                     ; clock      ; clock    ; None                       ; None                       ; 5.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_binary_to_BCD:Bi2BCD|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg1 ; LCD1[1]                                     ; clock      ; clock    ; None                       ; None                       ; 5.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_binary_to_BCD:Bi2BCD|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg2 ; LCD1[1]                                     ; clock      ; clock    ; None                       ; None                       ; 5.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_binary_to_BCD:Bi2BCD|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg3 ; LCD1[1]                                     ; clock      ; clock    ; None                       ; None                       ; 5.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_binary_to_BCD:Bi2BCD|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg4 ; LCD1[1]                                     ; clock      ; clock    ; None                       ; None                       ; 5.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_binary_to_BCD:Bi2BCD|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg5 ; LCD1[1]                                     ; clock      ; clock    ; None                       ; None                       ; 5.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[2]             ; eH[3]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 5.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[3]             ; eH[3]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 5.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Controller:controller|y_present.D                                                                                                ; LCD3[2]                                     ; clock      ; clock    ; None                       ; None                       ; 5.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                                                                                                            ; g30_UTC_to_MTC:UTC2MTC|JDD[24]              ; clock      ; clock    ; None                       ; None                       ; 3.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Controller:controller|y_present.D                                                                                                ; LCD3[3]                                     ; clock      ; clock    ; None                       ; None                       ; 5.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[1]             ; eH[3]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 5.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[3]             ; eH[4]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 5.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Scounter0to9|cntr_mfj:auto_generated|safe_q[3]             ; LCD2[2]                                     ; clock      ; clock    ; None                       ; None                       ; 5.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                                                                                                            ; g30_UTC_to_MTC:UTC2MTC|JDD[0]~_Duplicate_1  ; clock      ; clock    ; None                       ; None                       ; 3.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Controller:controller|y_present.A                                                                                                ; LCD2[3]                                     ; clock      ; clock    ; None                       ; None                       ; 5.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[2]             ; eH[4]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 5.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Controller:controller|y_present.D                                                                                                ; LCD3[0]                                     ; clock      ; clock    ; None                       ; None                       ; 5.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_YMD_Counter:EarthYMD|month_inter[1]~_emulated                                                                                    ; LCD1[1]                                     ; clock      ; clock    ; None                       ; None                       ; 6.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                                                                                                            ; g30_UTC_to_MTC:UTC2MTC|JDD[23]              ; clock      ; clock    ; None                       ; None                       ; 3.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                                                                                                            ; g30_UTC_to_MTC:UTC2MTC|JDD[24]~_Duplicate_1 ; clock      ; clock    ; None                       ; None                       ; 3.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[0]             ; LCD1[1]                                     ; clock      ; clock    ; None                       ; None                       ; 6.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[1]             ; eH[4]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 5.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_YMD_Counter:EarthYMD|month_inter[0]~_emulated                                                                                    ; LCD1[1]                                     ; clock      ; clock    ; None                       ; None                       ; 6.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                                                                                                            ; g30_UTC_to_MTC:UTC2MTC|JDD[25]              ; clock      ; clock    ; None                       ; None                       ; 3.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[0]             ; eH[4]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 5.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                                                                                                            ; g30_UTC_to_MTC:UTC2MTC|JDD[26]              ; clock      ; clock    ; None                       ; None                       ; 3.669 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Scounter0to9|cntr_mfj:auto_generated|safe_q[2]             ; LCD2[2]                                     ; clock      ; clock    ; None                       ; None                       ; 6.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:counter0to5|cntr_mfj:auto_generated|safe_q[0]              ; LCD1[1]                                     ; clock      ; clock    ; None                       ; None                       ; 6.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_binary_to_BCD:Bi2BCD|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 ; LCD1[2]                                     ; clock      ; clock    ; None                       ; None                       ; 6.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_binary_to_BCD:Bi2BCD|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg1 ; LCD1[2]                                     ; clock      ; clock    ; None                       ; None                       ; 6.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_binary_to_BCD:Bi2BCD|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg2 ; LCD1[2]                                     ; clock      ; clock    ; None                       ; None                       ; 6.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_binary_to_BCD:Bi2BCD|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg3 ; LCD1[2]                                     ; clock      ; clock    ; None                       ; None                       ; 6.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_binary_to_BCD:Bi2BCD|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg4 ; LCD1[2]                                     ; clock      ; clock    ; None                       ; None                       ; 6.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_binary_to_BCD:Bi2BCD|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg5 ; LCD1[2]                                     ; clock      ; clock    ; None                       ; None                       ; 6.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                                                                                                            ; g30_UTC_to_MTC:UTC2MTC|JDD[27]              ; clock      ; clock    ; None                       ; None                       ; 3.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_binary_to_BCD:Bi2BCD|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 ; LCD2[0]                                     ; clock      ; clock    ; None                       ; None                       ; 6.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_binary_to_BCD:Bi2BCD|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg1 ; LCD2[0]                                     ; clock      ; clock    ; None                       ; None                       ; 6.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_binary_to_BCD:Bi2BCD|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg2 ; LCD2[0]                                     ; clock      ; clock    ; None                       ; None                       ; 6.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_binary_to_BCD:Bi2BCD|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg3 ; LCD2[0]                                     ; clock      ; clock    ; None                       ; None                       ; 6.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_binary_to_BCD:Bi2BCD|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg4 ; LCD2[0]                                     ; clock      ; clock    ; None                       ; None                       ; 6.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_binary_to_BCD:Bi2BCD|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg5 ; LCD2[0]                                     ; clock      ; clock    ; None                       ; None                       ; 6.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                                                                                                            ; g30_UTC_to_MTC:UTC2MTC|JDD[23]~_Duplicate_1 ; clock      ; clock    ; None                       ; None                       ; 3.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Scounter0to9|cntr_mfj:auto_generated|safe_q[1]             ; LCD1[1]                                     ; clock      ; clock    ; None                       ; None                       ; 6.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Controller:controller|y_present.D                                                                                                ; LCD2[0]                                     ; clock      ; clock    ; None                       ; None                       ; 6.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[2]             ; eH[4]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 6.166 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[3]             ; eH[4]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 6.191 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                                                                                                            ; g30_UTC_to_MTC:UTC2MTC|JDD[28]              ; clock      ; clock    ; None                       ; None                       ; 3.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Controller:controller|y_present.D                                                                                                ; LCD1[1]                                     ; clock      ; clock    ; None                       ; None                       ; 6.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_binary_to_BCD:Bi2BCD|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 ; LCD2[1]                                     ; clock      ; clock    ; None                       ; None                       ; 6.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_binary_to_BCD:Bi2BCD|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg1 ; LCD2[1]                                     ; clock      ; clock    ; None                       ; None                       ; 6.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_binary_to_BCD:Bi2BCD|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg2 ; LCD2[1]                                     ; clock      ; clock    ; None                       ; None                       ; 6.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_binary_to_BCD:Bi2BCD|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg3 ; LCD2[1]                                     ; clock      ; clock    ; None                       ; None                       ; 6.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_binary_to_BCD:Bi2BCD|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg4 ; LCD2[1]                                     ; clock      ; clock    ; None                       ; None                       ; 6.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_binary_to_BCD:Bi2BCD|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg5 ; LCD2[1]                                     ; clock      ; clock    ; None                       ; None                       ; 6.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                                                                                                            ; g30_UTC_to_MTC:UTC2MTC|JDD[24]              ; clock      ; clock    ; None                       ; None                       ; 3.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[1]             ; eH[4]$latch                                 ; clock      ; clock    ; None                       ; None                       ; 6.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[0]             ; LCD1[1]                                     ; clock      ; clock    ; None                       ; None                       ; 6.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                                                                                                            ; g30_UTC_to_MTC:UTC2MTC|JDD[29]              ; clock      ; clock    ; None                       ; None                       ; 3.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                                                                                                            ; g30_UTC_to_MTC:UTC2MTC|JDD[25]~_Duplicate_1 ; clock      ; clock    ; None                       ; None                       ; 3.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                                                                                                            ; g30_UTC_to_MTC:UTC2MTC|JDD[23]              ; clock      ; clock    ; None                       ; None                       ; 3.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:counter0to5|cntr_mfj:auto_generated|safe_q[0]              ; LCD2[2]                                     ; clock      ; clock    ; None                       ; None                       ; 6.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                                                                                                            ; g30_UTC_to_MTC:UTC2MTC|JDD[25]              ; clock      ; clock    ; None                       ; None                       ; 3.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:counter0to5|cntr_mfj:auto_generated|safe_q[1]              ; LCD2[2]                                     ; clock      ; clock    ; None                       ; None                       ; 6.612 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Controller:controller|y_present.D                                                                                                ; LCD1[2]                                     ; clock      ; clock    ; None                       ; None                       ; 6.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                                                                                                            ; g30_UTC_to_MTC:UTC2MTC|JDD[30]              ; clock      ; clock    ; None                       ; None                       ; 3.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                                                                                                            ; g30_UTC_to_MTC:UTC2MTC|JDD[26]~_Duplicate_1 ; clock      ; clock    ; None                       ; None                       ; 4.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_Mars_Earth_clock:MarEarClock|g30_HMS_Counter:earthCounter|lpm_counter:Scounter0to9|cntr_mfj:auto_generated|safe_q[1]             ; LCD2[2]                                     ; clock      ; clock    ; None                       ; None                       ; 6.682 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                                                                  ;                                             ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'sw4_8[4]'                                                                                                                                                                                                                                    ;
+------------------------------------------+-----------------------------------------------------+---------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                          ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+---------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[0]~_Duplicate_2  ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 0.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[1]               ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 2.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[1]~_Duplicate_1  ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 2.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[0]               ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 3.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[24]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 3.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[0]~_Duplicate_1  ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 3.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[23]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 3.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[24]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 3.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[25]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 3.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[26]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 3.669 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[27]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 3.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[23]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 3.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[28]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 3.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[24]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 3.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[29]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 3.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[25]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 3.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[23]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 3.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[25]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 3.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[30]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 3.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[26]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[18]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[26]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[27]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[31]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.145 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[27]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[28]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.171 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[28]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[23]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[24]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[33]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[29]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[25]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[30]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[26]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[18]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[27]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[19]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[19]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[32]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.520 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[31]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[29]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[28]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[20]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[30]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[20]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[21]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[33]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.638 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[21]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[34]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[14]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[33]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[13]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[34]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[17]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[17]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[35]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[3]               ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[31]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[18]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[32]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[36]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[32]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[36]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[7]               ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[19]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[29]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[19]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[37]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[30]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 4.986 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[20]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[33]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[20]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[22]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[34]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[38]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[14]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[21]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[13]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[35]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[3]~_Duplicate_1  ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[21]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[4]~_Duplicate_1  ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[15]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[15]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[34]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[35]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[5]               ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[31]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.178 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[14]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.186 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[16]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[39]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[11]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.224 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[7]~_Duplicate_1  ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[4]               ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[11]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[18]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[32]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[15]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.258 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[39]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[15]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[37]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[12]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[36]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[12]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[6]               ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[36]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[2]~_Duplicate_1  ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[9]               ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[22]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[9]~_Duplicate_1  ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.361 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[16]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[37]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[8]               ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[8]~_Duplicate_1  ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.394 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[10]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[38]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[6]~_Duplicate_1  ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[35]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[5]~_Duplicate_1  ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[22]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[16]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[14]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[39]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.624 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[39]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[37]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[2]               ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[16]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[10]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[12]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[12]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[7]               ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[22]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[4]~_Duplicate_1  ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[3]               ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.864 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[8]               ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[8]~_Duplicate_1  ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[5]               ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[4]               ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[7]~_Duplicate_1  ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[8]               ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[8]~_Duplicate_1  ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[3]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[26]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[26]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[3]~_Duplicate_1  ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.188 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[5]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[28]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 5.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[2]~_Duplicate_1  ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[5]~_Duplicate_1  ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[11]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[11]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[28]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[4]~_Duplicate_1  ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.369 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[25]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.412 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[30]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[3]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[5]               ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.274 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[4]               ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[3]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[26]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[5]               ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[26]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.528 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[5]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[28]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[5]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[5]               ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[2]               ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; EH_Set[4]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[31]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[31]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; EM_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[8]               ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; EM_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[8]~_Duplicate_1  ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[4]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[4]~_Duplicate_1  ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[6]               ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[3]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[27]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; EH_Set[3]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[30]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[3]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[3]               ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.391 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[5]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[29]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[27]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[3]               ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[4]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[28]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; EM_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[26]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; EM_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[2]~_Duplicate_1  ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[17]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[17]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[9]               ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[9]~_Duplicate_1  ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; EM_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[26]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[5]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[30]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[3]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[28]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[28]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[4]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[4]               ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[5]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[31]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[25]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[4]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[30]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[6]~_Duplicate_1  ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[3]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[29]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[29]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; EM_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[28]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; EM_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[4]~_Duplicate_1  ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[10]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[3]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[5]~_Duplicate_1  ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[4]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[31]~_Duplicate_1 ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[3]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[30]              ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[5]~_Duplicate_1  ; sw4_8[4]   ; sw4_8[4] ; None                       ; None                       ; 6.851 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                             ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+---------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'sw4_8[3]'                                                                                                                                                                                                                                    ;
+------------------------------------------+-----------------------------------------------------+---------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                          ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+---------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[0]~_Duplicate_2  ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 0.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[1]               ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 2.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[1]~_Duplicate_1  ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 2.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[0]               ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 3.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[24]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 3.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[0]~_Duplicate_1  ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 3.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[23]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 3.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[24]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 3.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[25]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 3.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[26]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 3.669 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[27]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 3.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[23]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 3.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[28]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 3.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[24]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 3.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[29]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 3.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[25]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 3.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[23]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 3.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[25]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 3.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[30]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 3.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[26]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[18]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[26]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[27]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[31]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.145 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[27]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[28]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.171 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[28]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[23]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[24]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[33]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[29]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[25]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[30]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[26]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[18]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[27]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[19]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[19]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[32]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.520 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[31]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[29]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[28]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[20]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[30]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[20]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[21]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[33]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.638 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[21]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[34]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[14]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[33]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[13]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[34]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[17]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[17]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[35]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[3]               ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[31]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[18]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[32]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[36]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[32]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[36]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[7]               ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[19]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[29]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[19]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[37]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[30]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 4.986 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[20]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[33]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[20]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[22]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[34]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[38]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[14]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[21]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[13]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[35]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[3]~_Duplicate_1  ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[21]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[4]~_Duplicate_1  ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[15]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[15]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[34]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[35]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[5]               ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[31]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.178 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[14]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.186 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[16]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[39]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[11]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.224 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[7]~_Duplicate_1  ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[4]               ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[11]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[18]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[32]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[15]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.258 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[39]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[15]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[37]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[12]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[36]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[12]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[6]               ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[36]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[2]~_Duplicate_1  ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[9]               ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[22]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[9]~_Duplicate_1  ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.361 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[16]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[37]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[8]               ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[8]~_Duplicate_1  ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.394 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[10]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[38]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[6]~_Duplicate_1  ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[35]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[5]~_Duplicate_1  ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[22]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[16]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[14]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[39]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.624 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[39]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[37]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[2]               ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[16]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[10]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[12]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[12]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[38]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[7]               ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[22]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[4]~_Duplicate_1  ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[3]               ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.864 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[8]               ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[8]~_Duplicate_1  ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[5]               ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[4]               ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[7]~_Duplicate_1  ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[8]               ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[8]~_Duplicate_1  ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[3]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[26]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[26]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[3]~_Duplicate_1  ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.188 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[5]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[28]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 5.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[2]~_Duplicate_1  ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[5]~_Duplicate_1  ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[11]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[11]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[28]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[4]~_Duplicate_1  ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.369 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[25]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.412 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[30]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[3]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[5]               ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.274 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[4]               ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[3]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[26]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[5]               ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[26]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.528 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[5]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[28]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[5]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[5]               ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[2]               ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[31]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[4]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[4]~_Duplicate_1  ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[6]               ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[3]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[27]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[3]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[3]               ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.391 ns                 ;
; Not operational: Clock Skew > Data Delay ; EH_Set[4]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[31]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[5]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[29]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[27]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[3]               ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[4]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[28]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; EM_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[8]               ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; EM_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[8]~_Duplicate_1  ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[17]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[17]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[9]               ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[9]~_Duplicate_1  ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[5]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[30]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; EH_Set[3]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[30]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[3]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[28]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[28]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; EM_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[26]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; EM_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[2]~_Duplicate_1  ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[4]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[4]               ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; EM_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[26]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[5]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[31]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[25]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[4]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[30]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[6]~_Duplicate_1  ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[3]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[29]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[29]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[1]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[10]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[3]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[5]~_Duplicate_1  ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[4]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[31]~_Duplicate_1 ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[3]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[30]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; ES_Set[2]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[5]~_Duplicate_1  ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; EM_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[28]              ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; EM_Set[0]                                           ; g30_UTC_to_MTC:UTC2MTC|JDD[4]~_Duplicate_1  ; sw4_8[3]   ; sw4_8[3] ; None                       ; None                       ; 6.940 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                             ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+---------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'aReset'                                                                                                                                                                                                             ;
+------------------------------------------+-------------------------------------+------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                ; To                                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------+------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mult[26]     ; g30_UTC_to_MTC:UTC2MTC|frac[26]    ; aReset     ; aReset   ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mult[31]     ; g30_UTC_to_MTC:UTC2MTC|frac[31]    ; aReset     ; aReset   ; None                       ; None                       ; 0.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mult[29]     ; g30_UTC_to_MTC:UTC2MTC|frac[29]    ; aReset     ; aReset   ; None                       ; None                       ; 0.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mult[24]     ; g30_UTC_to_MTC:UTC2MTC|frac[24]    ; aReset     ; aReset   ; None                       ; None                       ; 0.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mult[23]     ; g30_UTC_to_MTC:UTC2MTC|frac[23]    ; aReset     ; aReset   ; None                       ; None                       ; 0.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mult[22]     ; g30_UTC_to_MTC:UTC2MTC|frac[22]    ; aReset     ; aReset   ; None                       ; None                       ; 0.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mult[20]     ; g30_UTC_to_MTC:UTC2MTC|frac[20]    ; aReset     ; aReset   ; None                       ; None                       ; 0.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mult[19]     ; g30_UTC_to_MTC:UTC2MTC|frac[19]    ; aReset     ; aReset   ; None                       ; None                       ; 0.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mult[17]     ; g30_UTC_to_MTC:UTC2MTC|frac[17]    ; aReset     ; aReset   ; None                       ; None                       ; 0.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mult[16]     ; g30_UTC_to_MTC:UTC2MTC|frac[16]    ; aReset     ; aReset   ; None                       ; None                       ; 0.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mult[14]     ; g30_UTC_to_MTC:UTC2MTC|frac[14]    ; aReset     ; aReset   ; None                       ; None                       ; 0.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mult[13]     ; g30_UTC_to_MTC:UTC2MTC|frac[13]    ; aReset     ; aReset   ; None                       ; None                       ; 0.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mult[12]     ; g30_UTC_to_MTC:UTC2MTC|frac[12]    ; aReset     ; aReset   ; None                       ; None                       ; 0.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mult[11]     ; g30_UTC_to_MTC:UTC2MTC|frac[11]    ; aReset     ; aReset   ; None                       ; None                       ; 0.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mult[6]      ; g30_UTC_to_MTC:UTC2MTC|frac[6]     ; aReset     ; aReset   ; None                       ; None                       ; 0.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mult[5]      ; g30_UTC_to_MTC:UTC2MTC|frac[5]     ; aReset     ; aReset   ; None                       ; None                       ; 0.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|cal1[70]     ; g30_UTC_to_MTC:UTC2MTC|MMinutes[0] ; aReset     ; aReset   ; None                       ; None                       ; 0.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|cal1[74]     ; g30_UTC_to_MTC:UTC2MTC|MMinutes[4] ; aReset     ; aReset   ; None                       ; None                       ; 0.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mtcinter[71] ; g30_UTC_to_MTC:UTC2MTC|MHours[1]   ; aReset     ; aReset   ; None                       ; None                       ; 0.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|cal2[71]     ; g30_UTC_to_MTC:UTC2MTC|MSeconds[1] ; aReset     ; aReset   ; None                       ; None                       ; 0.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mult[21]     ; g30_UTC_to_MTC:UTC2MTC|frac[21]    ; aReset     ; aReset   ; None                       ; None                       ; 0.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mult[30]     ; g30_UTC_to_MTC:UTC2MTC|frac[30]    ; aReset     ; aReset   ; None                       ; None                       ; 0.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mult[15]     ; g30_UTC_to_MTC:UTC2MTC|frac[15]    ; aReset     ; aReset   ; None                       ; None                       ; 0.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|cal1[72]     ; g30_UTC_to_MTC:UTC2MTC|MMinutes[2] ; aReset     ; aReset   ; None                       ; None                       ; 0.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mtcinter[73] ; g30_UTC_to_MTC:UTC2MTC|MHours[3]   ; aReset     ; aReset   ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mult[32]     ; g30_UTC_to_MTC:UTC2MTC|frac[32]    ; aReset     ; aReset   ; None                       ; None                       ; 0.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mult[28]     ; g30_UTC_to_MTC:UTC2MTC|frac[28]    ; aReset     ; aReset   ; None                       ; None                       ; 0.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mult[18]     ; g30_UTC_to_MTC:UTC2MTC|frac[18]    ; aReset     ; aReset   ; None                       ; None                       ; 0.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mult[10]     ; g30_UTC_to_MTC:UTC2MTC|frac[10]    ; aReset     ; aReset   ; None                       ; None                       ; 0.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mult[8]      ; g30_UTC_to_MTC:UTC2MTC|frac[8]     ; aReset     ; aReset   ; None                       ; None                       ; 0.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mult[9]      ; g30_UTC_to_MTC:UTC2MTC|frac[9]     ; aReset     ; aReset   ; None                       ; None                       ; 0.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|cal2[72]     ; g30_UTC_to_MTC:UTC2MTC|MSeconds[2] ; aReset     ; aReset   ; None                       ; None                       ; 0.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|cal2[70]     ; g30_UTC_to_MTC:UTC2MTC|MSeconds[0] ; aReset     ; aReset   ; None                       ; None                       ; 0.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mtcinter[72] ; g30_UTC_to_MTC:UTC2MTC|MHours[2]   ; aReset     ; aReset   ; None                       ; None                       ; 0.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mult[0]      ; g30_UTC_to_MTC:UTC2MTC|frac[0]     ; aReset     ; aReset   ; None                       ; None                       ; 0.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|cal1[71]     ; g30_UTC_to_MTC:UTC2MTC|MMinutes[1] ; aReset     ; aReset   ; None                       ; None                       ; 1.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|cal2[73]     ; g30_UTC_to_MTC:UTC2MTC|MSeconds[3] ; aReset     ; aReset   ; None                       ; None                       ; 1.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mtcinter[70] ; g30_UTC_to_MTC:UTC2MTC|MHours[0]   ; aReset     ; aReset   ; None                       ; None                       ; 1.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|cal2[74]     ; g30_UTC_to_MTC:UTC2MTC|MSeconds[4] ; aReset     ; aReset   ; None                       ; None                       ; 1.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|cal1[73]     ; g30_UTC_to_MTC:UTC2MTC|MMinutes[3] ; aReset     ; aReset   ; None                       ; None                       ; 1.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mult[7]      ; g30_UTC_to_MTC:UTC2MTC|frac[7]     ; aReset     ; aReset   ; None                       ; None                       ; 1.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; g30_UTC_to_MTC:UTC2MTC|mult[25]     ; g30_UTC_to_MTC:UTC2MTC|frac[25]    ; aReset     ; aReset   ; None                       ; None                       ; 1.099 ns                 ;
+------------------------------------------+-------------------------------------+------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+---------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From     ; To      ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+---------+----------+
; N/A                                     ; None                                                ; 42.339 ns  ; DSTsw9   ; LCD1[1] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 42.336 ns  ; DSTsw9   ; LCD1[2] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 42.220 ns  ; DSTsw9   ; LCD1[1] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 42.217 ns  ; DSTsw9   ; LCD1[2] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 42.210 ns  ; DSTsw9   ; LCD1[3] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 42.147 ns  ; DSTsw9   ; LCD1[1] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 42.144 ns  ; DSTsw9   ; LCD1[2] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 42.091 ns  ; DSTsw9   ; LCD1[3] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 42.026 ns  ; DSTsw9   ; LCD1[1] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 42.023 ns  ; DSTsw9   ; LCD1[2] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 42.018 ns  ; DSTsw9   ; LCD1[3] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 42.018 ns  ; DSTsw9   ; LCD2[3] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 41.899 ns  ; DSTsw9   ; LCD2[3] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 41.897 ns  ; DSTsw9   ; LCD1[3] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 41.832 ns  ; DSTsw9   ; LCD2[2] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 41.826 ns  ; DSTsw9   ; LCD2[3] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 41.820 ns  ; DSTsw9   ; LCD2[1] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 41.713 ns  ; DSTsw9   ; LCD2[2] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 41.705 ns  ; DSTsw9   ; LCD2[3] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 41.701 ns  ; DSTsw9   ; LCD2[1] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 41.640 ns  ; DSTsw9   ; LCD2[2] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 41.628 ns  ; DSTsw9   ; LCD2[1] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 41.519 ns  ; DSTsw9   ; LCD2[2] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 41.507 ns  ; DSTsw9   ; LCD2[1] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 40.677 ns  ; DSTsw9   ; LCD2[0] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 40.558 ns  ; DSTsw9   ; LCD2[0] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 40.485 ns  ; DSTsw9   ; LCD2[0] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 40.364 ns  ; DSTsw9   ; LCD2[0] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 39.270 ns  ; aReset   ; LCD1[1] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 39.267 ns  ; aReset   ; LCD1[2] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 39.151 ns  ; aReset   ; LCD1[1] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 39.148 ns  ; aReset   ; LCD1[2] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 39.141 ns  ; aReset   ; LCD1[3] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 39.078 ns  ; aReset   ; LCD1[1] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 39.075 ns  ; aReset   ; LCD1[2] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 39.022 ns  ; aReset   ; LCD1[3] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 38.957 ns  ; aReset   ; LCD1[1] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 38.954 ns  ; aReset   ; LCD1[2] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 38.949 ns  ; aReset   ; LCD1[3] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 38.949 ns  ; aReset   ; LCD2[3] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 38.830 ns  ; aReset   ; LCD2[3] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 38.828 ns  ; aReset   ; LCD1[3] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 38.763 ns  ; aReset   ; LCD2[2] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 38.757 ns  ; aReset   ; LCD2[3] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 38.751 ns  ; aReset   ; LCD2[1] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 38.644 ns  ; aReset   ; LCD2[2] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 38.636 ns  ; aReset   ; LCD2[3] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 38.632 ns  ; aReset   ; LCD2[1] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 38.571 ns  ; aReset   ; LCD2[2] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 38.559 ns  ; aReset   ; LCD2[1] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 38.450 ns  ; aReset   ; LCD2[2] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 38.438 ns  ; aReset   ; LCD2[1] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 37.608 ns  ; aReset   ; LCD2[0] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 37.489 ns  ; aReset   ; LCD2[0] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 37.416 ns  ; aReset   ; LCD2[0] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 37.295 ns  ; aReset   ; LCD2[0] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 36.967 ns  ; DSTsw9   ; LCD1[1] ; sw4_8[3] ;
; N/A                                     ; None                                                ; 36.964 ns  ; DSTsw9   ; LCD1[2] ; sw4_8[3] ;
; N/A                                     ; None                                                ; 36.882 ns  ; DSTsw9   ; LCD1[1] ; sw4_8[4] ;
; N/A                                     ; None                                                ; 36.879 ns  ; DSTsw9   ; LCD1[2] ; sw4_8[4] ;
; N/A                                     ; None                                                ; 36.838 ns  ; DSTsw9   ; LCD1[3] ; sw4_8[3] ;
; N/A                                     ; None                                                ; 36.753 ns  ; DSTsw9   ; LCD1[3] ; sw4_8[4] ;
; N/A                                     ; None                                                ; 36.646 ns  ; DSTsw9   ; LCD2[3] ; sw4_8[3] ;
; N/A                                     ; None                                                ; 36.561 ns  ; DSTsw9   ; LCD2[3] ; sw4_8[4] ;
; N/A                                     ; None                                                ; 36.460 ns  ; DSTsw9   ; LCD2[2] ; sw4_8[3] ;
; N/A                                     ; None                                                ; 36.448 ns  ; DSTsw9   ; LCD2[1] ; sw4_8[3] ;
; N/A                                     ; None                                                ; 36.375 ns  ; DSTsw9   ; LCD2[2] ; sw4_8[4] ;
; N/A                                     ; None                                                ; 36.363 ns  ; DSTsw9   ; LCD2[1] ; sw4_8[4] ;
; N/A                                     ; None                                                ; 35.305 ns  ; DSTsw9   ; LCD2[0] ; sw4_8[3] ;
; N/A                                     ; None                                                ; 35.220 ns  ; DSTsw9   ; LCD2[0] ; sw4_8[4] ;
; N/A                                     ; None                                                ; 35.084 ns  ; DSTsw9   ; LCD3[2] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 34.965 ns  ; DSTsw9   ; LCD3[2] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 34.892 ns  ; DSTsw9   ; LCD3[2] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 34.771 ns  ; DSTsw9   ; LCD3[2] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 34.744 ns  ; DSTsw9   ; LCD3[0] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 34.689 ns  ; DSTsw9   ; LCD3[3] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 34.625 ns  ; DSTsw9   ; LCD3[0] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 34.570 ns  ; DSTsw9   ; LCD3[3] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 34.552 ns  ; DSTsw9   ; LCD3[0] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 34.497 ns  ; DSTsw9   ; LCD3[3] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 34.431 ns  ; DSTsw9   ; LCD3[0] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 34.376 ns  ; DSTsw9   ; LCD3[3] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 34.222 ns  ; DSTsw9   ; LCD1[1] ; clock    ;
; N/A                                     ; None                                                ; 34.219 ns  ; DSTsw9   ; LCD1[2] ; clock    ;
; N/A                                     ; None                                                ; 34.093 ns  ; DSTsw9   ; LCD1[3] ; clock    ;
; N/A                                     ; None                                                ; 33.901 ns  ; DSTsw9   ; LCD2[3] ; clock    ;
; N/A                                     ; None                                                ; 33.898 ns  ; aReset   ; LCD1[1] ; sw4_8[3] ;
; N/A                                     ; None                                                ; 33.895 ns  ; aReset   ; LCD1[2] ; sw4_8[3] ;
; N/A                                     ; None                                                ; 33.813 ns  ; aReset   ; LCD1[1] ; sw4_8[4] ;
; N/A                                     ; None                                                ; 33.810 ns  ; aReset   ; LCD1[2] ; sw4_8[4] ;
; N/A                                     ; None                                                ; 33.769 ns  ; aReset   ; LCD1[3] ; sw4_8[3] ;
; N/A                                     ; None                                                ; 33.715 ns  ; DSTsw9   ; LCD2[2] ; clock    ;
; N/A                                     ; None                                                ; 33.703 ns  ; DSTsw9   ; LCD2[1] ; clock    ;
; N/A                                     ; None                                                ; 33.684 ns  ; aReset   ; LCD1[3] ; sw4_8[4] ;
; N/A                                     ; None                                                ; 33.577 ns  ; aReset   ; LCD2[3] ; sw4_8[3] ;
; N/A                                     ; None                                                ; 33.492 ns  ; aReset   ; LCD2[3] ; sw4_8[4] ;
; N/A                                     ; None                                                ; 33.391 ns  ; aReset   ; LCD2[2] ; sw4_8[3] ;
; N/A                                     ; None                                                ; 33.379 ns  ; aReset   ; LCD2[1] ; sw4_8[3] ;
; N/A                                     ; None                                                ; 33.306 ns  ; aReset   ; LCD2[2] ; sw4_8[4] ;
; N/A                                     ; None                                                ; 33.294 ns  ; aReset   ; LCD2[1] ; sw4_8[4] ;
; N/A                                     ; None                                                ; 32.697 ns  ; sw4_8[1] ; LCD2[2] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 32.578 ns  ; sw4_8[1] ; LCD2[2] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 32.560 ns  ; DSTsw9   ; LCD2[0] ; clock    ;
; N/A                                     ; None                                                ; 32.505 ns  ; sw4_8[1] ; LCD2[2] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 32.490 ns  ; DSTsw9   ; LCD3[1] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 32.384 ns  ; sw4_8[1] ; LCD2[2] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 32.371 ns  ; DSTsw9   ; LCD3[1] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 32.298 ns  ; DSTsw9   ; LCD3[1] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 32.236 ns  ; aReset   ; LCD2[0] ; sw4_8[3] ;
; N/A                                     ; None                                                ; 32.177 ns  ; DSTsw9   ; LCD3[1] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 32.151 ns  ; aReset   ; LCD2[0] ; sw4_8[4] ;
; N/A                                     ; None                                                ; 32.015 ns  ; aReset   ; LCD3[2] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 31.896 ns  ; aReset   ; LCD3[2] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 31.823 ns  ; aReset   ; LCD3[2] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 31.702 ns  ; aReset   ; LCD3[2] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 31.675 ns  ; aReset   ; LCD3[0] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 31.651 ns  ; sw4_8[1] ; LCD1[2] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 31.644 ns  ; sw4_8[0] ; LCD2[2] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 31.620 ns  ; aReset   ; LCD3[3] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 31.556 ns  ; aReset   ; LCD3[0] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 31.532 ns  ; sw4_8[1] ; LCD1[2] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 31.525 ns  ; sw4_8[0] ; LCD2[2] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 31.501 ns  ; aReset   ; LCD3[3] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 31.483 ns  ; aReset   ; LCD3[0] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 31.459 ns  ; sw4_8[1] ; LCD1[2] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 31.452 ns  ; sw4_8[0] ; LCD2[2] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 31.428 ns  ; aReset   ; LCD3[3] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 31.362 ns  ; aReset   ; LCD3[0] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 31.338 ns  ; sw4_8[1] ; LCD1[2] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 31.331 ns  ; sw4_8[0] ; LCD2[2] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 31.307 ns  ; aReset   ; LCD3[3] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 31.205 ns  ; sw4_8[1] ; LCD2[0] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 31.153 ns  ; aReset   ; LCD1[1] ; clock    ;
; N/A                                     ; None                                                ; 31.150 ns  ; aReset   ; LCD1[2] ; clock    ;
; N/A                                     ; None                                                ; 31.086 ns  ; sw4_8[1] ; LCD2[0] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 31.024 ns  ; aReset   ; LCD1[3] ; clock    ;
; N/A                                     ; None                                                ; 31.013 ns  ; sw4_8[1] ; LCD2[0] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 30.892 ns  ; sw4_8[1] ; LCD2[0] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 30.832 ns  ; aReset   ; LCD2[3] ; clock    ;
; N/A                                     ; None                                                ; 30.646 ns  ; aReset   ; LCD2[2] ; clock    ;
; N/A                                     ; None                                                ; 30.634 ns  ; aReset   ; LCD2[1] ; clock    ;
; N/A                                     ; None                                                ; 30.598 ns  ; sw4_8[0] ; LCD1[2] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 30.479 ns  ; sw4_8[0] ; LCD1[2] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 30.479 ns  ; sw4_8[1] ; LCD2[1] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 30.406 ns  ; sw4_8[0] ; LCD1[2] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 30.360 ns  ; sw4_8[1] ; LCD2[1] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 30.287 ns  ; sw4_8[1] ; LCD2[1] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 30.285 ns  ; sw4_8[0] ; LCD1[2] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 30.228 ns  ; sw4_8[1] ; LCD1[1] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 30.182 ns  ; sw4_8[1] ; LCD2[3] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 30.166 ns  ; sw4_8[1] ; LCD2[1] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 30.152 ns  ; sw4_8[0] ; LCD2[0] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 30.109 ns  ; sw4_8[1] ; LCD1[1] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 30.063 ns  ; sw4_8[1] ; LCD2[3] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 30.036 ns  ; sw4_8[1] ; LCD1[1] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 30.033 ns  ; sw4_8[0] ; LCD2[0] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 29.990 ns  ; sw4_8[1] ; LCD2[3] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 29.960 ns  ; sw4_8[0] ; LCD2[0] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 29.915 ns  ; sw4_8[1] ; LCD1[1] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 29.869 ns  ; sw4_8[1] ; LCD2[3] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 29.839 ns  ; sw4_8[0] ; LCD2[0] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 29.712 ns  ; DSTsw9   ; LCD3[2] ; sw4_8[3] ;
; N/A                                     ; None                                                ; 29.627 ns  ; DSTsw9   ; LCD3[2] ; sw4_8[4] ;
; N/A                                     ; None                                                ; 29.572 ns  ; sw4_8[1] ; LCD1[3] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 29.491 ns  ; aReset   ; LCD2[0] ; clock    ;
; N/A                                     ; None                                                ; 29.453 ns  ; sw4_8[1] ; LCD1[3] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 29.426 ns  ; sw4_8[0] ; LCD2[1] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 29.421 ns  ; aReset   ; LCD3[1] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 29.380 ns  ; sw4_8[1] ; LCD1[3] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 29.372 ns  ; DSTsw9   ; LCD3[0] ; sw4_8[3] ;
; N/A                                     ; None                                                ; 29.317 ns  ; DSTsw9   ; LCD3[3] ; sw4_8[3] ;
; N/A                                     ; None                                                ; 29.307 ns  ; sw4_8[0] ; LCD2[1] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 29.302 ns  ; aReset   ; LCD3[1] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 29.287 ns  ; DSTsw9   ; LCD3[0] ; sw4_8[4] ;
; N/A                                     ; None                                                ; 29.259 ns  ; sw4_8[1] ; LCD1[3] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 29.234 ns  ; sw4_8[0] ; LCD2[1] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 29.232 ns  ; DSTsw9   ; LCD3[3] ; sw4_8[4] ;
; N/A                                     ; None                                                ; 29.229 ns  ; aReset   ; LCD3[1] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 29.224 ns  ; sw4_8[2] ; LCD1[2] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 29.175 ns  ; sw4_8[0] ; LCD1[1] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 29.129 ns  ; sw4_8[0] ; LCD2[3] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 29.113 ns  ; sw4_8[0] ; LCD2[1] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 29.108 ns  ; aReset   ; LCD3[1] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 29.105 ns  ; sw4_8[2] ; LCD1[2] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 29.056 ns  ; sw4_8[0] ; LCD1[1] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 29.032 ns  ; sw4_8[2] ; LCD1[2] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 29.010 ns  ; sw4_8[0] ; LCD2[3] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 28.983 ns  ; sw4_8[0] ; LCD1[1] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 28.937 ns  ; sw4_8[0] ; LCD2[3] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 28.911 ns  ; sw4_8[2] ; LCD1[2] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 28.862 ns  ; sw4_8[0] ; LCD1[1] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 28.816 ns  ; sw4_8[0] ; LCD2[3] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 28.519 ns  ; sw4_8[0] ; LCD1[3] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 28.400 ns  ; sw4_8[0] ; LCD1[3] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 28.358 ns  ; sw4_8[2] ; LCD2[2] ; sw0_3[3] ;
; N/A                                     ; None                                                ; 28.327 ns  ; sw4_8[0] ; LCD1[3] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 28.239 ns  ; sw4_8[2] ; LCD2[2] ; sw0_3[2] ;
; N/A                                     ; None                                                ; 28.206 ns  ; sw4_8[0] ; LCD1[3] ; sw0_3[0] ;
; N/A                                     ; None                                                ; 28.166 ns  ; sw4_8[2] ; LCD2[2] ; sw0_3[1] ;
; N/A                                     ; None                                                ; 28.045 ns  ; sw4_8[2] ; LCD2[2] ; sw0_3[0] ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;          ;         ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+---------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+------------+---------+-------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From    ; To          ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------+-------------+------------+
; N/A                                     ; None                                                ; 28.480 ns  ; LCD3[1] ; segment2[5] ; clock      ;
; N/A                                     ; None                                                ; 28.233 ns  ; LCD3[1] ; segment2[2] ; clock      ;
; N/A                                     ; None                                                ; 27.801 ns  ; LCD3[1] ; segment2[3] ; clock      ;
; N/A                                     ; None                                                ; 27.725 ns  ; LCD3[1] ; segment2[4] ; clock      ;
; N/A                                     ; None                                                ; 27.714 ns  ; LCD3[1] ; segment2[0] ; clock      ;
; N/A                                     ; None                                                ; 27.354 ns  ; LCD3[1] ; segment2[1] ; clock      ;
; N/A                                     ; None                                                ; 27.158 ns  ; LCD4[1] ; segment2[5] ; clock      ;
; N/A                                     ; None                                                ; 27.013 ns  ; LCD4[0] ; segment2[5] ; clock      ;
; N/A                                     ; None                                                ; 26.970 ns  ; LCD4[1] ; segment3[4] ; clock      ;
; N/A                                     ; None                                                ; 26.947 ns  ; LCD3[0] ; segment3[4] ; clock      ;
; N/A                                     ; None                                                ; 26.911 ns  ; LCD4[1] ; segment2[2] ; clock      ;
; N/A                                     ; None                                                ; 26.910 ns  ; LCD3[2] ; segment2[5] ; clock      ;
; N/A                                     ; None                                                ; 26.889 ns  ; LCD4[2] ; segment2[5] ; clock      ;
; N/A                                     ; None                                                ; 26.825 ns  ; LCD4[0] ; segment3[4] ; clock      ;
; N/A                                     ; None                                                ; 26.766 ns  ; LCD4[0] ; segment2[2] ; clock      ;
; N/A                                     ; None                                                ; 26.741 ns  ; LCD3[0] ; segment2[5] ; clock      ;
; N/A                                     ; None                                                ; 26.701 ns  ; LCD4[2] ; segment3[4] ; clock      ;
; N/A                                     ; None                                                ; 26.663 ns  ; LCD3[2] ; segment2[2] ; clock      ;
; N/A                                     ; None                                                ; 26.642 ns  ; LCD4[2] ; segment2[2] ; clock      ;
; N/A                                     ; None                                                ; 26.494 ns  ; LCD3[0] ; segment2[2] ; clock      ;
; N/A                                     ; None                                                ; 26.479 ns  ; LCD4[1] ; segment2[3] ; clock      ;
; N/A                                     ; None                                                ; 26.444 ns  ; LCD3[3] ; segment2[5] ; clock      ;
; N/A                                     ; None                                                ; 26.426 ns  ; LCD3[2] ; segment3[4] ; clock      ;
; N/A                                     ; None                                                ; 26.403 ns  ; LCD4[1] ; segment2[4] ; clock      ;
; N/A                                     ; None                                                ; 26.392 ns  ; LCD4[1] ; segment2[0] ; clock      ;
; N/A                                     ; None                                                ; 26.334 ns  ; LCD4[0] ; segment2[3] ; clock      ;
; N/A                                     ; None                                                ; 26.258 ns  ; LCD4[0] ; segment2[4] ; clock      ;
; N/A                                     ; None                                                ; 26.247 ns  ; LCD4[0] ; segment2[0] ; clock      ;
; N/A                                     ; None                                                ; 26.231 ns  ; LCD3[2] ; segment2[3] ; clock      ;
; N/A                                     ; None                                                ; 26.210 ns  ; LCD4[2] ; segment2[3] ; clock      ;
; N/A                                     ; None                                                ; 26.197 ns  ; LCD3[3] ; segment2[2] ; clock      ;
; N/A                                     ; None                                                ; 26.155 ns  ; LCD3[2] ; segment2[4] ; clock      ;
; N/A                                     ; None                                                ; 26.144 ns  ; LCD3[2] ; segment2[0] ; clock      ;
; N/A                                     ; None                                                ; 26.134 ns  ; LCD4[2] ; segment2[4] ; clock      ;
; N/A                                     ; None                                                ; 26.123 ns  ; LCD4[2] ; segment2[0] ; clock      ;
; N/A                                     ; None                                                ; 26.062 ns  ; LCD3[0] ; segment2[3] ; clock      ;
; N/A                                     ; None                                                ; 26.032 ns  ; LCD4[1] ; segment2[1] ; clock      ;
; N/A                                     ; None                                                ; 25.986 ns  ; LCD3[0] ; segment2[4] ; clock      ;
; N/A                                     ; None                                                ; 25.975 ns  ; LCD3[0] ; segment2[0] ; clock      ;
; N/A                                     ; None                                                ; 25.897 ns  ; LCD3[1] ; segment3[4] ; clock      ;
; N/A                                     ; None                                                ; 25.887 ns  ; LCD4[0] ; segment2[1] ; clock      ;
; N/A                                     ; None                                                ; 25.784 ns  ; LCD3[2] ; segment2[1] ; clock      ;
; N/A                                     ; None                                                ; 25.765 ns  ; LCD3[3] ; segment2[3] ; clock      ;
; N/A                                     ; None                                                ; 25.763 ns  ; LCD4[2] ; segment2[1] ; clock      ;
; N/A                                     ; None                                                ; 25.689 ns  ; LCD3[3] ; segment2[4] ; clock      ;
; N/A                                     ; None                                                ; 25.678 ns  ; LCD3[3] ; segment2[0] ; clock      ;
; N/A                                     ; None                                                ; 25.615 ns  ; LCD3[0] ; segment2[1] ; clock      ;
; N/A                                     ; None                                                ; 25.531 ns  ; LCD3[1] ; segment2[5] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 25.446 ns  ; LCD3[1] ; segment2[5] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 25.318 ns  ; LCD3[3] ; segment2[1] ; clock      ;
; N/A                                     ; None                                                ; 25.284 ns  ; LCD3[1] ; segment2[2] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 25.199 ns  ; LCD3[1] ; segment2[2] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 25.035 ns  ; LCD2[0] ; segment2[5] ; clock      ;
; N/A                                     ; None                                                ; 24.921 ns  ; LCD2[0] ; segment2[1] ; clock      ;
; N/A                                     ; None                                                ; 24.862 ns  ; LCD2[2] ; segment2[5] ; clock      ;
; N/A                                     ; None                                                ; 24.852 ns  ; LCD3[1] ; segment2[3] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 24.776 ns  ; LCD3[1] ; segment2[4] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 24.767 ns  ; LCD2[1] ; segment2[5] ; clock      ;
; N/A                                     ; None                                                ; 24.767 ns  ; LCD3[1] ; segment2[3] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 24.765 ns  ; LCD3[1] ; segment2[0] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 24.691 ns  ; LCD3[1] ; segment2[4] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 24.680 ns  ; LCD3[1] ; segment2[0] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 24.669 ns  ; LCD2[0] ; segment2[0] ; clock      ;
; N/A                                     ; None                                                ; 24.629 ns  ; LCD2[0] ; segment2[4] ; clock      ;
; N/A                                     ; None                                                ; 24.616 ns  ; LCD2[2] ; segment2[2] ; clock      ;
; N/A                                     ; None                                                ; 24.595 ns  ; LCD4[1] ; segment3[5] ; clock      ;
; N/A                                     ; None                                                ; 24.519 ns  ; LCD2[1] ; segment2[2] ; clock      ;
; N/A                                     ; None                                                ; 24.451 ns  ; LCD2[1] ; segment2[1] ; clock      ;
; N/A                                     ; None                                                ; 24.450 ns  ; LCD4[0] ; segment3[5] ; clock      ;
; N/A                                     ; None                                                ; 24.405 ns  ; LCD3[1] ; segment2[1] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 24.369 ns  ; LCD2[1] ; segment2[0] ; clock      ;
; N/A                                     ; None                                                ; 24.363 ns  ; LCD2[0] ; segment2[3] ; clock      ;
; N/A                                     ; None                                                ; 24.331 ns  ; LCD3[0] ; segment3[0] ; clock      ;
; N/A                                     ; None                                                ; 24.326 ns  ; LCD4[2] ; segment3[5] ; clock      ;
; N/A                                     ; None                                                ; 24.324 ns  ; LCD2[0] ; segment2[6] ; clock      ;
; N/A                                     ; None                                                ; 24.320 ns  ; LCD3[1] ; segment2[1] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 24.308 ns  ; LCD2[2] ; segment2[1] ; clock      ;
; N/A                                     ; None                                                ; 24.285 ns  ; LCD3[3] ; segment3[1] ; clock      ;
; N/A                                     ; None                                                ; 24.264 ns  ; LCD2[1] ; segment2[4] ; clock      ;
; N/A                                     ; None                                                ; 24.241 ns  ; LCD3[0] ; segment3[1] ; clock      ;
; N/A                                     ; None                                                ; 24.209 ns  ; LCD4[1] ; segment2[5] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 24.199 ns  ; LCD3[2] ; segment3[1] ; clock      ;
; N/A                                     ; None                                                ; 24.186 ns  ; LCD4[1] ; segment3[2] ; clock      ;
; N/A                                     ; None                                                ; 24.179 ns  ; LCD2[2] ; segment2[3] ; clock      ;
; N/A                                     ; None                                                ; 24.170 ns  ; LCD2[0] ; segment2[2] ; clock      ;
; N/A                                     ; None                                                ; 24.166 ns  ; LCD4[1] ; segment3[3] ; clock      ;
; N/A                                     ; None                                                ; 24.144 ns  ; LCD3[0] ; segment3[3] ; clock      ;
; N/A                                     ; None                                                ; 24.124 ns  ; LCD4[1] ; segment2[5] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 24.106 ns  ; LCD2[2] ; segment2[4] ; clock      ;
; N/A                                     ; None                                                ; 24.094 ns  ; LCD2[1] ; segment2[3] ; clock      ;
; N/A                                     ; None                                                ; 24.064 ns  ; LCD4[0] ; segment2[5] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 24.055 ns  ; LCD3[2] ; segment3[5] ; clock      ;
; N/A                                     ; None                                                ; 24.041 ns  ; LCD4[0] ; segment3[2] ; clock      ;
; N/A                                     ; None                                                ; 24.021 ns  ; LCD4[1] ; segment3[4] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 24.021 ns  ; LCD4[0] ; segment3[3] ; clock      ;
; N/A                                     ; None                                                ; 24.000 ns  ; LCD3[0] ; segment3[2] ; clock      ;
; N/A                                     ; None                                                ; 23.998 ns  ; LCD3[0] ; segment3[4] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 23.990 ns  ; LCD4[1] ; segment3[0] ; clock      ;
; N/A                                     ; None                                                ; 23.979 ns  ; LCD4[0] ; segment2[5] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 23.973 ns  ; LCD3[3] ; segment3[0] ; clock      ;
; N/A                                     ; None                                                ; 23.962 ns  ; LCD4[1] ; segment2[2] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 23.961 ns  ; LCD3[2] ; segment2[5] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 23.940 ns  ; LCD4[2] ; segment2[5] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 23.936 ns  ; LCD4[1] ; segment3[4] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 23.917 ns  ; LCD4[2] ; segment3[2] ; clock      ;
; N/A                                     ; None                                                ; 23.913 ns  ; LCD3[0] ; segment3[4] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 23.897 ns  ; LCD4[2] ; segment3[3] ; clock      ;
; N/A                                     ; None                                                ; 23.889 ns  ; LCD3[2] ; segment3[2] ; clock      ;
; N/A                                     ; None                                                ; 23.877 ns  ; LCD4[1] ; segment2[2] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 23.876 ns  ; LCD4[0] ; segment3[4] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 23.876 ns  ; LCD3[2] ; segment2[5] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 23.864 ns  ; LCD1[2] ; segment1[6] ; clock      ;
; N/A                                     ; None                                                ; 23.860 ns  ; LCD2[2] ; segment2[0] ; clock      ;
; N/A                                     ; None                                                ; 23.859 ns  ; LCD1[2] ; segment1[4] ; clock      ;
; N/A                                     ; None                                                ; 23.855 ns  ; LCD4[2] ; segment2[5] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 23.851 ns  ; LCD2[1] ; segment2[6] ; clock      ;
; N/A                                     ; None                                                ; 23.848 ns  ; LCD1[3] ; segment1[6] ; clock      ;
; N/A                                     ; None                                                ; 23.846 ns  ; LCD1[2] ; segment1[3] ; clock      ;
; N/A                                     ; None                                                ; 23.845 ns  ; LCD4[0] ; segment3[0] ; clock      ;
; N/A                                     ; None                                                ; 23.840 ns  ; LCD1[2] ; segment1[2] ; clock      ;
; N/A                                     ; None                                                ; 23.837 ns  ; LCD1[2] ; segment1[5] ; clock      ;
; N/A                                     ; None                                                ; 23.827 ns  ; LCD1[3] ; segment1[3] ; clock      ;
; N/A                                     ; None                                                ; 23.822 ns  ; LCD1[3] ; segment1[2] ; clock      ;
; N/A                                     ; None                                                ; 23.817 ns  ; LCD4[0] ; segment2[2] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 23.816 ns  ; LCD1[3] ; segment1[5] ; clock      ;
; N/A                                     ; None                                                ; 23.802 ns  ; LCD1[3] ; segment1[4] ; clock      ;
; N/A                                     ; None                                                ; 23.792 ns  ; LCD3[0] ; segment2[5] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 23.791 ns  ; LCD4[0] ; segment3[4] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 23.788 ns  ; LCD3[3] ; segment3[2] ; clock      ;
; N/A                                     ; None                                                ; 23.752 ns  ; LCD4[2] ; segment3[4] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 23.732 ns  ; LCD4[0] ; segment2[2] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 23.721 ns  ; LCD4[2] ; segment3[0] ; clock      ;
; N/A                                     ; None                                                ; 23.714 ns  ; LCD3[2] ; segment2[2] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 23.708 ns  ; LCD2[2] ; segment2[6] ; clock      ;
; N/A                                     ; None                                                ; 23.707 ns  ; LCD3[0] ; segment2[5] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 23.703 ns  ; LCD3[3] ; segment3[6] ; clock      ;
; N/A                                     ; None                                                ; 23.693 ns  ; LCD4[2] ; segment2[2] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 23.685 ns  ; LCD3[2] ; segment3[0] ; clock      ;
; N/A                                     ; None                                                ; 23.672 ns  ; LCD4[1] ; segment3[1] ; clock      ;
; N/A                                     ; None                                                ; 23.667 ns  ; LCD4[2] ; segment3[4] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 23.661 ns  ; LCD3[0] ; segment3[6] ; clock      ;
; N/A                                     ; None                                                ; 23.629 ns  ; LCD3[2] ; segment2[2] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 23.624 ns  ; LCD3[2] ; segment3[3] ; clock      ;
; N/A                                     ; None                                                ; 23.618 ns  ; LCD3[2] ; segment3[6] ; clock      ;
; N/A                                     ; None                                                ; 23.608 ns  ; LCD4[2] ; segment2[2] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 23.587 ns  ; LCD3[3] ; segment3[4] ; clock      ;
; N/A                                     ; None                                                ; 23.545 ns  ; LCD3[0] ; segment2[2] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 23.530 ns  ; LCD4[1] ; segment2[3] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 23.527 ns  ; LCD4[0] ; segment3[1] ; clock      ;
; N/A                                     ; None                                                ; 23.521 ns  ; LCD3[1] ; segment3[5] ; clock      ;
; N/A                                     ; None                                                ; 23.504 ns  ; LCD1[2] ; segment1[1] ; clock      ;
; N/A                                     ; None                                                ; 23.495 ns  ; LCD3[3] ; segment2[5] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 23.486 ns  ; LCD1[3] ; segment1[1] ; clock      ;
; N/A                                     ; None                                                ; 23.477 ns  ; LCD3[2] ; segment3[4] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 23.471 ns  ; LCD1[2] ; segment1[0] ; clock      ;
; N/A                                     ; None                                                ; 23.460 ns  ; LCD3[0] ; segment2[2] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 23.454 ns  ; LCD4[1] ; segment2[4] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 23.445 ns  ; LCD4[1] ; segment2[3] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 23.443 ns  ; LCD4[1] ; segment2[0] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 23.432 ns  ; LCD1[0] ; segment1[5] ; clock      ;
; N/A                                     ; None                                                ; 23.425 ns  ; LCD1[0] ; segment1[6] ; clock      ;
; N/A                                     ; None                                                ; 23.425 ns  ; LCD1[0] ; segment1[4] ; clock      ;
; N/A                                     ; None                                                ; 23.417 ns  ; LCD1[3] ; segment1[0] ; clock      ;
; N/A                                     ; None                                                ; 23.410 ns  ; LCD3[3] ; segment2[5] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 23.410 ns  ; LCD1[0] ; segment1[3] ; clock      ;
; N/A                                     ; None                                                ; 23.403 ns  ; LCD4[2] ; segment3[1] ; clock      ;
; N/A                                     ; None                                                ; 23.401 ns  ; LCD1[0] ; segment1[2] ; clock      ;
; N/A                                     ; None                                                ; 23.392 ns  ; LCD3[2] ; segment3[4] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 23.385 ns  ; LCD4[0] ; segment2[3] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 23.377 ns  ; LCD3[3] ; segment3[5] ; clock      ;
; N/A                                     ; None                                                ; 23.371 ns  ; LCD1[1] ; segment1[5] ; clock      ;
; N/A                                     ; None                                                ; 23.369 ns  ; LCD4[1] ; segment2[4] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 23.369 ns  ; LCD1[1] ; segment1[6] ; clock      ;
; N/A                                     ; None                                                ; 23.364 ns  ; LCD1[1] ; segment1[4] ; clock      ;
; N/A                                     ; None                                                ; 23.358 ns  ; LCD4[1] ; segment2[0] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 23.350 ns  ; LCD1[1] ; segment1[2] ; clock      ;
; N/A                                     ; None                                                ; 23.349 ns  ; LCD1[1] ; segment1[3] ; clock      ;
; N/A                                     ; None                                                ; 23.309 ns  ; LCD4[0] ; segment2[4] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 23.300 ns  ; LCD4[0] ; segment2[3] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 23.298 ns  ; LCD4[0] ; segment2[0] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 23.294 ns  ; LCD3[3] ; segment3[3] ; clock      ;
; N/A                                     ; None                                                ; 23.289 ns  ; LCD2[3] ; segment2[1] ; clock      ;
; N/A                                     ; None                                                ; 23.282 ns  ; LCD3[2] ; segment2[3] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 23.273 ns  ; LCD2[3] ; segment2[2] ; clock      ;
; N/A                                     ; None                                                ; 23.261 ns  ; LCD4[2] ; segment2[3] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 23.248 ns  ; LCD3[3] ; segment2[2] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 23.243 ns  ; LCD2[3] ; segment2[5] ; clock      ;
; N/A                                     ; None                                                ; 23.240 ns  ; LCD3[0] ; segment3[5] ; clock      ;
; N/A                                     ; None                                                ; 23.230 ns  ; LCD2[3] ; segment2[0] ; clock      ;
; N/A                                     ; None                                                ; 23.224 ns  ; LCD4[0] ; segment2[4] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 23.213 ns  ; LCD4[0] ; segment2[0] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 23.206 ns  ; LCD3[2] ; segment2[4] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 23.197 ns  ; LCD3[2] ; segment2[3] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 23.195 ns  ; LCD3[2] ; segment2[0] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 23.185 ns  ; LCD4[2] ; segment2[4] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 23.185 ns  ; LCD2[3] ; segment2[4] ; clock      ;
; N/A                                     ; None                                                ; 23.176 ns  ; LCD4[2] ; segment2[3] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 23.174 ns  ; LCD4[2] ; segment2[0] ; sw4_8[4]   ;
; N/A                                     ; None                                                ; 23.163 ns  ; LCD3[3] ; segment2[2] ; sw4_8[3]   ;
; N/A                                     ; None                                                ; 23.121 ns  ; LCD3[2] ; segment2[4] ; sw4_8[3]   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;         ;             ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------+-------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------+-------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From     ; To          ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------+-------------+----------+
; N/A                                     ; None                                                ; 12.800 ns ; sw4_8[0] ; LCD1[0]     ; clock    ;
; N/A                                     ; None                                                ; 12.109 ns ; sw0_3[1] ; LCD4[0]     ; clock    ;
; N/A                                     ; None                                                ; 12.071 ns ; sw0_3[1] ; LCD4[2]     ; clock    ;
; N/A                                     ; None                                                ; 11.500 ns ; sw4_8[4] ; LCD3[3]     ; clock    ;
; N/A                                     ; None                                                ; 11.182 ns ; sw4_8[2] ; LCD1[2]     ; clock    ;
; N/A                                     ; None                                                ; 11.104 ns ; sw4_8[4] ; LCD4[1]     ; clock    ;
; N/A                                     ; None                                                ; 10.994 ns ; sw4_8[2] ; LCD2[0]     ; clock    ;
; N/A                                     ; None                                                ; 10.816 ns ; sw0_3[2] ; LCD1[0]     ; clock    ;
; N/A                                     ; None                                                ; 10.796 ns ; sw0_3[3] ; LCD1[0]     ; clock    ;
; N/A                                     ; None                                                ; 10.665 ns ; sw4_8[4] ; LCD3[0]     ; clock    ;
; N/A                                     ; None                                                ; 10.652 ns ; sw0_3[3] ; LCD2[1]     ; clock    ;
; N/A                                     ; None                                                ; 10.592 ns ; sw0_3[1] ; LCD1[0]     ; clock    ;
; N/A                                     ; None                                                ; 10.528 ns ; sw0_3[2] ; LCD2[1]     ; clock    ;
; N/A                                     ; None                                                ; 10.496 ns ; sw4_8[2] ; LCD2[1]     ; clock    ;
; N/A                                     ; None                                                ; 10.478 ns ; sw4_8[2] ; LCD1[3]     ; clock    ;
; N/A                                     ; None                                                ; 10.391 ns ; sw0_3[1] ; LCD2[1]     ; clock    ;
; N/A                                     ; None                                                ; 10.338 ns ; sw4_8[1] ; LCD1[1]     ; clock    ;
; N/A                                     ; None                                                ; 10.320 ns ; sw0_3[3] ; LCD4[0]     ; clock    ;
; N/A                                     ; None                                                ; 10.308 ns ; sw4_8[1] ; LCD2[0]     ; clock    ;
; N/A                                     ; None                                                ; 10.296 ns ; sw4_8[3] ; LCD2[0]     ; clock    ;
; N/A                                     ; None                                                ; 10.280 ns ; sw0_3[3] ; LCD4[2]     ; clock    ;
; N/A                                     ; None                                                ; 10.266 ns ; sw0_3[3] ; LCD2[3]     ; clock    ;
; N/A                                     ; None                                                ; 10.251 ns ; sw0_3[3] ; LCD1[1]     ; clock    ;
; N/A                                     ; None                                                ; 10.233 ns ; sw0_3[0] ; LCD1[0]     ; clock    ;
; N/A                                     ; None                                                ; 10.232 ns ; sw4_8[3] ; LCD1[3]     ; clock    ;
; N/A                                     ; None                                                ; 10.137 ns ; sw0_3[2] ; LCD1[1]     ; clock    ;
; N/A                                     ; None                                                ; 10.099 ns ; sw0_3[3] ; LCD2[2]     ; clock    ;
; N/A                                     ; None                                                ; 10.021 ns ; sw4_8[4] ; LCD2[1]     ; clock    ;
; N/A                                     ; None                                                ; 10.008 ns ; DSTsw9   ; eH[2]$latch ; clock    ;
; N/A                                     ; None                                                ; 9.987 ns  ; sw4_8[3] ; LCD2[1]     ; clock    ;
; N/A                                     ; None                                                ; 9.975 ns  ; sw0_3[2] ; LCD2[2]     ; clock    ;
; N/A                                     ; None                                                ; 9.968 ns  ; DSTsw9   ; eH[1]$latch ; clock    ;
; N/A                                     ; None                                                ; 9.910 ns  ; sw0_3[1] ; LCD1[1]     ; clock    ;
; N/A                                     ; None                                                ; 9.872 ns  ; sw0_3[2] ; LCD4[0]     ; clock    ;
; N/A                                     ; None                                                ; 9.851 ns  ; sw0_3[2] ; LCD2[3]     ; clock    ;
; N/A                                     ; None                                                ; 9.851 ns  ; sw4_8[0] ; LCD1[0]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 9.838 ns  ; sw0_3[1] ; LCD2[2]     ; clock    ;
; N/A                                     ; None                                                ; 9.832 ns  ; sw0_3[2] ; LCD4[2]     ; clock    ;
; N/A                                     ; None                                                ; 9.830 ns  ; sw0_3[0] ; LCD2[1]     ; clock    ;
; N/A                                     ; None                                                ; 9.807 ns  ; sw0_3[2] ; LCD1[2]     ; clock    ;
; N/A                                     ; None                                                ; 9.794 ns  ; sw0_3[3] ; LCD1[3]     ; clock    ;
; N/A                                     ; None                                                ; 9.787 ns  ; sw0_3[3] ; LCD1[2]     ; clock    ;
; N/A                                     ; None                                                ; 9.766 ns  ; sw4_8[0] ; LCD1[0]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 9.725 ns  ; sw4_8[4] ; LCD3[2]     ; clock    ;
; N/A                                     ; None                                                ; 9.714 ns  ; sw0_3[1] ; LCD2[3]     ; clock    ;
; N/A                                     ; None                                                ; 9.701 ns  ; sw4_8[2] ; LCD1[1]     ; clock    ;
; N/A                                     ; None                                                ; 9.680 ns  ; sw0_3[2] ; LCD1[3]     ; clock    ;
; N/A                                     ; None                                                ; 9.630 ns  ; sw0_3[0] ; LCD1[1]     ; clock    ;
; N/A                                     ; None                                                ; 9.583 ns  ; sw0_3[1] ; LCD1[2]     ; clock    ;
; N/A                                     ; None                                                ; 9.527 ns  ; DSTsw9   ; eH[0]$latch ; clock    ;
; N/A                                     ; None                                                ; 9.520 ns  ; sw0_3[1] ; LCD3[2]     ; clock    ;
; N/A                                     ; None                                                ; 9.518 ns  ; sw0_3[2] ; LCD2[0]     ; clock    ;
; N/A                                     ; None                                                ; 9.498 ns  ; sw0_3[3] ; LCD2[0]     ; clock    ;
; N/A                                     ; None                                                ; 9.479 ns  ; sw4_8[4] ; LCD2[0]     ; clock    ;
; N/A                                     ; None                                                ; 9.477 ns  ; sw0_3[1] ; LCD3[3]     ; clock    ;
; N/A                                     ; None                                                ; 9.453 ns  ; sw0_3[1] ; LCD1[3]     ; clock    ;
; N/A                                     ; None                                                ; 9.373 ns  ; sw0_3[0] ; LCD4[0]     ; clock    ;
; N/A                                     ; None                                                ; 9.333 ns  ; sw0_3[0] ; LCD4[2]     ; clock    ;
; N/A                                     ; None                                                ; 9.314 ns  ; DSTsw9   ; eH[3]$latch ; clock    ;
; N/A                                     ; None                                                ; 9.294 ns  ; sw0_3[1] ; LCD2[0]     ; clock    ;
; N/A                                     ; None                                                ; 9.277 ns  ; sw0_3[0] ; LCD2[2]     ; clock    ;
; N/A                                     ; None                                                ; 9.271 ns  ; sw0_3[1] ; LCD3[0]     ; clock    ;
; N/A                                     ; None                                                ; 9.160 ns  ; sw0_3[1] ; LCD4[0]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 9.153 ns  ; sw0_3[0] ; LCD2[3]     ; clock    ;
; N/A                                     ; None                                                ; 9.152 ns  ; sw4_8[4] ; LCD3[1]     ; clock    ;
; N/A                                     ; None                                                ; 9.122 ns  ; sw0_3[1] ; LCD4[2]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 9.111 ns  ; sw4_8[4] ; LCD1[3]     ; clock    ;
; N/A                                     ; None                                                ; 9.096 ns  ; sw0_3[0] ; LCD1[3]     ; clock    ;
; N/A                                     ; None                                                ; 9.075 ns  ; sw0_3[1] ; LCD4[0]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 9.037 ns  ; sw0_3[1] ; LCD4[2]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 9.013 ns  ; sw0_3[0] ; LCD1[2]     ; clock    ;
; N/A                                     ; None                                                ; 8.913 ns  ; sw0_3[3] ; LCD3[2]     ; clock    ;
; N/A                                     ; None                                                ; 8.870 ns  ; sw0_3[3] ; LCD3[3]     ; clock    ;
; N/A                                     ; None                                                ; 8.842 ns  ; sw0_3[0] ; LCD2[0]     ; clock    ;
; N/A                                     ; None                                                ; 8.690 ns  ; sw4_8[3] ; LCD1[2]     ; clock    ;
; N/A                                     ; None                                                ; 8.664 ns  ; sw0_3[3] ; LCD3[0]     ; clock    ;
; N/A                                     ; None                                                ; 8.612 ns  ; DSTsw9   ; eH[4]$latch ; clock    ;
; N/A                                     ; None                                                ; 8.600 ns  ; sw0_3[1] ; LCD3[1]     ; clock    ;
; N/A                                     ; None                                                ; 8.556 ns  ; sw4_8[4] ; LCD1[2]     ; clock    ;
; N/A                                     ; None                                                ; 8.551 ns  ; sw4_8[4] ; LCD3[3]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 8.483 ns  ; sw4_8[3] ; LCD1[1]     ; clock    ;
; N/A                                     ; None                                                ; 8.466 ns  ; sw4_8[4] ; LCD3[3]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 8.465 ns  ; sw0_3[2] ; LCD3[2]     ; clock    ;
; N/A                                     ; None                                                ; 8.422 ns  ; sw0_3[2] ; LCD3[3]     ; clock    ;
; N/A                                     ; None                                                ; 8.349 ns  ; sw4_8[4] ; LCD1[1]     ; clock    ;
; N/A                                     ; None                                                ; 8.251 ns  ; sw0_3[1] ; LCD4[1]     ; clock    ;
; N/A                                     ; None                                                ; 8.233 ns  ; sw4_8[2] ; LCD1[2]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 8.216 ns  ; sw0_3[2] ; LCD3[0]     ; clock    ;
; N/A                                     ; None                                                ; 8.170 ns  ; sw4_8[1] ; LCD1[3]     ; clock    ;
; N/A                                     ; None                                                ; 8.155 ns  ; sw4_8[4] ; LCD4[1]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 8.148 ns  ; sw4_8[2] ; LCD1[2]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 8.070 ns  ; sw4_8[4] ; LCD4[1]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 8.057 ns  ; DSTsw9   ; LCD1[1]     ; clock    ;
; N/A                                     ; None                                                ; 8.045 ns  ; sw4_8[2] ; LCD2[0]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 7.996 ns  ; sw4_8[4] ; LCD2[3]     ; clock    ;
; N/A                                     ; None                                                ; 7.993 ns  ; sw0_3[3] ; LCD3[1]     ; clock    ;
; N/A                                     ; None                                                ; 7.966 ns  ; sw0_3[0] ; LCD3[2]     ; clock    ;
; N/A                                     ; None                                                ; 7.960 ns  ; sw4_8[2] ; LCD2[0]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 7.923 ns  ; sw0_3[0] ; LCD3[3]     ; clock    ;
; N/A                                     ; None                                                ; 7.867 ns  ; sw0_3[2] ; LCD1[0]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 7.849 ns  ; aReset   ; LCD1[1]     ; clock    ;
; N/A                                     ; None                                                ; 7.847 ns  ; sw0_3[3] ; LCD1[0]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 7.830 ns  ; sw4_8[4] ; LCD2[2]     ; clock    ;
; N/A                                     ; None                                                ; 7.782 ns  ; sw0_3[2] ; LCD1[0]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 7.762 ns  ; sw0_3[3] ; LCD1[0]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 7.717 ns  ; sw0_3[0] ; LCD3[0]     ; clock    ;
; N/A                                     ; None                                                ; 7.716 ns  ; sw4_8[4] ; LCD3[0]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 7.703 ns  ; sw0_3[3] ; LCD2[1]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 7.644 ns  ; sw0_3[3] ; LCD4[1]     ; clock    ;
; N/A                                     ; None                                                ; 7.643 ns  ; sw0_3[1] ; LCD1[0]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 7.631 ns  ; sw4_8[4] ; LCD3[0]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 7.618 ns  ; sw0_3[3] ; LCD2[1]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 7.600 ns  ; sw4_8[1] ; LCD1[2]     ; clock    ;
; N/A                                     ; None                                                ; 7.579 ns  ; sw0_3[2] ; LCD2[1]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 7.558 ns  ; sw0_3[1] ; LCD1[0]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 7.547 ns  ; sw4_8[2] ; LCD2[1]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 7.545 ns  ; sw0_3[2] ; LCD3[1]     ; clock    ;
; N/A                                     ; None                                                ; 7.529 ns  ; sw4_8[2] ; LCD1[3]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 7.494 ns  ; sw0_3[2] ; LCD2[1]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 7.462 ns  ; sw4_8[2] ; LCD2[1]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 7.444 ns  ; sw4_8[2] ; LCD1[3]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 7.442 ns  ; sw0_3[1] ; LCD2[1]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 7.389 ns  ; sw4_8[1] ; LCD1[1]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 7.371 ns  ; sw0_3[3] ; LCD4[0]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 7.359 ns  ; sw4_8[1] ; LCD2[0]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 7.357 ns  ; sw0_3[1] ; LCD2[1]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 7.347 ns  ; sw4_8[3] ; LCD2[0]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 7.331 ns  ; sw0_3[3] ; LCD4[2]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 7.317 ns  ; sw0_3[3] ; LCD2[3]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 7.304 ns  ; sw4_8[1] ; LCD1[1]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 7.302 ns  ; sw0_3[3] ; LCD1[1]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 7.286 ns  ; sw0_3[3] ; LCD4[0]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 7.284 ns  ; sw0_3[0] ; LCD1[0]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 7.283 ns  ; sw4_8[3] ; LCD1[3]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 7.274 ns  ; sw4_8[1] ; LCD2[0]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 7.262 ns  ; sw4_8[3] ; LCD2[0]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 7.246 ns  ; sw0_3[3] ; LCD4[2]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 7.232 ns  ; sw0_3[3] ; LCD2[3]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 7.227 ns  ; sw4_8[0] ; LCD2[0]     ; clock    ;
; N/A                                     ; None                                                ; 7.217 ns  ; sw0_3[3] ; LCD1[1]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 7.199 ns  ; sw0_3[0] ; LCD1[0]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 7.198 ns  ; sw4_8[3] ; LCD1[3]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 7.196 ns  ; sw0_3[2] ; LCD4[1]     ; clock    ;
; N/A                                     ; None                                                ; 7.188 ns  ; sw0_3[2] ; LCD1[1]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 7.150 ns  ; sw0_3[3] ; LCD2[2]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 7.103 ns  ; sw0_3[2] ; LCD1[1]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 7.072 ns  ; sw4_8[4] ; LCD2[1]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 7.065 ns  ; sw0_3[3] ; LCD2[2]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 7.046 ns  ; sw0_3[0] ; LCD3[1]     ; clock    ;
; N/A                                     ; None                                                ; 7.038 ns  ; sw4_8[3] ; LCD2[1]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 7.026 ns  ; sw0_3[2] ; LCD2[2]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 6.987 ns  ; sw4_8[4] ; LCD2[1]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 6.961 ns  ; sw0_3[1] ; LCD1[1]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 6.953 ns  ; sw4_8[3] ; LCD2[1]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 6.941 ns  ; sw0_3[2] ; LCD2[2]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 6.923 ns  ; sw0_3[2] ; LCD4[0]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 6.902 ns  ; sw0_3[2] ; LCD2[3]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 6.889 ns  ; sw0_3[1] ; LCD2[2]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 6.883 ns  ; sw0_3[2] ; LCD4[2]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 6.881 ns  ; sw0_3[0] ; LCD2[1]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 6.876 ns  ; sw0_3[1] ; LCD1[1]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 6.858 ns  ; sw0_3[2] ; LCD1[2]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 6.845 ns  ; sw0_3[3] ; LCD1[3]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 6.838 ns  ; sw0_3[3] ; LCD1[2]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 6.838 ns  ; sw0_3[2] ; LCD4[0]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 6.817 ns  ; sw0_3[2] ; LCD2[3]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 6.804 ns  ; sw0_3[1] ; LCD2[2]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 6.798 ns  ; sw0_3[2] ; LCD4[2]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 6.796 ns  ; sw0_3[0] ; LCD2[1]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 6.776 ns  ; sw4_8[4] ; LCD3[2]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 6.773 ns  ; sw0_3[2] ; LCD1[2]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 6.765 ns  ; sw0_3[1] ; LCD2[3]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 6.760 ns  ; sw0_3[3] ; LCD1[3]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 6.753 ns  ; sw0_3[3] ; LCD1[2]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 6.752 ns  ; sw4_8[2] ; LCD1[1]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 6.731 ns  ; sw0_3[2] ; LCD1[3]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 6.697 ns  ; sw0_3[0] ; LCD4[1]     ; clock    ;
; N/A                                     ; None                                                ; 6.691 ns  ; sw4_8[4] ; LCD3[2]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 6.681 ns  ; sw0_3[0] ; LCD1[1]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 6.680 ns  ; sw0_3[1] ; LCD2[3]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 6.667 ns  ; sw4_8[2] ; LCD1[1]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 6.648 ns  ; sw4_8[0] ; LCD2[1]     ; clock    ;
; N/A                                     ; None                                                ; 6.646 ns  ; sw0_3[2] ; LCD1[3]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 6.634 ns  ; sw0_3[1] ; LCD1[2]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 6.596 ns  ; sw0_3[0] ; LCD1[1]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 6.571 ns  ; sw0_3[1] ; LCD3[2]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 6.569 ns  ; sw0_3[2] ; LCD2[0]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 6.549 ns  ; sw0_3[3] ; LCD2[0]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 6.549 ns  ; sw0_3[1] ; LCD1[2]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 6.530 ns  ; sw4_8[4] ; LCD2[0]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 6.528 ns  ; sw0_3[1] ; LCD3[3]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 6.506 ns  ; sw4_8[0] ; LCD1[2]     ; clock    ;
; N/A                                     ; None                                                ; 6.504 ns  ; sw0_3[1] ; LCD1[3]     ; sw4_8[4] ;
; N/A                                     ; None                                                ; 6.486 ns  ; sw0_3[1] ; LCD3[2]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 6.484 ns  ; sw0_3[2] ; LCD2[0]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 6.464 ns  ; sw0_3[3] ; LCD2[0]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 6.460 ns  ; DSTsw9   ; LCD2[1]     ; clock    ;
; N/A                                     ; None                                                ; 6.447 ns  ; DSTsw9   ; LCD1[0]     ; clock    ;
; N/A                                     ; None                                                ; 6.445 ns  ; sw4_8[4] ; LCD2[0]     ; sw4_8[3] ;
; N/A                                     ; None                                                ; 6.443 ns  ; sw0_3[1] ; LCD3[3]     ; sw4_8[3] ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;          ;             ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Apr 11 19:02:03 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off g30_lab5 -c g30_lab5 --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ES_Set[0]" is a latch
    Warning: Node "ES_Set[1]" is a latch
    Warning: Node "ES_Set[2]" is a latch
    Warning: Node "ES_Set[3]" is a latch
    Warning: Node "ES_Set[5]" is a latch
    Warning: Node "ES_Set[4]" is a latch
    Warning: Node "EM_Set[0]" is a latch
    Warning: Node "EM_Set[1]" is a latch
    Warning: Node "EM_Set[2]" is a latch
    Warning: Node "EM_Set[3]" is a latch
    Warning: Node "EM_Set[5]" is a latch
    Warning: Node "EM_Set[4]" is a latch
    Warning: Node "EH_Set[0]" is a latch
    Warning: Node "zoneNum[0]" is a latch
    Warning: Node "zoneNum[3]" is a latch
    Warning: Node "zoneNum[4]" is a latch
    Warning: Node "zoneNum[2]" is a latch
    Warning: Node "EH_Set[4]" is a latch
    Warning: Node "EH_Set[3]" is a latch
    Warning: Node "EH_Set[2]" is a latch
    Warning: Node "EH_Set[1]" is a latch
    Warning: Node "zoneNum[1]" is a latch
    Warning: Node "g30_YMD_Counter:EarthYMD|year_inter[0]~latch" is a latch
    Warning: Node "Y_Set[0]" is a latch
    Warning: Node "M_Set[0]" is a latch
    Warning: Node "M_Set[1]" is a latch
    Warning: Node "M_Set[2]" is a latch
    Warning: Node "M_Set[3]" is a latch
    Warning: Node "D_Set[3]" is a latch
    Warning: Node "D_Set[0]" is a latch
    Warning: Node "D_Set[4]" is a latch
    Warning: Node "D_Set[2]" is a latch
    Warning: Node "D_Set[1]" is a latch
    Warning: Node "Y_Set[1]" is a latch
    Warning: Node "g30_YMD_Counter:EarthYMD|year_inter[3]~latch" is a latch
    Warning: Node "Y_Set[3]" is a latch
    Warning: Node "g30_YMD_Counter:EarthYMD|year_inter[4]~latch" is a latch
    Warning: Node "Y_Set[4]" is a latch
    Warning: Node "Y_Set[2]" is a latch
    Warning: Node "g30_YMD_Counter:EarthYMD|year_inter[2]~latch" is a latch
    Warning: Node "Y_Set[6]" is a latch
    Warning: Node "g30_YMD_Counter:EarthYMD|year_inter[6]~latch" is a latch
    Warning: Node "g30_YMD_Counter:EarthYMD|year_inter[7]~latch" is a latch
    Warning: Node "Y_Set[10]" is a latch
    Warning: Node "Y_Set[5]" is a latch
    Warning: Node "g30_YMD_Counter:EarthYMD|year_inter[5]~latch" is a latch
    Warning: Node "g30_YMD_Counter:EarthYMD|year_inter[8]~latch" is a latch
    Warning: Node "g30_YMD_Counter:EarthYMD|year_inter[9]~latch" is a latch
    Warning: Node "g30_YMD_Counter:EarthYMD|year_inter[10]~latch" is a latch
    Warning: Node "g30_YMD_Counter:EarthYMD|year_inter[11]~latch" is a latch
    Warning: Node "Y_Set[11]" is a latch
    Warning: Node "g30_YMD_Counter:EarthYMD|year_inter[1]~latch" is a latch
    Warning: Node "g30_YMD_Counter:EarthYMD|month_inter[3]~latch" is a latch
    Warning: Node "g30_YMD_Counter:EarthYMD|month_inter[1]~latch" is a latch
    Warning: Node "g30_YMD_Counter:EarthYMD|month_inter[0]~latch" is a latch
    Warning: Node "g30_YMD_Counter:EarthYMD|month_inter[2]~latch" is a latch
    Warning: Node "g30_YMD_Counter:EarthYMD|day_inter[2]~latch" is a latch
    Warning: Node "g30_YMD_Counter:EarthYMD|day_inter[4]~latch" is a latch
    Warning: Node "g30_YMD_Counter:EarthYMD|day_inter[3]~latch" is a latch
    Warning: Node "g30_YMD_Counter:EarthYMD|day_inter[0]~latch" is a latch
    Warning: Node "g30_YMD_Counter:EarthYMD|day_inter[1]~latch" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|MSeconds[0]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal2[70]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[64]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|MSeconds[1]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[68]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[63]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|MSeconds[2]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal2[71]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[58]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[67]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[62]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal2[72]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|MSeconds[3]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[62]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[57]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[66]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[61]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|year_inter[4]~latch" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|MSeconds[5]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal2[73]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[65]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[55]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[54]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[61]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[56]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[66]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[60]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal2[75]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|MSeconds[4]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[69]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[53]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[59]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[58]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[60]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[55]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[65]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[59]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal2[74]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[59]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[55]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[54]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[52]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[57]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[54]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[62]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[63]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[64]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[58]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[63]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[53]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[51]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[59]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[58]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[56]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[53]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[61]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[57]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[67]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[52]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[50]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[57]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[52]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[62]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[63]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[60]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[56]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[51]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[49]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[56]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[51]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[61]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[55]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[64]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[50]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[48]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[50]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[60]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[54]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[49]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[47]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[49]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[53]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[64]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[48]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[46]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[48]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[52]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[47]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[45]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[47]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[51]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[46]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[44]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[46]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[50]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[45]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[43]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[45]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[49]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[44]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[42]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[44]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[48]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[43]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[41]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[43]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[47]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[42]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[40]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[42]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[46]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[41]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[39]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[41]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[45]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[40]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[38]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[40]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[44]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[39]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[37]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[39]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[43]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[38]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[36]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[38]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[42]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[37]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[35]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[37]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[41]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[36]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[34]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[36]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[40]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[35]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[33]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[35]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[39]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[34]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[32]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[34]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[38]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[33]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[32]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[31]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[33]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[37]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[31]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[30]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[32]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[36]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[30]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[29]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[31]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[35]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[29]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[28]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[30]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[34]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[28]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[27]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[29]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[33]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[27]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[26]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[28]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[32]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[26]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[25]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[27]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[31]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[25]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[24]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[26]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[30]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[24]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[23]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[25]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[29]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[23]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[22]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[24]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[28]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[22]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[21]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[23]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[27]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[21]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[20]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[22]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[26]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[20]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[19]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[21]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[25]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[19]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[18]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[20]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[24]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[18]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[17]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[19]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[23]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[17]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[16]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[18]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[22]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[16]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[15]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[17]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[21]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[15]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[14]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[16]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[20]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[14]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[13]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[15]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[19]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[13]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[12]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[14]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[18]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[12]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[11]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[13]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[17]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[11]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[10]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[12]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[16]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[10]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[9]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[11]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[15]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[9]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[8]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[10]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[14]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[8]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[7]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[9]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[13]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[7]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[6]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[8]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[12]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[6]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[5]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[7]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[11]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[5]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[4]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[6]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[10]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[4]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[3]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[5]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[9]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[3]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[2]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[4]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[8]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[2]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[1]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[3]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[7]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[1]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[0]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[6]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[0]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[5]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|MMinutes[0]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[70]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|MMinutes[1]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[68]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|MMinutes[2]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[71]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[72]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|MMinutes[3]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[65]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|MMinutes[5]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[73]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[75]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|MMinutes[4]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[69]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[65]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|cal1[74]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[66]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[66]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|MHours[0]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[70]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[67]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|MHours[1]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|MHours[3]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[71]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[67]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[73]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|MHours[2]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[72]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[68]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|MHours[4]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|frac[69]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mtcinter[74]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[68]" is a latch
    Warning: Node "g30_UTC_to_MTC:UTC2MTC|mult[69]" is a latch
    Warning: Node "LCD1[2]" is a latch
    Warning: Node "LCD1[3]" is a latch
    Warning: Node "LCD1[1]" is a latch
    Warning: Node "LCD1[0]" is a latch
    Warning: Node "LCD4[1]" is a latch
    Warning: Node "LCD4[2]" is a latch
    Warning: Node "LCD4[0]" is a latch
    Warning: Node "LCD3[1]" is a latch
    Warning: Node "LCD3[2]" is a latch
    Warning: Node "LCD3[0]" is a latch
    Warning: Node "LCD3[3]" is a latch
    Warning: Node "LCD2[3]" is a latch
    Warning: Node "LCD2[0]" is a latch
    Warning: Node "LCD2[2]" is a latch
    Warning: Node "LCD2[1]" is a latch
    Warning: Node "eS[0]$latch" is a latch
    Warning: Node "eS[1]$latch" is a latch
    Warning: Node "eS[2]$latch" is a latch
    Warning: Node "eS[3]$latch" is a latch
    Warning: Node "eS[4]$latch" is a latch
    Warning: Node "eS[5]$latch" is a latch
    Warning: Node "eM[0]$latch" is a latch
    Warning: Node "eM[1]$latch" is a latch
    Warning: Node "eM[2]$latch" is a latch
    Warning: Node "eM[3]$latch" is a latch
    Warning: Node "eM[4]$latch" is a latch
    Warning: Node "eM[5]$latch" is a latch
    Warning: Node "eH[0]$latch" is a latch
    Warning: Node "eH[1]$latch" is a latch
    Warning: Node "eH[2]$latch" is a latch
    Warning: Node "eH[3]$latch" is a latch
    Warning: Node "eH[4]$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
    Info: Assuming node "sw4_8[4]" is an undefined clock
    Info: Assuming node "sw4_8[3]" is an undefined clock
    Info: Assuming node "aReset" is an undefined clock
    Info: Assuming node "sw0_3[2]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "sw0_3[1]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "sw0_3[0]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "sw0_3[3]" is a latch enable. Will not compute fmax for this pin.
Warning: Found 155 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|year_inter[4]~latch" as buffer
    Info: Detected ripple clock "Y_Set[11]" as buffer
    Info: Detected ripple clock "Y_Set[5]" as buffer
    Info: Detected ripple clock "Y_Set[10]" as buffer
    Info: Detected ripple clock "Y_Set[6]" as buffer
    Info: Detected ripple clock "Y_Set[2]" as buffer
    Info: Detected ripple clock "Y_Set[4]" as buffer
    Info: Detected ripple clock "Y_Set[3]" as buffer
    Info: Detected ripple clock "Y_Set[1]" as buffer
    Info: Detected ripple clock "D_Set[1]" as buffer
    Info: Detected ripple clock "D_Set[2]" as buffer
    Info: Detected ripple clock "D_Set[4]" as buffer
    Info: Detected ripple clock "D_Set[0]" as buffer
    Info: Detected ripple clock "D_Set[3]" as buffer
    Info: Detected ripple clock "M_Set[3]" as buffer
    Info: Detected ripple clock "M_Set[2]" as buffer
    Info: Detected ripple clock "M_Set[1]" as buffer
    Info: Detected ripple clock "M_Set[0]" as buffer
    Info: Detected ripple clock "Y_Set[0]" as buffer
    Info: Detected ripple clock "EH_Set[1]" as buffer
    Info: Detected ripple clock "EH_Set[2]" as buffer
    Info: Detected ripple clock "EH_Set[3]" as buffer
    Info: Detected ripple clock "EH_Set[4]" as buffer
    Info: Detected ripple clock "EH_Set[0]" as buffer
    Info: Detected ripple clock "EM_Set[4]" as buffer
    Info: Detected ripple clock "EM_Set[5]" as buffer
    Info: Detected ripple clock "EM_Set[3]" as buffer
    Info: Detected ripple clock "EM_Set[2]" as buffer
    Info: Detected ripple clock "EM_Set[1]" as buffer
    Info: Detected ripple clock "EM_Set[0]" as buffer
    Info: Detected ripple clock "ES_Set[4]" as buffer
    Info: Detected ripple clock "ES_Set[5]" as buffer
    Info: Detected ripple clock "ES_Set[3]" as buffer
    Info: Detected ripple clock "ES_Set[2]" as buffer
    Info: Detected ripple clock "ES_Set[1]" as buffer
    Info: Detected ripple clock "ES_Set[0]" as buffer
    Info: Detected gated clock "LCD1[2]~7" as buffer
    Info: Detected gated clock "LCD1[2]~8" as buffer
    Info: Detected gated clock "LCD1[3]~9" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|day_inter[0]~_emulated" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|year_inter[9]~_emulated" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|year_inter[10]~_emulated" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|year_inter[8]~_emulated" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|year_inter[6]~_emulated" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|year_inter[7]~_emulated" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|year_inter[4]~_emulated" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|lpm_counter:Mcounter0to5|cntr_mfj:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|month_inter[0]" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|year_inter[11]" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|month_inter[3]" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|day_inter[0]~head_lut" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|month_inter[2]" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|month_inter[1]" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|year_inter[9]~head_lut" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|year_inter[10]~head_lut" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|year_inter[8]~head_lut" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|year_inter[6]~head_lut" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|year_inter[7]~head_lut" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|year_inter[0]" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|year_inter[1]" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|year_inter[4]~head_lut" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|year_inter[5]" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|year_inter[3]" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|year_inter[2]" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|day_inter[2]~_emulated" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|day_inter[1]~_emulated" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|year_inter[11]~18" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|lpm_counter:Mcounter0to5|cntr_mfj:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|Add2~2" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|Add1~3" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|Add0~0" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|lpm_counter:Scounter0to9|cntr_mfj:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|Add3~5" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|Add2~1" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|Add3~3" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|Add2~0" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|lpm_counter:Mcounter0to9|cntr_mfj:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|lpm_counter:Scounter0to9|cntr_mfj:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|Add1~1" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|lpm_counter:Scounter0to9|cntr_mfj:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|Add5~5" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|Add4~1" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|Add3~1" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|lpm_counter:Mcounter0to9|cntr_mfj:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|lpm_counter:Mcounter0to5|cntr_mfj:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|lpm_counter:Mcounter0to9|cntr_mfj:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|lpm_counter:Mcounter0to5|cntr_mfj:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|Add5~3" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|Add4~0" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|Add5~1" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|lpm_counter:Hcounter0to2|cntr_mfj:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|Add1~5" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|Add0~1" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|lpm_counter:counter0to5|cntr_mfj:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|lpm_counter:counter0to5|cntr_mfj:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|lpm_counter:counter0to5|cntr_mfj:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|YMDdone~6" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|YMDdone~8" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|YMDdone~7" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|YMDdone~5" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|YMDdone~3" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|YMDdone~0" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|YMDdone~2" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|YMDdone~1" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|day_inter[4]" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|day_inter[3]" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|day_inter[2]~head_lut" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|day_inter[1]~head_lut" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|lpm_counter:Scounter0to9|cntr_mfj:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|Add3~8" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|Add1~4" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|Add3~6" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|Add3~4" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|Add1~0" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|Add1~2" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|lpm_counter:Mcounter0to9|cntr_mfj:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|Add3~2" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|Add3~0" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|Add5~4" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|Add5~2" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|lpm_counter:Hcounter0to4|cntr_mfj:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|Add5~0" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|Add1~7" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|Add0~2" as buffer
    Info: Detected ripple clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|lpm_counter:counter0to5|cntr_mfj:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|YMDdone~11" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|YMDdone~10" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|CountDone~6" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|CountDone~8" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|CountDone~5" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|CountDone~7" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|CountDone~2" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|CountDone~3" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|CountDone~1" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|CountDone~0" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|g30_HMS_Counter:HMScounter|Add1~8" as buffer
    Info: Detected gated clock "g30_UTC_to_MTC:UTC2MTC|Equal2~0" as buffer
    Info: Detected gated clock "D_Set[2]~0" as buffer
    Info: Detected gated clock "M_Set[3]~0" as buffer
    Info: Detected gated clock "Y_Set[11]~0" as buffer
    Info: Detected gated clock "g30_YMD_Counter:EarthYMD|year_inter[11]~24" as buffer
    Info: Detected gated clock "EH_Set[4]~0" as buffer
    Info: Detected gated clock "EM_Set[5]~0" as buffer
    Info: Detected ripple clock "g30_Controller:controller|y_present.A" as buffer
    Info: Detected ripple clock "g30_Controller:controller|y_present.B" as buffer
    Info: Detected ripple clock "g30_Controller:controller|y_present.D" as buffer
    Info: Detected ripple clock "g30_Controller:controller|y_present.C" as buffer
    Info: Detected ripple clock "g30_Controller:controller|y_present.E" as buffer
    Info: Detected gated clock "ES_Set[5]~0" as buffer
Info: Clock "clock" has Internal fmax of 16.99 MHz between source register "g30_Controller:controller|y_present.D" and destination register "LCD1[1]" (period= 58.868 ns)
    Info: + Longest register to register delay is 40.743 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y10_N15; Fanout = 16; REG Node = 'g30_Controller:controller|y_present.D'
        Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X31_Y10_N14; Fanout = 23; COMB Node = 'g30_YMD_Counter:EarthYMD|year_inter[11]~24'
        Info: 3: + IC(1.773 ns) + CELL(0.521 ns) = 2.652 ns; Loc. = LCCOMB_X30_Y9_N22; Fanout = 15; COMB Node = 'g30_YMD_Counter:EarthYMD|month_inter[1]~head_lut'
        Info: 4: + IC(0.323 ns) + CELL(0.422 ns) = 3.397 ns; Loc. = LCCOMB_X30_Y9_N16; Fanout = 6; COMB Node = 'g30_YMD_Counter:EarthYMD|Equal9~0'
        Info: 5: + IC(0.883 ns) + CELL(0.495 ns) = 4.775 ns; Loc. = LCCOMB_X29_Y10_N2; Fanout = 2; COMB Node = 'g30_timezone_DST_modifier:ETDmodifier|Add2~1'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 4.855 ns; Loc. = LCCOMB_X29_Y10_N4; Fanout = 2; COMB Node = 'g30_timezone_DST_modifier:ETDmodifier|Add2~3'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 4.935 ns; Loc. = LCCOMB_X29_Y10_N6; Fanout = 2; COMB Node = 'g30_timezone_DST_modifier:ETDmodifier|Add2~5'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.015 ns; Loc. = LCCOMB_X29_Y10_N8; Fanout = 2; COMB Node = 'g30_timezone_DST_modifier:ETDmodifier|Add2~7'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.095 ns; Loc. = LCCOMB_X29_Y10_N10; Fanout = 2; COMB Node = 'g30_timezone_DST_modifier:ETDmodifier|Add2~9'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 5.175 ns; Loc. = LCCOMB_X29_Y10_N12; Fanout = 2; COMB Node = 'g30_timezone_DST_modifier:ETDmodifier|Add2~11'
        Info: 11: + IC(0.000 ns) + CELL(0.174 ns) = 5.349 ns; Loc. = LCCOMB_X29_Y10_N14; Fanout = 2; COMB Node = 'g30_timezone_DST_modifier:ETDmodifier|Add2~13'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 5.429 ns; Loc. = LCCOMB_X29_Y10_N16; Fanout = 2; COMB Node = 'g30_timezone_DST_modifier:ETDmodifier|Add2~15'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 5.509 ns; Loc. = LCCOMB_X29_Y10_N18; Fanout = 2; COMB Node = 'g30_timezone_DST_modifier:ETDmodifier|Add2~17'
        Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 5.967 ns; Loc. = LCCOMB_X29_Y10_N20; Fanout = 1; COMB Node = 'g30_timezone_DST_modifier:ETDmodifier|Add2~18'
        Info: 15: + IC(0.533 ns) + CELL(0.178 ns) = 6.678 ns; Loc. = LCCOMB_X29_Y10_N28; Fanout = 1; COMB Node = 'g30_timezone_DST_modifier:ETDmodifier|EYears[9]~12'
        Info: 16: + IC(0.537 ns) + CELL(0.322 ns) = 7.537 ns; Loc. = LCCOMB_X29_Y10_N30; Fanout = 16; COMB Node = 'g30_timezone_DST_modifier:ETDmodifier|EYears[9]~13'
        Info: 17: + IC(0.831 ns) + CELL(0.517 ns) = 8.885 ns; Loc. = LCCOMB_X25_Y10_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_3_result_int[1]~1'
        Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 8.965 ns; Loc. = LCCOMB_X25_Y10_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_3_result_int[2]~3'
        Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 9.045 ns; Loc. = LCCOMB_X25_Y10_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_3_result_int[3]~5'
        Info: 20: + IC(0.000 ns) + CELL(0.458 ns) = 9.503 ns; Loc. = LCCOMB_X25_Y10_N28; Fanout = 11; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_3_result_int[4]~6'
        Info: 21: + IC(0.636 ns) + CELL(0.177 ns) = 10.316 ns; Loc. = LCCOMB_X24_Y10_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[36]~133'
        Info: 22: + IC(0.319 ns) + CELL(0.517 ns) = 11.152 ns; Loc. = LCCOMB_X24_Y10_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_4_result_int[1]~1'
        Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 11.232 ns; Loc. = LCCOMB_X24_Y10_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_4_result_int[2]~3'
        Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 11.312 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_4_result_int[3]~5'
        Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 11.392 ns; Loc. = LCCOMB_X24_Y10_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_4_result_int[4]~7'
        Info: 26: + IC(0.000 ns) + CELL(0.458 ns) = 11.850 ns; Loc. = LCCOMB_X24_Y10_N30; Fanout = 14; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_4_result_int[5]~8'
        Info: 27: + IC(0.849 ns) + CELL(0.178 ns) = 12.877 ns; Loc. = LCCOMB_X20_Y10_N6; Fanout = 3; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[52]~242'
        Info: 28: + IC(0.808 ns) + CELL(0.495 ns) = 14.180 ns; Loc. = LCCOMB_X23_Y10_N10; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_5_result_int[5]~9'
        Info: 29: + IC(0.000 ns) + CELL(0.458 ns) = 14.638 ns; Loc. = LCCOMB_X23_Y10_N12; Fanout = 17; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_5_result_int[6]~10'
        Info: 30: + IC(0.873 ns) + CELL(0.178 ns) = 15.689 ns; Loc. = LCCOMB_X20_Y10_N28; Fanout = 3; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[65]~207'
        Info: 31: + IC(0.834 ns) + CELL(0.517 ns) = 17.040 ns; Loc. = LCCOMB_X22_Y10_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[6]~11'
        Info: 32: + IC(0.000 ns) + CELL(0.458 ns) = 17.498 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 20; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[7]~12'
        Info: 33: + IC(1.188 ns) + CELL(0.178 ns) = 18.864 ns; Loc. = LCCOMB_X20_Y11_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[73]~154'
        Info: 34: + IC(0.780 ns) + CELL(0.495 ns) = 20.139 ns; Loc. = LCCOMB_X21_Y10_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[2]~3'
        Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 20.219 ns; Loc. = LCCOMB_X21_Y10_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[3]~5'
        Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 20.299 ns; Loc. = LCCOMB_X21_Y10_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[4]~7'
        Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 20.379 ns; Loc. = LCCOMB_X21_Y10_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[5]~9'
        Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 20.459 ns; Loc. = LCCOMB_X21_Y10_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[6]~11'
        Info: 39: + IC(0.000 ns) + CELL(0.174 ns) = 20.633 ns; Loc. = LCCOMB_X21_Y10_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[7]~13'
        Info: 40: + IC(0.000 ns) + CELL(0.458 ns) = 21.091 ns; Loc. = LCCOMB_X21_Y10_N16; Fanout = 23; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[8]~14'
        Info: 41: + IC(0.930 ns) + CELL(0.177 ns) = 22.198 ns; Loc. = LCCOMB_X20_Y11_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[86]~163'
        Info: 42: + IC(0.884 ns) + CELL(0.517 ns) = 23.599 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[3]~5'
        Info: 43: + IC(0.000 ns) + CELL(0.174 ns) = 23.773 ns; Loc. = LCCOMB_X19_Y10_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[4]~7'
        Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 23.853 ns; Loc. = LCCOMB_X19_Y10_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[5]~9'
        Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 23.933 ns; Loc. = LCCOMB_X19_Y10_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[6]~11'
        Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 24.013 ns; Loc. = LCCOMB_X19_Y10_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[7]~13'
        Info: 47: + IC(0.000 ns) + CELL(0.080 ns) = 24.093 ns; Loc. = LCCOMB_X19_Y10_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[8]~15'
        Info: 48: + IC(0.000 ns) + CELL(0.458 ns) = 24.551 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 26; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[9]~16'
        Info: 49: + IC(0.939 ns) + CELL(0.319 ns) = 25.809 ns; Loc. = LCCOMB_X18_Y9_N24; Fanout = 3; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[97]~175'
        Info: 50: + IC(1.164 ns) + CELL(0.517 ns) = 27.490 ns; Loc. = LCCOMB_X19_Y11_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[2]~3'
        Info: 51: + IC(0.000 ns) + CELL(0.174 ns) = 27.664 ns; Loc. = LCCOMB_X19_Y11_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[3]~5'
        Info: 52: + IC(0.000 ns) + CELL(0.080 ns) = 27.744 ns; Loc. = LCCOMB_X19_Y11_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[4]~7'
        Info: 53: + IC(0.000 ns) + CELL(0.080 ns) = 27.824 ns; Loc. = LCCOMB_X19_Y11_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[5]~9'
        Info: 54: + IC(0.000 ns) + CELL(0.080 ns) = 27.904 ns; Loc. = LCCOMB_X19_Y11_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[6]~11'
        Info: 55: + IC(0.000 ns) + CELL(0.080 ns) = 27.984 ns; Loc. = LCCOMB_X19_Y11_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[7]~13'
        Info: 56: + IC(0.000 ns) + CELL(0.080 ns) = 28.064 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[8]~15'
        Info: 57: + IC(0.000 ns) + CELL(0.080 ns) = 28.144 ns; Loc. = LCCOMB_X19_Y11_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[9]~17'
        Info: 58: + IC(0.000 ns) + CELL(0.458 ns) = 28.602 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 29; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[10]~18'
        Info: 59: + IC(0.951 ns) + CELL(0.322 ns) = 29.875 ns; Loc. = LCCOMB_X20_Y10_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[108]~189'
        Info: 60: + IC(0.882 ns) + CELL(0.495 ns) = 31.252 ns; Loc. = LCCOMB_X19_Y9_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[1]~1'
        Info: 61: + IC(0.000 ns) + CELL(0.080 ns) = 31.332 ns; Loc. = LCCOMB_X19_Y9_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[2]~3'
        Info: 62: + IC(0.000 ns) + CELL(0.080 ns) = 31.412 ns; Loc. = LCCOMB_X19_Y9_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[3]~5'
        Info: 63: + IC(0.000 ns) + CELL(0.080 ns) = 31.492 ns; Loc. = LCCOMB_X19_Y9_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[4]~7'
        Info: 64: + IC(0.000 ns) + CELL(0.080 ns) = 31.572 ns; Loc. = LCCOMB_X19_Y9_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[5]~9'
        Info: 65: + IC(0.000 ns) + CELL(0.174 ns) = 31.746 ns; Loc. = LCCOMB_X19_Y9_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[6]~11'
        Info: 66: + IC(0.000 ns) + CELL(0.080 ns) = 31.826 ns; Loc. = LCCOMB_X19_Y9_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[7]~13'
        Info: 67: + IC(0.000 ns) + CELL(0.080 ns) = 31.906 ns; Loc. = LCCOMB_X19_Y9_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[8]~15'
        Info: 68: + IC(0.000 ns) + CELL(0.080 ns) = 31.986 ns; Loc. = LCCOMB_X19_Y9_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[9]~17'
        Info: 69: + IC(0.000 ns) + CELL(0.080 ns) = 32.066 ns; Loc. = LCCOMB_X19_Y9_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[10]~19'
        Info: 70: + IC(0.000 ns) + CELL(0.458 ns) = 32.524 ns; Loc. = LCCOMB_X19_Y9_N24; Fanout = 22; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[11]~20'
        Info: 71: + IC(1.200 ns) + CELL(0.177 ns) = 33.901 ns; Loc. = LCCOMB_X18_Y10_N18; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[124]~199'
        Info: 72: + IC(1.150 ns) + CELL(0.495 ns) = 35.546 ns; Loc. = LCCOMB_X20_Y9_N12; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[5]~9'
        Info: 73: + IC(0.000 ns) + CELL(0.174 ns) = 35.720 ns; Loc. = LCCOMB_X20_Y9_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[6]~11'
        Info: 74: + IC(0.000 ns) + CELL(0.080 ns) = 35.800 ns; Loc. = LCCOMB_X20_Y9_N16; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[7]~13'
        Info: 75: + IC(0.000 ns) + CELL(0.080 ns) = 35.880 ns; Loc. = LCCOMB_X20_Y9_N18; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[8]~15'
        Info: 76: + IC(0.000 ns) + CELL(0.080 ns) = 35.960 ns; Loc. = LCCOMB_X20_Y9_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[9]~17'
        Info: 77: + IC(0.000 ns) + CELL(0.080 ns) = 36.040 ns; Loc. = LCCOMB_X20_Y9_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[10]~19'
        Info: 78: + IC(0.000 ns) + CELL(0.080 ns) = 36.120 ns; Loc. = LCCOMB_X20_Y9_N24; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[11]~21'
        Info: 79: + IC(0.000 ns) + CELL(0.458 ns) = 36.578 ns; Loc. = LCCOMB_X20_Y9_N26; Fanout = 3; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[12]~22'
        Info: 80: + IC(0.308 ns) + CELL(0.178 ns) = 37.064 ns; Loc. = LCCOMB_X20_Y9_N0; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[133]~204'
        Info: 81: + IC(1.143 ns) + CELL(0.178 ns) = 38.385 ns; Loc. = LCCOMB_X24_Y8_N12; Fanout = 1; COMB Node = 'LCD1[1]~12'
        Info: 82: + IC(0.289 ns) + CELL(0.178 ns) = 38.852 ns; Loc. = LCCOMB_X24_Y8_N6; Fanout = 1; COMB Node = 'LCD1[1]~13'
        Info: 83: + IC(0.292 ns) + CELL(0.178 ns) = 39.322 ns; Loc. = LCCOMB_X24_Y8_N18; Fanout = 1; COMB Node = 'LCD1[1]~14'
        Info: 84: + IC(0.295 ns) + CELL(0.178 ns) = 39.795 ns; Loc. = LCCOMB_X24_Y8_N30; Fanout = 1; COMB Node = 'LCD1[1]~18'
        Info: 85: + IC(0.295 ns) + CELL(0.178 ns) = 40.268 ns; Loc. = LCCOMB_X24_Y8_N0; Fanout = 1; COMB Node = 'LCD1[1]~19'
        Info: 86: + IC(0.297 ns) + CELL(0.178 ns) = 40.743 ns; Loc. = LCCOMB_X24_Y8_N26; Fanout = 8; REG Node = 'LCD1[1]'
        Info: Total cell delay = 18.557 ns ( 45.55 % )
        Info: Total interconnect delay = 22.186 ns ( 54.45 % )
    Info: - Smallest clock skew is 12.732 ns
        Info: + Shortest clock path from clock "clock" to destination register is 16.059 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 53; CLK Node = 'clock'
            Info: 2: + IC(1.995 ns) + CELL(0.879 ns) = 3.900 ns; Loc. = LCFF_X26_Y7_N31; Fanout = 16; REG Node = 'g30_Controller:controller|y_present.A'
            Info: 3: + IC(8.770 ns) + CELL(0.178 ns) = 12.848 ns; Loc. = LCCOMB_X25_Y7_N14; Fanout = 1; COMB Node = 'LCD1[3]~9'
            Info: 4: + IC(1.530 ns) + CELL(0.000 ns) = 14.378 ns; Loc. = CLKCTRL_G13; Fanout = 15; COMB Node = 'LCD1[3]~9clkctrl'
            Info: 5: + IC(1.362 ns) + CELL(0.319 ns) = 16.059 ns; Loc. = LCCOMB_X24_Y8_N26; Fanout = 8; REG Node = 'LCD1[1]'
            Info: Total cell delay = 2.402 ns ( 14.96 % )
            Info: Total interconnect delay = 13.657 ns ( 85.04 % )
        Info: - Longest clock path from clock "clock" to source register is 3.327 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 53; CLK Node = 'clock'
            Info: 2: + IC(1.699 ns) + CELL(0.602 ns) = 3.327 ns; Loc. = LCFF_X31_Y10_N15; Fanout = 16; REG Node = 'g30_Controller:controller|y_present.D'
            Info: Total cell delay = 1.628 ns ( 48.93 % )
            Info: Total interconnect delay = 1.699 ns ( 51.07 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is 1.146 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "sw4_8[4]" has Internal fmax of 22.93 MHz between source register "EM_Set[0]" and destination register "g30_UTC_to_MTC:UTC2MTC|JDD[38]" (period= 43.604 ns)
    Info: + Longest register to register delay is 30.994 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 10; REG Node = 'EM_Set[0]'
        Info: 2: + IC(0.852 ns) + CELL(0.545 ns) = 1.397 ns; Loc. = LCCOMB_X26_Y11_N0; Fanout = 4; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|Add0~0'
        Info: 3: + IC(0.583 ns) + CELL(0.322 ns) = 2.302 ns; Loc. = LCCOMB_X25_Y11_N2; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|Add0~4'
        Info: 4: + IC(0.290 ns) + CELL(0.596 ns) = 3.188 ns; Loc. = LCCOMB_X25_Y11_N14; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|Add1~1'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 3.268 ns; Loc. = LCCOMB_X25_Y11_N16; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|Add1~3'
        Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 3.726 ns; Loc. = LCCOMB_X25_Y11_N18; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|Add1~4'
        Info: 7: + IC(0.558 ns) + CELL(0.495 ns) = 4.779 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|Add2~9'
        Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 5.237 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|Add2~10'
        Info: 9: + IC(1.373 ns) + CELL(0.596 ns) = 7.206 ns; Loc. = LCCOMB_X35_Y11_N14; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|Nsecs[9]~15'
        Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 7.664 ns; Loc. = LCCOMB_X35_Y11_N16; Fanout = 20; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|Nsecs[10]~16'
        Info: 11: + IC(0.908 ns) + CELL(0.595 ns) = 9.167 ns; Loc. = LCCOMB_X35_Y14_N30; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder1[10]~9'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 9.247 ns; Loc. = LCCOMB_X35_Y13_N0; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder1[11]~11'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 9.327 ns; Loc. = LCCOMB_X35_Y13_N2; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder1[12]~13'
        Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 9.785 ns; Loc. = LCCOMB_X35_Y13_N4; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder1[13]~14'
        Info: 15: + IC(1.108 ns) + CELL(0.517 ns) = 11.410 ns; Loc. = LCCOMB_X36_Y14_N28; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder2[13]~9'
        Info: 16: + IC(0.000 ns) + CELL(0.161 ns) = 11.571 ns; Loc. = LCCOMB_X36_Y14_N30; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder2[14]~11'
        Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 12.029 ns; Loc. = LCCOMB_X36_Y13_N0; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder2[15]~12'
        Info: 18: + IC(1.130 ns) + CELL(0.495 ns) = 13.654 ns; Loc. = LCCOMB_X37_Y14_N26; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder3[15]~11'
        Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 13.734 ns; Loc. = LCCOMB_X37_Y14_N28; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder3[16]~13'
        Info: 20: + IC(0.000 ns) + CELL(0.161 ns) = 13.895 ns; Loc. = LCCOMB_X37_Y14_N30; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder3[17]~15'
        Info: 21: + IC(0.000 ns) + CELL(0.458 ns) = 14.353 ns; Loc. = LCCOMB_X37_Y13_N0; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder3[18]~16'
        Info: 22: + IC(0.848 ns) + CELL(0.595 ns) = 15.796 ns; Loc. = LCCOMB_X37_Y12_N30; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder4[18]~15'
        Info: 23: + IC(0.000 ns) + CELL(0.458 ns) = 16.254 ns; Loc. = LCCOMB_X37_Y11_N0; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder4[19]~16'
        Info: 24: + IC(0.797 ns) + CELL(0.609 ns) = 17.660 ns; Loc. = LCCOMB_X36_Y12_N30; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder5[19]~13'
        Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 17.740 ns; Loc. = LCCOMB_X36_Y11_N0; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder5[20]~15'
        Info: 26: + IC(0.000 ns) + CELL(0.458 ns) = 18.198 ns; Loc. = LCCOMB_X36_Y11_N2; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder5[21]~16'
        Info: 27: + IC(2.028 ns) + CELL(0.609 ns) = 20.835 ns; Loc. = LCCOMB_X22_Y9_N30; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder6[21]~9'
        Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 20.915 ns; Loc. = LCCOMB_X22_Y8_N0; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder6[22]~11'
        Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 20.995 ns; Loc. = LCCOMB_X22_Y8_N2; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder6[23]~13'
        Info: 30: + IC(0.000 ns) + CELL(0.458 ns) = 21.453 ns; Loc. = LCCOMB_X22_Y8_N4; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder6[24]~14'
        Info: 31: + IC(1.134 ns) + CELL(0.495 ns) = 23.082 ns; Loc. = LCCOMB_X23_Y9_N28; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder7[24]~5'
        Info: 32: + IC(0.000 ns) + CELL(0.161 ns) = 23.243 ns; Loc. = LCCOMB_X23_Y9_N30; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder7[25]~7'
        Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 23.323 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder7[26]~9'
        Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 23.403 ns; Loc. = LCCOMB_X23_Y8_N2; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder7[27]~11'
        Info: 35: + IC(0.000 ns) + CELL(0.458 ns) = 23.861 ns; Loc. = LCCOMB_X23_Y8_N4; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder7[28]~12'
        Info: 36: + IC(1.171 ns) + CELL(0.495 ns) = 25.527 ns; Loc. = LCCOMB_X27_Y9_N26; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder8[28]~11'
        Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 25.607 ns; Loc. = LCCOMB_X27_Y9_N28; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder8[29]~13'
        Info: 38: + IC(0.000 ns) + CELL(0.458 ns) = 26.065 ns; Loc. = LCCOMB_X27_Y9_N30; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder8[30]~14'
        Info: 39: + IC(0.915 ns) + CELL(0.609 ns) = 27.589 ns; Loc. = LCCOMB_X27_Y13_N30; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|JDD[30]~32'
        Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 27.669 ns; Loc. = LCCOMB_X27_Y12_N0; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|JDD[31]~34'
        Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 27.749 ns; Loc. = LCCOMB_X27_Y12_N2; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|JDD[32]~36'
        Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 27.829 ns; Loc. = LCCOMB_X27_Y12_N4; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|JDD[33]~38'
        Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 27.909 ns; Loc. = LCCOMB_X27_Y12_N6; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|JDD[34]~40'
        Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 27.989 ns; Loc. = LCCOMB_X27_Y12_N8; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|JDD[35]~42'
        Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 28.069 ns; Loc. = LCCOMB_X27_Y12_N10; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|JDD[36]~44'
        Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 28.149 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|JDD[37]~46'
        Info: 47: + IC(0.000 ns) + CELL(0.458 ns) = 28.607 ns; Loc. = LCCOMB_X27_Y12_N14; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|JDD[38]~47'
        Info: 48: + IC(1.200 ns) + CELL(1.187 ns) = 30.994 ns; Loc. = DSPMULT_X28_Y15_N0; Fanout = 34; REG Node = 'g30_UTC_to_MTC:UTC2MTC|JDD[38]'
        Info: Total cell delay = 16.099 ns ( 51.94 % )
        Info: Total interconnect delay = 14.895 ns ( 48.06 % )
    Info: - Smallest clock skew is 9.246 ns
        Info: + Shortest clock path from clock "sw4_8[4]" to destination register is 13.693 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 22; CLK Node = 'sw4_8[4]'
            Info: 2: + IC(1.774 ns) + CELL(0.322 ns) = 3.122 ns; Loc. = LCCOMB_X32_Y11_N12; Fanout = 6; COMB Node = 'ES_Set[5]~0'
            Info: 3: + IC(1.497 ns) + CELL(0.178 ns) = 4.797 ns; Loc. = LCCOMB_X22_Y11_N30; Fanout = 10; REG Node = 'ES_Set[5]'
            Info: 4: + IC(3.644 ns) + CELL(0.322 ns) = 8.763 ns; Loc. = LCCOMB_X12_Y11_N28; Fanout = 1; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|Equal2~0'
            Info: 5: + IC(0.890 ns) + CELL(0.449 ns) = 10.102 ns; Loc. = LCCOMB_X12_Y11_N22; Fanout = 1; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|CountDone'
            Info: 6: + IC(1.788 ns) + CELL(0.000 ns) = 11.890 ns; Loc. = CLKCTRL_G3; Fanout = 416; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|CountDone~clkctrl'
            Info: 7: + IC(0.931 ns) + CELL(0.872 ns) = 13.693 ns; Loc. = DSPMULT_X28_Y15_N0; Fanout = 34; REG Node = 'g30_UTC_to_MTC:UTC2MTC|JDD[38]'
            Info: Total cell delay = 3.169 ns ( 23.14 % )
            Info: Total interconnect delay = 10.524 ns ( 76.86 % )
        Info: - Longest clock path from clock "sw4_8[4]" to source register is 4.447 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 22; CLK Node = 'sw4_8[4]'
            Info: 2: + IC(1.772 ns) + CELL(0.322 ns) = 3.120 ns; Loc. = LCCOMB_X32_Y11_N10; Fanout = 6; COMB Node = 'EM_Set[5]~0'
            Info: 3: + IC(1.149 ns) + CELL(0.178 ns) = 4.447 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 10; REG Node = 'EM_Set[0]'
            Info: Total cell delay = 1.526 ns ( 34.32 % )
            Info: Total interconnect delay = 2.921 ns ( 65.68 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.054 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "sw4_8[3]" has Internal fmax of 22.86 MHz between source register "EM_Set[0]" and destination register "g30_UTC_to_MTC:UTC2MTC|JDD[38]" (period= 43.736 ns)
    Info: + Longest register to register delay is 30.994 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 10; REG Node = 'EM_Set[0]'
        Info: 2: + IC(0.852 ns) + CELL(0.545 ns) = 1.397 ns; Loc. = LCCOMB_X26_Y11_N0; Fanout = 4; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|Add0~0'
        Info: 3: + IC(0.583 ns) + CELL(0.322 ns) = 2.302 ns; Loc. = LCCOMB_X25_Y11_N2; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|Add0~4'
        Info: 4: + IC(0.290 ns) + CELL(0.596 ns) = 3.188 ns; Loc. = LCCOMB_X25_Y11_N14; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|Add1~1'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 3.268 ns; Loc. = LCCOMB_X25_Y11_N16; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|Add1~3'
        Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 3.726 ns; Loc. = LCCOMB_X25_Y11_N18; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|Add1~4'
        Info: 7: + IC(0.558 ns) + CELL(0.495 ns) = 4.779 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|Add2~9'
        Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 5.237 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|Add2~10'
        Info: 9: + IC(1.373 ns) + CELL(0.596 ns) = 7.206 ns; Loc. = LCCOMB_X35_Y11_N14; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|Nsecs[9]~15'
        Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 7.664 ns; Loc. = LCCOMB_X35_Y11_N16; Fanout = 20; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|Nsecs[10]~16'
        Info: 11: + IC(0.908 ns) + CELL(0.595 ns) = 9.167 ns; Loc. = LCCOMB_X35_Y14_N30; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder1[10]~9'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 9.247 ns; Loc. = LCCOMB_X35_Y13_N0; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder1[11]~11'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 9.327 ns; Loc. = LCCOMB_X35_Y13_N2; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder1[12]~13'
        Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 9.785 ns; Loc. = LCCOMB_X35_Y13_N4; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder1[13]~14'
        Info: 15: + IC(1.108 ns) + CELL(0.517 ns) = 11.410 ns; Loc. = LCCOMB_X36_Y14_N28; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder2[13]~9'
        Info: 16: + IC(0.000 ns) + CELL(0.161 ns) = 11.571 ns; Loc. = LCCOMB_X36_Y14_N30; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder2[14]~11'
        Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 12.029 ns; Loc. = LCCOMB_X36_Y13_N0; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder2[15]~12'
        Info: 18: + IC(1.130 ns) + CELL(0.495 ns) = 13.654 ns; Loc. = LCCOMB_X37_Y14_N26; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder3[15]~11'
        Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 13.734 ns; Loc. = LCCOMB_X37_Y14_N28; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder3[16]~13'
        Info: 20: + IC(0.000 ns) + CELL(0.161 ns) = 13.895 ns; Loc. = LCCOMB_X37_Y14_N30; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder3[17]~15'
        Info: 21: + IC(0.000 ns) + CELL(0.458 ns) = 14.353 ns; Loc. = LCCOMB_X37_Y13_N0; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder3[18]~16'
        Info: 22: + IC(0.848 ns) + CELL(0.595 ns) = 15.796 ns; Loc. = LCCOMB_X37_Y12_N30; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder4[18]~15'
        Info: 23: + IC(0.000 ns) + CELL(0.458 ns) = 16.254 ns; Loc. = LCCOMB_X37_Y11_N0; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder4[19]~16'
        Info: 24: + IC(0.797 ns) + CELL(0.609 ns) = 17.660 ns; Loc. = LCCOMB_X36_Y12_N30; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder5[19]~13'
        Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 17.740 ns; Loc. = LCCOMB_X36_Y11_N0; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder5[20]~15'
        Info: 26: + IC(0.000 ns) + CELL(0.458 ns) = 18.198 ns; Loc. = LCCOMB_X36_Y11_N2; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder5[21]~16'
        Info: 27: + IC(2.028 ns) + CELL(0.609 ns) = 20.835 ns; Loc. = LCCOMB_X22_Y9_N30; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder6[21]~9'
        Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 20.915 ns; Loc. = LCCOMB_X22_Y8_N0; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder6[22]~11'
        Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 20.995 ns; Loc. = LCCOMB_X22_Y8_N2; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder6[23]~13'
        Info: 30: + IC(0.000 ns) + CELL(0.458 ns) = 21.453 ns; Loc. = LCCOMB_X22_Y8_N4; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder6[24]~14'
        Info: 31: + IC(1.134 ns) + CELL(0.495 ns) = 23.082 ns; Loc. = LCCOMB_X23_Y9_N28; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder7[24]~5'
        Info: 32: + IC(0.000 ns) + CELL(0.161 ns) = 23.243 ns; Loc. = LCCOMB_X23_Y9_N30; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder7[25]~7'
        Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 23.323 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder7[26]~9'
        Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 23.403 ns; Loc. = LCCOMB_X23_Y8_N2; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder7[27]~11'
        Info: 35: + IC(0.000 ns) + CELL(0.458 ns) = 23.861 ns; Loc. = LCCOMB_X23_Y8_N4; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder7[28]~12'
        Info: 36: + IC(1.171 ns) + CELL(0.495 ns) = 25.527 ns; Loc. = LCCOMB_X27_Y9_N26; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder8[28]~11'
        Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 25.607 ns; Loc. = LCCOMB_X27_Y9_N28; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder8[29]~13'
        Info: 38: + IC(0.000 ns) + CELL(0.458 ns) = 26.065 ns; Loc. = LCCOMB_X27_Y9_N30; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_Seconds_to_Days:dayfraccalc|adder8[30]~14'
        Info: 39: + IC(0.915 ns) + CELL(0.609 ns) = 27.589 ns; Loc. = LCCOMB_X27_Y13_N30; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|JDD[30]~32'
        Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 27.669 ns; Loc. = LCCOMB_X27_Y12_N0; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|JDD[31]~34'
        Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 27.749 ns; Loc. = LCCOMB_X27_Y12_N2; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|JDD[32]~36'
        Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 27.829 ns; Loc. = LCCOMB_X27_Y12_N4; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|JDD[33]~38'
        Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 27.909 ns; Loc. = LCCOMB_X27_Y12_N6; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|JDD[34]~40'
        Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 27.989 ns; Loc. = LCCOMB_X27_Y12_N8; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|JDD[35]~42'
        Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 28.069 ns; Loc. = LCCOMB_X27_Y12_N10; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|JDD[36]~44'
        Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 28.149 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|JDD[37]~46'
        Info: 47: + IC(0.000 ns) + CELL(0.458 ns) = 28.607 ns; Loc. = LCCOMB_X27_Y12_N14; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|JDD[38]~47'
        Info: 48: + IC(1.200 ns) + CELL(1.187 ns) = 30.994 ns; Loc. = DSPMULT_X28_Y15_N0; Fanout = 34; REG Node = 'g30_UTC_to_MTC:UTC2MTC|JDD[38]'
        Info: Total cell delay = 16.099 ns ( 51.94 % )
        Info: Total interconnect delay = 14.895 ns ( 48.06 % )
    Info: - Smallest clock skew is 9.180 ns
        Info: + Shortest clock path from clock "sw4_8[3]" to destination register is 13.753 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 16; CLK Node = 'sw4_8[3]'
            Info: 2: + IC(1.698 ns) + CELL(0.458 ns) = 3.182 ns; Loc. = LCCOMB_X32_Y11_N12; Fanout = 6; COMB Node = 'ES_Set[5]~0'
            Info: 3: + IC(1.497 ns) + CELL(0.178 ns) = 4.857 ns; Loc. = LCCOMB_X22_Y11_N30; Fanout = 10; REG Node = 'ES_Set[5]'
            Info: 4: + IC(3.644 ns) + CELL(0.322 ns) = 8.823 ns; Loc. = LCCOMB_X12_Y11_N28; Fanout = 1; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|Equal2~0'
            Info: 5: + IC(0.890 ns) + CELL(0.449 ns) = 10.162 ns; Loc. = LCCOMB_X12_Y11_N22; Fanout = 1; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|CountDone'
            Info: 6: + IC(1.788 ns) + CELL(0.000 ns) = 11.950 ns; Loc. = CLKCTRL_G3; Fanout = 416; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|CountDone~clkctrl'
            Info: 7: + IC(0.931 ns) + CELL(0.872 ns) = 13.753 ns; Loc. = DSPMULT_X28_Y15_N0; Fanout = 34; REG Node = 'g30_UTC_to_MTC:UTC2MTC|JDD[38]'
            Info: Total cell delay = 3.305 ns ( 24.03 % )
            Info: Total interconnect delay = 10.448 ns ( 75.97 % )
        Info: - Longest clock path from clock "sw4_8[3]" to source register is 4.573 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 16; CLK Node = 'sw4_8[3]'
            Info: 2: + IC(1.699 ns) + CELL(0.521 ns) = 3.246 ns; Loc. = LCCOMB_X32_Y11_N10; Fanout = 6; COMB Node = 'EM_Set[5]~0'
            Info: 3: + IC(1.149 ns) + CELL(0.178 ns) = 4.573 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 10; REG Node = 'EM_Set[0]'
            Info: Total cell delay = 1.725 ns ( 37.72 % )
            Info: Total interconnect delay = 2.848 ns ( 62.28 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.054 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "aReset" has Internal fmax of 33.98 MHz between source register "g30_UTC_to_MTC:UTC2MTC|JDD[18]" and destination register "g30_UTC_to_MTC:UTC2MTC|mult[63]" (period= 29.428 ns)
    Info: + Longest register to register delay is 12.350 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = DSPMULT_X28_Y13_N0; Fanout = 36; REG Node = 'g30_UTC_to_MTC:UTC2MTC|JDD[18]'
        Info: 2: + IC(0.000 ns) + CELL(3.225 ns) = 3.225 ns; Loc. = DSPMULT_X28_Y13_N0; Fanout = 1; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|mac_mult5'
        Info: 3: + IC(0.000 ns) + CELL(0.304 ns) = 3.529 ns; Loc. = DSPOUT_X28_Y13_N2; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|mac_out6'
        Info: 4: + IC(1.150 ns) + CELL(0.517 ns) = 5.196 ns; Loc. = LCCOMB_X29_Y17_N12; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~1'
        Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 5.370 ns; Loc. = LCCOMB_X29_Y17_N14; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~3'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.450 ns; Loc. = LCCOMB_X29_Y17_N16; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~5'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 5.530 ns; Loc. = LCCOMB_X29_Y17_N18; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~7'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.610 ns; Loc. = LCCOMB_X29_Y17_N20; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~9'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.690 ns; Loc. = LCCOMB_X29_Y17_N22; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~11'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 5.770 ns; Loc. = LCCOMB_X29_Y17_N24; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~13'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 5.850 ns; Loc. = LCCOMB_X29_Y17_N26; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~15'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 5.930 ns; Loc. = LCCOMB_X29_Y17_N28; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~17'
        Info: 13: + IC(0.000 ns) + CELL(0.161 ns) = 6.091 ns; Loc. = LCCOMB_X29_Y17_N30; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~19'
        Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 6.171 ns; Loc. = LCCOMB_X29_Y16_N0; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~21'
        Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 6.251 ns; Loc. = LCCOMB_X29_Y16_N2; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~23'
        Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 6.331 ns; Loc. = LCCOMB_X29_Y16_N4; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~25'
        Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 6.411 ns; Loc. = LCCOMB_X29_Y16_N6; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~27'
        Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 6.491 ns; Loc. = LCCOMB_X29_Y16_N8; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~29'
        Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 6.571 ns; Loc. = LCCOMB_X29_Y16_N10; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~31'
        Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 6.651 ns; Loc. = LCCOMB_X29_Y16_N12; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~33'
        Info: 21: + IC(0.000 ns) + CELL(0.174 ns) = 6.825 ns; Loc. = LCCOMB_X29_Y16_N14; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~35'
        Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 6.905 ns; Loc. = LCCOMB_X29_Y16_N16; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~37'
        Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 6.985 ns; Loc. = LCCOMB_X29_Y16_N18; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~39'
        Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 7.065 ns; Loc. = LCCOMB_X29_Y16_N20; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~41'
        Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 7.145 ns; Loc. = LCCOMB_X29_Y16_N22; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~43'
        Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 7.225 ns; Loc. = LCCOMB_X29_Y16_N24; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~45'
        Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 7.305 ns; Loc. = LCCOMB_X29_Y16_N26; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~47'
        Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 7.385 ns; Loc. = LCCOMB_X29_Y16_N28; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~49'
        Info: 29: + IC(0.000 ns) + CELL(0.161 ns) = 7.546 ns; Loc. = LCCOMB_X29_Y16_N30; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~51'
        Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 7.626 ns; Loc. = LCCOMB_X29_Y15_N0; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~53'
        Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 7.706 ns; Loc. = LCCOMB_X29_Y15_N2; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~55'
        Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 7.786 ns; Loc. = LCCOMB_X29_Y15_N4; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~57'
        Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 7.866 ns; Loc. = LCCOMB_X29_Y15_N6; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~59'
        Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 7.946 ns; Loc. = LCCOMB_X29_Y15_N8; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~61'
        Info: 35: + IC(0.000 ns) + CELL(0.458 ns) = 8.404 ns; Loc. = LCCOMB_X29_Y15_N10; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_1~62'
        Info: 36: + IC(0.554 ns) + CELL(0.517 ns) = 9.475 ns; Loc. = LCCOMB_X30_Y15_N10; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_2~63'
        Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 9.555 ns; Loc. = LCCOMB_X30_Y15_N12; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_2~65'
        Info: 38: + IC(0.000 ns) + CELL(0.174 ns) = 9.729 ns; Loc. = LCCOMB_X30_Y15_N14; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_2~67'
        Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 9.809 ns; Loc. = LCCOMB_X30_Y15_N16; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_2~69'
        Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 9.889 ns; Loc. = LCCOMB_X30_Y15_N18; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_2~71'
        Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 9.969 ns; Loc. = LCCOMB_X30_Y15_N20; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_2~73'
        Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 10.049 ns; Loc. = LCCOMB_X30_Y15_N22; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_2~75'
        Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 10.129 ns; Loc. = LCCOMB_X30_Y15_N24; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_2~77'
        Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 10.209 ns; Loc. = LCCOMB_X30_Y15_N26; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_2~79'
        Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 10.289 ns; Loc. = LCCOMB_X30_Y15_N28; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_2~81'
        Info: 46: + IC(0.000 ns) + CELL(0.161 ns) = 10.450 ns; Loc. = LCCOMB_X30_Y15_N30; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_2~83'
        Info: 47: + IC(0.000 ns) + CELL(0.080 ns) = 10.530 ns; Loc. = LCCOMB_X30_Y14_N0; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_2~85'
        Info: 48: + IC(0.000 ns) + CELL(0.080 ns) = 10.610 ns; Loc. = LCCOMB_X30_Y14_N2; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_2~87'
        Info: 49: + IC(0.000 ns) + CELL(0.080 ns) = 10.690 ns; Loc. = LCCOMB_X30_Y14_N4; Fanout = 2; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_2~89'
        Info: 50: + IC(0.000 ns) + CELL(0.458 ns) = 11.148 ns; Loc. = LCCOMB_X30_Y14_N6; Fanout = 1; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|lpm_mult:Mult1|mult_fct:auto_generated|op_2~90'
        Info: 51: + IC(0.883 ns) + CELL(0.319 ns) = 12.350 ns; Loc. = LCCOMB_X31_Y17_N22; Fanout = 2; REG Node = 'g30_UTC_to_MTC:UTC2MTC|mult[63]'
        Info: Total cell delay = 9.763 ns ( 79.05 % )
        Info: Total interconnect delay = 2.587 ns ( 20.95 % )
    Info: - Smallest clock skew is -1.368 ns
        Info: + Shortest clock path from clock "aReset" to destination register is 11.807 ns
            Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 84; CLK Node = 'aReset'
            Info: 2: + IC(4.021 ns) + CELL(0.461 ns) = 5.356 ns; Loc. = LCCOMB_X11_Y11_N14; Fanout = 4; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|day_inter[1]~head_lut'
            Info: 3: + IC(0.493 ns) + CELL(0.512 ns) = 6.361 ns; Loc. = LCCOMB_X11_Y11_N16; Fanout = 1; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|YMDdone~10'
            Info: 4: + IC(0.558 ns) + CELL(0.512 ns) = 7.431 ns; Loc. = LCCOMB_X10_Y11_N18; Fanout = 3; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|YMDdone~12'
            Info: 5: + IC(0.815 ns) + CELL(0.178 ns) = 8.424 ns; Loc. = LCCOMB_X12_Y11_N22; Fanout = 1; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|CountDone'
            Info: 6: + IC(1.788 ns) + CELL(0.000 ns) = 10.212 ns; Loc. = CLKCTRL_G3; Fanout = 416; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|CountDone~clkctrl'
            Info: 7: + IC(1.417 ns) + CELL(0.178 ns) = 11.807 ns; Loc. = LCCOMB_X31_Y17_N22; Fanout = 2; REG Node = 'g30_UTC_to_MTC:UTC2MTC|mult[63]'
            Info: Total cell delay = 2.715 ns ( 22.99 % )
            Info: Total interconnect delay = 9.092 ns ( 77.01 % )
        Info: - Longest clock path from clock "aReset" to source register is 13.175 ns
            Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 84; CLK Node = 'aReset'
            Info: 2: + IC(3.817 ns) + CELL(0.455 ns) = 5.146 ns; Loc. = LCCOMB_X8_Y11_N12; Fanout = 5; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|year_inter[8]~head_lut'
            Info: 3: + IC(0.326 ns) + CELL(0.512 ns) = 5.984 ns; Loc. = LCCOMB_X8_Y11_N22; Fanout = 1; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|YMDdone~5'
            Info: 4: + IC(1.118 ns) + CELL(0.512 ns) = 7.614 ns; Loc. = LCCOMB_X13_Y11_N10; Fanout = 1; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|YMDdone~9'
            Info: 5: + IC(0.797 ns) + CELL(0.178 ns) = 8.589 ns; Loc. = LCCOMB_X10_Y11_N18; Fanout = 3; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|YMDdone~12'
            Info: 6: + IC(0.815 ns) + CELL(0.178 ns) = 9.582 ns; Loc. = LCCOMB_X12_Y11_N22; Fanout = 1; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|CountDone'
            Info: 7: + IC(1.788 ns) + CELL(0.000 ns) = 11.370 ns; Loc. = CLKCTRL_G3; Fanout = 416; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|CountDone~clkctrl'
            Info: 8: + IC(0.933 ns) + CELL(0.872 ns) = 13.175 ns; Loc. = DSPMULT_X28_Y13_N0; Fanout = 36; REG Node = 'g30_UTC_to_MTC:UTC2MTC|JDD[18]'
            Info: Total cell delay = 3.581 ns ( 27.18 % )
            Info: Total interconnect delay = 9.594 ns ( 72.82 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.996 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "g30_UTC_to_MTC:UTC2MTC|Ndays[11]" and destination pin or register "g30_UTC_to_MTC:UTC2MTC|JDD[51]~_Duplicate_1" for clock "clock" (Hold time is 12.036 ns)
    Info: + Largest clock skew is 14.284 ns
        Info: + Longest clock path from clock "clock" to destination register is 17.146 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 53; CLK Node = 'clock'
            Info: 2: + IC(1.995 ns) + CELL(0.879 ns) = 3.900 ns; Loc. = LCFF_X26_Y7_N15; Fanout = 5; REG Node = 'g30_Controller:controller|y_present.C'
            Info: 3: + IC(1.626 ns) + CELL(0.542 ns) = 6.068 ns; Loc. = LCCOMB_X32_Y11_N12; Fanout = 6; COMB Node = 'ES_Set[5]~0'
            Info: 4: + IC(1.498 ns) + CELL(0.178 ns) = 7.744 ns; Loc. = LCCOMB_X22_Y11_N28; Fanout = 11; REG Node = 'ES_Set[4]'
            Info: 5: + IC(1.669 ns) + CELL(0.322 ns) = 9.735 ns; Loc. = LCCOMB_X35_Y11_N30; Fanout = 1; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|CountDone~8'
            Info: 6: + IC(1.468 ns) + CELL(0.322 ns) = 11.525 ns; Loc. = LCCOMB_X27_Y9_N2; Fanout = 1; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|CountDone~9'
            Info: 7: + IC(1.706 ns) + CELL(0.322 ns) = 13.553 ns; Loc. = LCCOMB_X12_Y11_N22; Fanout = 1; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|CountDone'
            Info: 8: + IC(1.788 ns) + CELL(0.000 ns) = 15.341 ns; Loc. = CLKCTRL_G3; Fanout = 416; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|CountDone~clkctrl'
            Info: 9: + IC(0.933 ns) + CELL(0.872 ns) = 17.146 ns; Loc. = DSPMULT_X28_Y14_N0; Fanout = 14; REG Node = 'g30_UTC_to_MTC:UTC2MTC|JDD[51]~_Duplicate_1'
            Info: Total cell delay = 4.463 ns ( 26.03 % )
            Info: Total interconnect delay = 12.683 ns ( 73.97 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.862 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 53; CLK Node = 'clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 177; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X25_Y14_N21; Fanout = 4; REG Node = 'g30_UTC_to_MTC:UTC2MTC|Ndays[11]'
            Info: Total cell delay = 1.628 ns ( 56.88 % )
            Info: Total interconnect delay = 1.234 ns ( 43.12 % )
    Info: - Micro clock to output delay of source is 0.277 ns
    Info: - Shortest register to register delay is 2.082 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y14_N21; Fanout = 4; REG Node = 'g30_UTC_to_MTC:UTC2MTC|Ndays[11]'
        Info: 2: + IC(0.895 ns) + CELL(1.187 ns) = 2.082 ns; Loc. = DSPMULT_X28_Y14_N0; Fanout = 14; REG Node = 'g30_UTC_to_MTC:UTC2MTC|JDD[51]~_Duplicate_1'
        Info: Total cell delay = 1.187 ns ( 57.01 % )
        Info: Total interconnect delay = 0.895 ns ( 42.99 % )
    Info: + Micro hold delay of destination is 0.111 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "sw4_8[4]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ES_Set[0]" and destination pin or register "g30_UTC_to_MTC:UTC2MTC|JDD[0]~_Duplicate_2" for clock "sw4_8[4]" (Hold time is 10.037 ns)
    Info: + Largest clock skew is 9.847 ns
        Info: + Longest clock path from clock "sw4_8[4]" to destination register is 14.417 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 22; CLK Node = 'sw4_8[4]'
            Info: 2: + IC(1.771 ns) + CELL(0.322 ns) = 3.119 ns; Loc. = LCCOMB_X32_Y11_N8; Fanout = 9; COMB Node = 'Y_Set[11]~0'
            Info: 3: + IC(0.899 ns) + CELL(0.178 ns) = 4.196 ns; Loc. = LCCOMB_X32_Y10_N28; Fanout = 22; REG Node = 'Y_Set[10]'
            Info: 4: + IC(2.762 ns) + CELL(0.491 ns) = 7.449 ns; Loc. = LCCOMB_X8_Y11_N22; Fanout = 1; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|YMDdone~5'
            Info: 5: + IC(1.118 ns) + CELL(0.512 ns) = 9.079 ns; Loc. = LCCOMB_X13_Y11_N10; Fanout = 1; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|YMDdone~9'
            Info: 6: + IC(0.797 ns) + CELL(0.178 ns) = 10.054 ns; Loc. = LCCOMB_X10_Y11_N18; Fanout = 3; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|YMDdone~12'
            Info: 7: + IC(0.815 ns) + CELL(0.178 ns) = 11.047 ns; Loc. = LCCOMB_X12_Y11_N22; Fanout = 1; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|CountDone'
            Info: 8: + IC(1.788 ns) + CELL(0.000 ns) = 12.835 ns; Loc. = CLKCTRL_G3; Fanout = 416; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|CountDone~clkctrl'
            Info: 9: + IC(0.980 ns) + CELL(0.602 ns) = 14.417 ns; Loc. = LCFF_X27_Y9_N5; Fanout = 1; REG Node = 'g30_UTC_to_MTC:UTC2MTC|JDD[0]~_Duplicate_2'
            Info: Total cell delay = 3.487 ns ( 24.19 % )
            Info: Total interconnect delay = 10.930 ns ( 75.81 % )
        Info: - Shortest clock path from clock "sw4_8[4]" to source register is 4.570 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 22; CLK Node = 'sw4_8[4]'
            Info: 2: + IC(1.774 ns) + CELL(0.322 ns) = 3.122 ns; Loc. = LCCOMB_X32_Y11_N12; Fanout = 6; COMB Node = 'ES_Set[5]~0'
            Info: 3: + IC(1.270 ns) + CELL(0.178 ns) = 4.570 ns; Loc. = LCCOMB_X27_Y9_N4; Fanout = 23; REG Node = 'ES_Set[0]'
            Info: Total cell delay = 1.526 ns ( 33.39 % )
            Info: Total interconnect delay = 3.044 ns ( 66.61 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 0.096 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y9_N4; Fanout = 23; REG Node = 'ES_Set[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.096 ns) = 0.096 ns; Loc. = LCFF_X27_Y9_N5; Fanout = 1; REG Node = 'g30_UTC_to_MTC:UTC2MTC|JDD[0]~_Duplicate_2'
        Info: Total cell delay = 0.096 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "sw4_8[3]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ES_Set[0]" and destination pin or register "g30_UTC_to_MTC:UTC2MTC|JDD[0]~_Duplicate_2" for clock "sw4_8[3]" (Hold time is 10.074 ns)
    Info: + Largest clock skew is 9.884 ns
        Info: + Longest clock path from clock "sw4_8[3]" to destination register is 14.514 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 16; CLK Node = 'sw4_8[3]'
            Info: 2: + IC(1.699 ns) + CELL(0.491 ns) = 3.216 ns; Loc. = LCCOMB_X32_Y11_N8; Fanout = 9; COMB Node = 'Y_Set[11]~0'
            Info: 3: + IC(0.899 ns) + CELL(0.178 ns) = 4.293 ns; Loc. = LCCOMB_X32_Y10_N28; Fanout = 22; REG Node = 'Y_Set[10]'
            Info: 4: + IC(2.762 ns) + CELL(0.491 ns) = 7.546 ns; Loc. = LCCOMB_X8_Y11_N22; Fanout = 1; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|YMDdone~5'
            Info: 5: + IC(1.118 ns) + CELL(0.512 ns) = 9.176 ns; Loc. = LCCOMB_X13_Y11_N10; Fanout = 1; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|YMDdone~9'
            Info: 6: + IC(0.797 ns) + CELL(0.178 ns) = 10.151 ns; Loc. = LCCOMB_X10_Y11_N18; Fanout = 3; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|YMDdone~12'
            Info: 7: + IC(0.815 ns) + CELL(0.178 ns) = 11.144 ns; Loc. = LCCOMB_X12_Y11_N22; Fanout = 1; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|CountDone'
            Info: 8: + IC(1.788 ns) + CELL(0.000 ns) = 12.932 ns; Loc. = CLKCTRL_G3; Fanout = 416; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|CountDone~clkctrl'
            Info: 9: + IC(0.980 ns) + CELL(0.602 ns) = 14.514 ns; Loc. = LCFF_X27_Y9_N5; Fanout = 1; REG Node = 'g30_UTC_to_MTC:UTC2MTC|JDD[0]~_Duplicate_2'
            Info: Total cell delay = 3.656 ns ( 25.19 % )
            Info: Total interconnect delay = 10.858 ns ( 74.81 % )
        Info: - Shortest clock path from clock "sw4_8[3]" to source register is 4.630 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 16; CLK Node = 'sw4_8[3]'
            Info: 2: + IC(1.698 ns) + CELL(0.458 ns) = 3.182 ns; Loc. = LCCOMB_X32_Y11_N12; Fanout = 6; COMB Node = 'ES_Set[5]~0'
            Info: 3: + IC(1.270 ns) + CELL(0.178 ns) = 4.630 ns; Loc. = LCCOMB_X27_Y9_N4; Fanout = 23; REG Node = 'ES_Set[0]'
            Info: Total cell delay = 1.662 ns ( 35.90 % )
            Info: Total interconnect delay = 2.968 ns ( 64.10 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 0.096 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y9_N4; Fanout = 23; REG Node = 'ES_Set[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.096 ns) = 0.096 ns; Loc. = LCFF_X27_Y9_N5; Fanout = 1; REG Node = 'g30_UTC_to_MTC:UTC2MTC|JDD[0]~_Duplicate_2'
        Info: Total cell delay = 0.096 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 42 non-operational path(s) clocked by clock "aReset" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "g30_UTC_to_MTC:UTC2MTC|mult[26]" and destination pin or register "g30_UTC_to_MTC:UTC2MTC|frac[26]" for clock "aReset" (Hold time is 336 ps)
    Info: + Largest clock skew is 1.158 ns
        Info: + Longest clock path from clock "aReset" to destination register is 12.977 ns
            Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 84; CLK Node = 'aReset'
            Info: 2: + IC(3.817 ns) + CELL(0.455 ns) = 5.146 ns; Loc. = LCCOMB_X8_Y11_N12; Fanout = 5; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|year_inter[8]~head_lut'
            Info: 3: + IC(0.326 ns) + CELL(0.512 ns) = 5.984 ns; Loc. = LCCOMB_X8_Y11_N22; Fanout = 1; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|YMDdone~5'
            Info: 4: + IC(1.118 ns) + CELL(0.512 ns) = 7.614 ns; Loc. = LCCOMB_X13_Y11_N10; Fanout = 1; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|YMDdone~9'
            Info: 5: + IC(0.797 ns) + CELL(0.178 ns) = 8.589 ns; Loc. = LCCOMB_X10_Y11_N18; Fanout = 3; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|YMDdone~12'
            Info: 6: + IC(0.815 ns) + CELL(0.178 ns) = 9.582 ns; Loc. = LCCOMB_X12_Y11_N22; Fanout = 1; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|CountDone'
            Info: 7: + IC(1.788 ns) + CELL(0.000 ns) = 11.370 ns; Loc. = CLKCTRL_G3; Fanout = 416; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|CountDone~clkctrl'
            Info: 8: + IC(1.429 ns) + CELL(0.178 ns) = 12.977 ns; Loc. = LCCOMB_X30_Y17_N10; Fanout = 4; REG Node = 'g30_UTC_to_MTC:UTC2MTC|frac[26]'
            Info: Total cell delay = 2.887 ns ( 22.25 % )
            Info: Total interconnect delay = 10.090 ns ( 77.75 % )
        Info: - Shortest clock path from clock "aReset" to source register is 11.819 ns
            Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 84; CLK Node = 'aReset'
            Info: 2: + IC(4.021 ns) + CELL(0.461 ns) = 5.356 ns; Loc. = LCCOMB_X11_Y11_N14; Fanout = 4; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|g30_YMD_Counter:YMDcounter|day_inter[1]~head_lut'
            Info: 3: + IC(0.493 ns) + CELL(0.512 ns) = 6.361 ns; Loc. = LCCOMB_X11_Y11_N16; Fanout = 1; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|YMDdone~10'
            Info: 4: + IC(0.558 ns) + CELL(0.512 ns) = 7.431 ns; Loc. = LCCOMB_X10_Y11_N18; Fanout = 3; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|YMDdone~12'
            Info: 5: + IC(0.815 ns) + CELL(0.178 ns) = 8.424 ns; Loc. = LCCOMB_X12_Y11_N22; Fanout = 1; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|CountDone'
            Info: 6: + IC(1.788 ns) + CELL(0.000 ns) = 10.212 ns; Loc. = CLKCTRL_G3; Fanout = 416; COMB Node = 'g30_UTC_to_MTC:UTC2MTC|CountDone~clkctrl'
            Info: 7: + IC(1.429 ns) + CELL(0.178 ns) = 11.819 ns; Loc. = LCCOMB_X30_Y17_N8; Fanout = 1; REG Node = 'g30_UTC_to_MTC:UTC2MTC|mult[26]'
            Info: Total cell delay = 2.715 ns ( 22.97 % )
            Info: Total interconnect delay = 9.104 ns ( 77.03 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 0.822 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y17_N8; Fanout = 1; REG Node = 'g30_UTC_to_MTC:UTC2MTC|mult[26]'
        Info: 2: + IC(0.301 ns) + CELL(0.521 ns) = 0.822 ns; Loc. = LCCOMB_X30_Y17_N10; Fanout = 4; REG Node = 'g30_UTC_to_MTC:UTC2MTC|frac[26]'
        Info: Total cell delay = 0.521 ns ( 63.38 % )
        Info: Total interconnect delay = 0.301 ns ( 36.62 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "LCD1[1]" (data pin = "DSTsw9", clock pin = "sw0_3[3]") is 42.339 ns
    Info: + Longest pin to register delay is 49.135 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 14; PIN Node = 'DSTsw9'
        Info: 2: + IC(2.471 ns) + CELL(0.517 ns) = 4.014 ns; Loc. = LCCOMB_X26_Y8_N20; Fanout = 2; COMB Node = 'g30_setTimeDate_modifier:setTimeModifier|Add12~1'
        Info: 3: + IC(0.000 ns) + CELL(0.458 ns) = 4.472 ns; Loc. = LCCOMB_X26_Y8_N22; Fanout = 2; COMB Node = 'g30_setTimeDate_modifier:setTimeModifier|Add12~2'
        Info: 4: + IC(1.135 ns) + CELL(0.517 ns) = 6.124 ns; Loc. = LCCOMB_X30_Y8_N12; Fanout = 2; COMB Node = 'g30_setTimeDate_modifier:setTimeModifier|Add14~3'
        Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 6.582 ns; Loc. = LCCOMB_X30_Y8_N14; Fanout = 4; COMB Node = 'g30_setTimeDate_modifier:setTimeModifier|Add14~4'
        Info: 6: + IC(0.899 ns) + CELL(0.322 ns) = 7.803 ns; Loc. = LCCOMB_X30_Y9_N26; Fanout = 2; COMB Node = 'g30_setTimeDate_modifier:setTimeModifier|LessThan2~0'
        Info: 7: + IC(0.308 ns) + CELL(0.177 ns) = 8.288 ns; Loc. = LCCOMB_X30_Y9_N8; Fanout = 2; COMB Node = 'g30_setTimeDate_modifier:setTimeModifier|EYears[0]~2'
        Info: 8: + IC(0.541 ns) + CELL(0.178 ns) = 9.007 ns; Loc. = LCCOMB_X30_Y9_N2; Fanout = 6; COMB Node = 'g30_setTimeDate_modifier:setTimeModifier|EYears[0]~3'
        Info: 9: + IC(0.901 ns) + CELL(0.178 ns) = 10.086 ns; Loc. = LCCOMB_X31_Y10_N22; Fanout = 2; COMB Node = 'g30_setTimeDate_modifier:setTimeModifier|EMonths[0]~4'
        Info: 10: + IC(0.297 ns) + CELL(0.178 ns) = 10.561 ns; Loc. = LCCOMB_X31_Y10_N28; Fanout = 17; COMB Node = 'g30_YMD_Counter:EarthYMD|month_inter[0]~head_lut'
        Info: 11: + IC(0.906 ns) + CELL(0.322 ns) = 11.789 ns; Loc. = LCCOMB_X30_Y9_N16; Fanout = 6; COMB Node = 'g30_YMD_Counter:EarthYMD|Equal9~0'
        Info: 12: + IC(0.883 ns) + CELL(0.495 ns) = 13.167 ns; Loc. = LCCOMB_X29_Y10_N2; Fanout = 2; COMB Node = 'g30_timezone_DST_modifier:ETDmodifier|Add2~1'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 13.247 ns; Loc. = LCCOMB_X29_Y10_N4; Fanout = 2; COMB Node = 'g30_timezone_DST_modifier:ETDmodifier|Add2~3'
        Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 13.327 ns; Loc. = LCCOMB_X29_Y10_N6; Fanout = 2; COMB Node = 'g30_timezone_DST_modifier:ETDmodifier|Add2~5'
        Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 13.407 ns; Loc. = LCCOMB_X29_Y10_N8; Fanout = 2; COMB Node = 'g30_timezone_DST_modifier:ETDmodifier|Add2~7'
        Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 13.487 ns; Loc. = LCCOMB_X29_Y10_N10; Fanout = 2; COMB Node = 'g30_timezone_DST_modifier:ETDmodifier|Add2~9'
        Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 13.567 ns; Loc. = LCCOMB_X29_Y10_N12; Fanout = 2; COMB Node = 'g30_timezone_DST_modifier:ETDmodifier|Add2~11'
        Info: 18: + IC(0.000 ns) + CELL(0.174 ns) = 13.741 ns; Loc. = LCCOMB_X29_Y10_N14; Fanout = 2; COMB Node = 'g30_timezone_DST_modifier:ETDmodifier|Add2~13'
        Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 13.821 ns; Loc. = LCCOMB_X29_Y10_N16; Fanout = 2; COMB Node = 'g30_timezone_DST_modifier:ETDmodifier|Add2~15'
        Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 13.901 ns; Loc. = LCCOMB_X29_Y10_N18; Fanout = 2; COMB Node = 'g30_timezone_DST_modifier:ETDmodifier|Add2~17'
        Info: 21: + IC(0.000 ns) + CELL(0.458 ns) = 14.359 ns; Loc. = LCCOMB_X29_Y10_N20; Fanout = 1; COMB Node = 'g30_timezone_DST_modifier:ETDmodifier|Add2~18'
        Info: 22: + IC(0.533 ns) + CELL(0.178 ns) = 15.070 ns; Loc. = LCCOMB_X29_Y10_N28; Fanout = 1; COMB Node = 'g30_timezone_DST_modifier:ETDmodifier|EYears[9]~12'
        Info: 23: + IC(0.537 ns) + CELL(0.322 ns) = 15.929 ns; Loc. = LCCOMB_X29_Y10_N30; Fanout = 16; COMB Node = 'g30_timezone_DST_modifier:ETDmodifier|EYears[9]~13'
        Info: 24: + IC(0.831 ns) + CELL(0.517 ns) = 17.277 ns; Loc. = LCCOMB_X25_Y10_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_3_result_int[1]~1'
        Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 17.357 ns; Loc. = LCCOMB_X25_Y10_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_3_result_int[2]~3'
        Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 17.437 ns; Loc. = LCCOMB_X25_Y10_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_3_result_int[3]~5'
        Info: 27: + IC(0.000 ns) + CELL(0.458 ns) = 17.895 ns; Loc. = LCCOMB_X25_Y10_N28; Fanout = 11; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_3_result_int[4]~6'
        Info: 28: + IC(0.636 ns) + CELL(0.177 ns) = 18.708 ns; Loc. = LCCOMB_X24_Y10_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[36]~133'
        Info: 29: + IC(0.319 ns) + CELL(0.517 ns) = 19.544 ns; Loc. = LCCOMB_X24_Y10_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_4_result_int[1]~1'
        Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 19.624 ns; Loc. = LCCOMB_X24_Y10_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_4_result_int[2]~3'
        Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 19.704 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_4_result_int[3]~5'
        Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 19.784 ns; Loc. = LCCOMB_X24_Y10_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_4_result_int[4]~7'
        Info: 33: + IC(0.000 ns) + CELL(0.458 ns) = 20.242 ns; Loc. = LCCOMB_X24_Y10_N30; Fanout = 14; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_4_result_int[5]~8'
        Info: 34: + IC(0.849 ns) + CELL(0.178 ns) = 21.269 ns; Loc. = LCCOMB_X20_Y10_N6; Fanout = 3; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[52]~242'
        Info: 35: + IC(0.808 ns) + CELL(0.495 ns) = 22.572 ns; Loc. = LCCOMB_X23_Y10_N10; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_5_result_int[5]~9'
        Info: 36: + IC(0.000 ns) + CELL(0.458 ns) = 23.030 ns; Loc. = LCCOMB_X23_Y10_N12; Fanout = 17; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_5_result_int[6]~10'
        Info: 37: + IC(0.873 ns) + CELL(0.178 ns) = 24.081 ns; Loc. = LCCOMB_X20_Y10_N28; Fanout = 3; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[65]~207'
        Info: 38: + IC(0.834 ns) + CELL(0.517 ns) = 25.432 ns; Loc. = LCCOMB_X22_Y10_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[6]~11'
        Info: 39: + IC(0.000 ns) + CELL(0.458 ns) = 25.890 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 20; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[7]~12'
        Info: 40: + IC(1.188 ns) + CELL(0.178 ns) = 27.256 ns; Loc. = LCCOMB_X20_Y11_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[73]~154'
        Info: 41: + IC(0.780 ns) + CELL(0.495 ns) = 28.531 ns; Loc. = LCCOMB_X21_Y10_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[2]~3'
        Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 28.611 ns; Loc. = LCCOMB_X21_Y10_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[3]~5'
        Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 28.691 ns; Loc. = LCCOMB_X21_Y10_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[4]~7'
        Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 28.771 ns; Loc. = LCCOMB_X21_Y10_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[5]~9'
        Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 28.851 ns; Loc. = LCCOMB_X21_Y10_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[6]~11'
        Info: 46: + IC(0.000 ns) + CELL(0.174 ns) = 29.025 ns; Loc. = LCCOMB_X21_Y10_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[7]~13'
        Info: 47: + IC(0.000 ns) + CELL(0.458 ns) = 29.483 ns; Loc. = LCCOMB_X21_Y10_N16; Fanout = 23; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[8]~14'
        Info: 48: + IC(0.930 ns) + CELL(0.177 ns) = 30.590 ns; Loc. = LCCOMB_X20_Y11_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[86]~163'
        Info: 49: + IC(0.884 ns) + CELL(0.517 ns) = 31.991 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[3]~5'
        Info: 50: + IC(0.000 ns) + CELL(0.174 ns) = 32.165 ns; Loc. = LCCOMB_X19_Y10_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[4]~7'
        Info: 51: + IC(0.000 ns) + CELL(0.080 ns) = 32.245 ns; Loc. = LCCOMB_X19_Y10_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[5]~9'
        Info: 52: + IC(0.000 ns) + CELL(0.080 ns) = 32.325 ns; Loc. = LCCOMB_X19_Y10_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[6]~11'
        Info: 53: + IC(0.000 ns) + CELL(0.080 ns) = 32.405 ns; Loc. = LCCOMB_X19_Y10_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[7]~13'
        Info: 54: + IC(0.000 ns) + CELL(0.080 ns) = 32.485 ns; Loc. = LCCOMB_X19_Y10_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[8]~15'
        Info: 55: + IC(0.000 ns) + CELL(0.458 ns) = 32.943 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 26; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[9]~16'
        Info: 56: + IC(0.939 ns) + CELL(0.319 ns) = 34.201 ns; Loc. = LCCOMB_X18_Y9_N24; Fanout = 3; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[97]~175'
        Info: 57: + IC(1.164 ns) + CELL(0.517 ns) = 35.882 ns; Loc. = LCCOMB_X19_Y11_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[2]~3'
        Info: 58: + IC(0.000 ns) + CELL(0.174 ns) = 36.056 ns; Loc. = LCCOMB_X19_Y11_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[3]~5'
        Info: 59: + IC(0.000 ns) + CELL(0.080 ns) = 36.136 ns; Loc. = LCCOMB_X19_Y11_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[4]~7'
        Info: 60: + IC(0.000 ns) + CELL(0.080 ns) = 36.216 ns; Loc. = LCCOMB_X19_Y11_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[5]~9'
        Info: 61: + IC(0.000 ns) + CELL(0.080 ns) = 36.296 ns; Loc. = LCCOMB_X19_Y11_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[6]~11'
        Info: 62: + IC(0.000 ns) + CELL(0.080 ns) = 36.376 ns; Loc. = LCCOMB_X19_Y11_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[7]~13'
        Info: 63: + IC(0.000 ns) + CELL(0.080 ns) = 36.456 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[8]~15'
        Info: 64: + IC(0.000 ns) + CELL(0.080 ns) = 36.536 ns; Loc. = LCCOMB_X19_Y11_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[9]~17'
        Info: 65: + IC(0.000 ns) + CELL(0.458 ns) = 36.994 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 29; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[10]~18'
        Info: 66: + IC(0.951 ns) + CELL(0.322 ns) = 38.267 ns; Loc. = LCCOMB_X20_Y10_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[108]~189'
        Info: 67: + IC(0.882 ns) + CELL(0.495 ns) = 39.644 ns; Loc. = LCCOMB_X19_Y9_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[1]~1'
        Info: 68: + IC(0.000 ns) + CELL(0.080 ns) = 39.724 ns; Loc. = LCCOMB_X19_Y9_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[2]~3'
        Info: 69: + IC(0.000 ns) + CELL(0.080 ns) = 39.804 ns; Loc. = LCCOMB_X19_Y9_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[3]~5'
        Info: 70: + IC(0.000 ns) + CELL(0.080 ns) = 39.884 ns; Loc. = LCCOMB_X19_Y9_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[4]~7'
        Info: 71: + IC(0.000 ns) + CELL(0.080 ns) = 39.964 ns; Loc. = LCCOMB_X19_Y9_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[5]~9'
        Info: 72: + IC(0.000 ns) + CELL(0.174 ns) = 40.138 ns; Loc. = LCCOMB_X19_Y9_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[6]~11'
        Info: 73: + IC(0.000 ns) + CELL(0.080 ns) = 40.218 ns; Loc. = LCCOMB_X19_Y9_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[7]~13'
        Info: 74: + IC(0.000 ns) + CELL(0.080 ns) = 40.298 ns; Loc. = LCCOMB_X19_Y9_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[8]~15'
        Info: 75: + IC(0.000 ns) + CELL(0.080 ns) = 40.378 ns; Loc. = LCCOMB_X19_Y9_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[9]~17'
        Info: 76: + IC(0.000 ns) + CELL(0.080 ns) = 40.458 ns; Loc. = LCCOMB_X19_Y9_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[10]~19'
        Info: 77: + IC(0.000 ns) + CELL(0.458 ns) = 40.916 ns; Loc. = LCCOMB_X19_Y9_N24; Fanout = 22; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[11]~20'
        Info: 78: + IC(1.200 ns) + CELL(0.177 ns) = 42.293 ns; Loc. = LCCOMB_X18_Y10_N18; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[124]~199'
        Info: 79: + IC(1.150 ns) + CELL(0.495 ns) = 43.938 ns; Loc. = LCCOMB_X20_Y9_N12; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[5]~9'
        Info: 80: + IC(0.000 ns) + CELL(0.174 ns) = 44.112 ns; Loc. = LCCOMB_X20_Y9_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[6]~11'
        Info: 81: + IC(0.000 ns) + CELL(0.080 ns) = 44.192 ns; Loc. = LCCOMB_X20_Y9_N16; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[7]~13'
        Info: 82: + IC(0.000 ns) + CELL(0.080 ns) = 44.272 ns; Loc. = LCCOMB_X20_Y9_N18; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[8]~15'
        Info: 83: + IC(0.000 ns) + CELL(0.080 ns) = 44.352 ns; Loc. = LCCOMB_X20_Y9_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[9]~17'
        Info: 84: + IC(0.000 ns) + CELL(0.080 ns) = 44.432 ns; Loc. = LCCOMB_X20_Y9_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[10]~19'
        Info: 85: + IC(0.000 ns) + CELL(0.080 ns) = 44.512 ns; Loc. = LCCOMB_X20_Y9_N24; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[11]~21'
        Info: 86: + IC(0.000 ns) + CELL(0.458 ns) = 44.970 ns; Loc. = LCCOMB_X20_Y9_N26; Fanout = 3; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[12]~22'
        Info: 87: + IC(0.308 ns) + CELL(0.178 ns) = 45.456 ns; Loc. = LCCOMB_X20_Y9_N0; Fanout = 1; COMB Node = 'lpm_divide:Mod8|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[133]~204'
        Info: 88: + IC(1.143 ns) + CELL(0.178 ns) = 46.777 ns; Loc. = LCCOMB_X24_Y8_N12; Fanout = 1; COMB Node = 'LCD1[1]~12'
        Info: 89: + IC(0.289 ns) + CELL(0.178 ns) = 47.244 ns; Loc. = LCCOMB_X24_Y8_N6; Fanout = 1; COMB Node = 'LCD1[1]~13'
        Info: 90: + IC(0.292 ns) + CELL(0.178 ns) = 47.714 ns; Loc. = LCCOMB_X24_Y8_N18; Fanout = 1; COMB Node = 'LCD1[1]~14'
        Info: 91: + IC(0.295 ns) + CELL(0.178 ns) = 48.187 ns; Loc. = LCCOMB_X24_Y8_N30; Fanout = 1; COMB Node = 'LCD1[1]~18'
        Info: 92: + IC(0.295 ns) + CELL(0.178 ns) = 48.660 ns; Loc. = LCCOMB_X24_Y8_N0; Fanout = 1; COMB Node = 'LCD1[1]~19'
        Info: 93: + IC(0.297 ns) + CELL(0.178 ns) = 49.135 ns; Loc. = LCCOMB_X24_Y8_N26; Fanout = 8; REG Node = 'LCD1[1]'
        Info: Total cell delay = 21.587 ns ( 43.93 % )
        Info: Total interconnect delay = 27.548 ns ( 56.07 % )
    Info: + Micro setup delay of destination is 1.146 ns
    Info: - Shortest clock path from clock "sw0_3[3]" to destination register is 7.942 ns
        Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_V12; Fanout = 48; CLK Node = 'sw0_3[3]'
        Info: 2: + IC(1.306 ns) + CELL(0.542 ns) = 2.854 ns; Loc. = LCCOMB_X23_Y13_N8; Fanout = 1; COMB Node = 'LCD1[2]~7'
        Info: 3: + IC(1.555 ns) + CELL(0.322 ns) = 4.731 ns; Loc. = LCCOMB_X25_Y7_N14; Fanout = 1; COMB Node = 'LCD1[3]~9'
        Info: 4: + IC(1.530 ns) + CELL(0.000 ns) = 6.261 ns; Loc. = CLKCTRL_G13; Fanout = 15; COMB Node = 'LCD1[3]~9clkctrl'
        Info: 5: + IC(1.362 ns) + CELL(0.319 ns) = 7.942 ns; Loc. = LCCOMB_X24_Y8_N26; Fanout = 8; REG Node = 'LCD1[1]'
        Info: Total cell delay = 2.189 ns ( 27.56 % )
        Info: Total interconnect delay = 5.753 ns ( 72.44 % )
Info: tco from clock "clock" to destination pin "segment2[5]" through register "LCD3[1]" is 28.480 ns
    Info: + Longest clock path from clock "clock" to source register is 16.209 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 53; CLK Node = 'clock'
        Info: 2: + IC(1.699 ns) + CELL(0.879 ns) = 3.604 ns; Loc. = LCFF_X31_Y10_N15; Fanout = 16; REG Node = 'g30_Controller:controller|y_present.D'
        Info: 3: + IC(4.666 ns) + CELL(0.516 ns) = 8.786 ns; Loc. = LCCOMB_X32_Y11_N30; Fanout = 1; COMB Node = 'LCD1[2]~8'
        Info: 4: + IC(3.806 ns) + CELL(0.545 ns) = 13.137 ns; Loc. = LCCOMB_X25_Y7_N14; Fanout = 1; COMB Node = 'LCD1[3]~9'
        Info: 5: + IC(1.530 ns) + CELL(0.000 ns) = 14.667 ns; Loc. = CLKCTRL_G13; Fanout = 15; COMB Node = 'LCD1[3]~9clkctrl'
        Info: 6: + IC(1.364 ns) + CELL(0.178 ns) = 16.209 ns; Loc. = LCCOMB_X7_Y11_N22; Fanout = 11; REG Node = 'LCD3[1]'
        Info: Total cell delay = 3.144 ns ( 19.40 % )
        Info: Total interconnect delay = 13.065 ns ( 80.60 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 12.271 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X7_Y11_N22; Fanout = 11; REG Node = 'LCD3[1]'
        Info: 2: + IC(1.763 ns) + CELL(0.455 ns) = 2.218 ns; Loc. = LCCOMB_X16_Y7_N26; Fanout = 2; COMB Node = 'g30_7_segment_decoder:Lcdseg3|Mux0~0'
        Info: 3: + IC(1.729 ns) + CELL(0.178 ns) = 4.125 ns; Loc. = LCCOMB_X7_Y11_N8; Fanout = 6; COMB Node = 'g30_7_segment_decoder:Lcdseg3|Mux0~1'
        Info: 4: + IC(1.543 ns) + CELL(0.178 ns) = 5.846 ns; Loc. = LCCOMB_X15_Y13_N8; Fanout = 1; COMB Node = 'g30_7_segment_decoder:Lcdseg2|Mux2~0'
        Info: 5: + IC(0.311 ns) + CELL(0.521 ns) = 6.678 ns; Loc. = LCCOMB_X15_Y13_N2; Fanout = 1; COMB Node = 'g30_7_segment_decoder:Lcdseg2|Mux2~1'
        Info: 6: + IC(2.733 ns) + CELL(2.860 ns) = 12.271 ns; Loc. = PIN_D2; Fanout = 0; PIN Node = 'segment2[5]'
        Info: Total cell delay = 4.192 ns ( 34.16 % )
        Info: Total interconnect delay = 8.079 ns ( 65.84 % )
Info: th for register "LCD1[0]" (data pin = "sw4_8[0]", clock pin = "clock") is 12.800 ns
    Info: + Longest clock path from clock "clock" to destination register is 16.207 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 53; CLK Node = 'clock'
        Info: 2: + IC(1.699 ns) + CELL(0.879 ns) = 3.604 ns; Loc. = LCFF_X31_Y10_N15; Fanout = 16; REG Node = 'g30_Controller:controller|y_present.D'
        Info: 3: + IC(4.666 ns) + CELL(0.516 ns) = 8.786 ns; Loc. = LCCOMB_X32_Y11_N30; Fanout = 1; COMB Node = 'LCD1[2]~8'
        Info: 4: + IC(3.806 ns) + CELL(0.545 ns) = 13.137 ns; Loc. = LCCOMB_X25_Y7_N14; Fanout = 1; COMB Node = 'LCD1[3]~9'
        Info: 5: + IC(1.530 ns) + CELL(0.000 ns) = 14.667 ns; Loc. = CLKCTRL_G13; Fanout = 15; COMB Node = 'LCD1[3]~9clkctrl'
        Info: 6: + IC(1.362 ns) + CELL(0.178 ns) = 16.207 ns; Loc. = LCCOMB_X25_Y7_N18; Fanout = 8; REG Node = 'LCD1[0]'
        Info: Total cell delay = 3.144 ns ( 19.40 % )
        Info: Total interconnect delay = 13.063 ns ( 80.60 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 3.407 ns
        Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_W12; Fanout = 52; PIN Node = 'sw4_8[0]'
        Info: 2: + IC(1.596 ns) + CELL(0.178 ns) = 2.780 ns; Loc. = LCCOMB_X25_Y7_N8; Fanout = 1; COMB Node = 'LCD1[0]~6'
        Info: 3: + IC(0.308 ns) + CELL(0.319 ns) = 3.407 ns; Loc. = LCCOMB_X25_Y7_N18; Fanout = 8; REG Node = 'LCD1[0]'
        Info: Total cell delay = 1.503 ns ( 44.12 % )
        Info: Total interconnect delay = 1.904 ns ( 55.88 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 407 warnings
    Info: Peak virtual memory: 256 megabytes
    Info: Processing ended: Fri Apr 11 19:02:10 2014
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:03


