<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

</twCmdLine><twDesign>mojo_top_0_routed.ncd</twDesign><twDesignPath>mojo_top_0_routed.ncd</twDesignPath><twPCF>mojo_top_0.pcf</twPCF><twPcfPath>mojo_top_0.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="clkgen/dcm_sp_inst/CLKIN" logResource="clkgen/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clkgen/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="clkgen/dcm_sp_inst/CLKIN" logResource="clkgen/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clkgen/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmper_CLKIN" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="clkgen/dcm_sp_inst/CLKIN" logResource="clkgen/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clkgen/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="clkgen/dcm_sp_inst/CLK0" logResource="clkgen/dcm_sp_inst/CLK0" locationPin="DCM_X0Y1.CLK0" clockNet="clkgen/clk0"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tdcmper_CLKDV" slack="33.980" period="40.000" constraintValue="40.000" deviceLimit="6.020" freqLimit="166.113" physResource="clkgen/dcm_sp_inst/CLKDV" logResource="clkgen/dcm_sp_inst/CLKDV" locationPin="DCM_X0Y1.CLKDV" clockNet="clkgen/clkdv"/><twPinLimit anchorID="12" type="MAXPERIOD" name="Tdcmper_CLKIN" slack="180.000" period="20.000" constraintValue="20.000" deviceLimit="200.000" freqLimit="5.000" physResource="clkgen/dcm_sp_inst/CLKIN" logResource="clkgen/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clkgen/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="13" type="MAXPERIOD" name="Tdcmper_CLKOUT" slack="180.000" period="20.000" constraintValue="20.000" deviceLimit="200.000" freqLimit="5.000" physResource="clkgen/dcm_sp_inst/CLK0" logResource="clkgen/dcm_sp_inst/CLK0" locationPin="DCM_X0Y1.CLK0" clockNet="clkgen/clk0"/><twPinLimit anchorID="14" type="MAXPERIOD" name="Tdcmper_CLKDV" slack="3160.000" period="40.000" constraintValue="40.000" deviceLimit="3200.000" freqLimit="0.313" physResource="clkgen/dcm_sp_inst/CLKDV" logResource="clkgen/dcm_sp_inst/CLKDV" locationPin="DCM_X0Y1.CLKDV" clockNet="clkgen/clkdv"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_clkgen_clkdv = PERIOD TIMEGRP &quot;clkgen_clkdv&quot; TS_clk / 2 HIGH 50%;</twConstName><twItemCnt>1233329</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3278</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>18.611</twMinPer></twConstHead><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.389</twSlack><twSrc BELType="FF">snake/M_ram_write_counter_q_1</twSrc><twDest BELType="DSP">snake/Maddsub_n3983</twDest><twTotPathDel>18.426</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_ram_write_counter_q_1</twSrc><twDest BELType='DSP'>snake/Maddsub_n3983</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X15Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_ram_write_counter_q[1]</twComp><twBEL>snake/M_ram_write_counter_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y19.B5</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">2.290</twDelInfo><twComp>snake/M_ram_write_counter_q[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/mul_a_5</twComp><twBEL>snake/Sh18722</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>snake/Sh18722</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>snake/N128</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>snake/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.M5</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.883</twDelInfo><twComp>snake/alu/n0023[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1361</twComp><twBEL>snake/alu/Mmux_alu312</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>snake/alu/Mmux_alu310</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu314</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>snake/alu/Mmux_alu312</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[1]</twComp><twBEL>snake/alu/Mmux_alu315</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>snake/M_alu_alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_head_address_q[2]</twComp><twBEL>snake/M_head_address_d&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.C0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>snake/M_head_address_d[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3983</twComp><twBEL>snake/Maddsub_n3983</twBEL></twPathDel><twLogDel>6.200</twLogDel><twRouteDel>12.226</twRouteDel><twTotDel>18.426</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.571</twSlack><twSrc BELType="FF">snake/M_ram_write_counter_q_1</twSrc><twDest BELType="DSP">snake/Maddsub_n3983</twDest><twTotPathDel>18.244</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_ram_write_counter_q_1</twSrc><twDest BELType='DSP'>snake/Maddsub_n3983</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X15Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_ram_write_counter_q[1]</twComp><twBEL>snake/M_ram_write_counter_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y19.B5</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">2.290</twDelInfo><twComp>snake/M_ram_write_counter_q[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/mul_a_5</twComp><twBEL>snake/Sh18722</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>snake/Sh18722</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>snake/N128</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>snake/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.M9</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.701</twDelInfo><twComp>snake/alu/n0023[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1361</twComp><twBEL>snake/alu/Mmux_alu312</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>snake/alu/Mmux_alu310</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu314</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>snake/alu/Mmux_alu312</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[1]</twComp><twBEL>snake/alu/Mmux_alu315</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>snake/M_alu_alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_head_address_q[2]</twComp><twBEL>snake/M_head_address_d&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.C0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>snake/M_head_address_d[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3983</twComp><twBEL>snake/Maddsub_n3983</twBEL></twPathDel><twLogDel>6.200</twLogDel><twRouteDel>12.044</twRouteDel><twTotDel>18.244</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.594</twSlack><twSrc BELType="FF">snake/M_state_q_FSM_FFd7</twSrc><twDest BELType="DSP">snake/Maddsub_n3983</twDest><twTotPathDel>18.211</twTotPathDel><twClkSkew dest = "0.321" src = "0.331">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_state_q_FSM_FFd7</twSrc><twDest BELType='DSP'>snake/Maddsub_n3983</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X11Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_state_q_FSM_FFd8</twComp><twBEL>snake/M_state_q_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.C3</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.818</twDelInfo><twComp>snake/M_state_q_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/N34</twComp><twBEL>snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o41</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>snake/M_alu_b[1]</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut</twBEL><twBEL>snake/M_alu_b&lt;1&gt;LogicTrst1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y29.C3</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>snake/M_alu_alufn[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>snake/dividend_4</twComp><twBEL>snake/M_alu_a&lt;4&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.556</twDelInfo><twComp>snake/M_alu_a[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.M5</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.883</twDelInfo><twComp>snake/alu/n0023[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1361</twComp><twBEL>snake/alu/Mmux_alu312</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>snake/alu/Mmux_alu310</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu314</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>snake/alu/Mmux_alu312</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[1]</twComp><twBEL>snake/alu/Mmux_alu315</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>snake/M_alu_alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_head_address_q[2]</twComp><twBEL>snake/M_head_address_d&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.C0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>snake/M_head_address_d[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3983</twComp><twBEL>snake/Maddsub_n3983</twBEL></twPathDel><twLogDel>6.403</twLogDel><twRouteDel>11.808</twRouteDel><twTotDel>18.211</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.623</twSlack><twSrc BELType="FF">snake/M_state_q_FSM_FFd7</twSrc><twDest BELType="DSP">snake/Maddsub_n3983</twDest><twTotPathDel>18.182</twTotPathDel><twClkSkew dest = "0.321" src = "0.331">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_state_q_FSM_FFd7</twSrc><twDest BELType='DSP'>snake/Maddsub_n3983</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X11Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_state_q_FSM_FFd8</twComp><twBEL>snake/M_state_q_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.C3</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.818</twDelInfo><twComp>snake/M_state_q_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/N34</twComp><twBEL>snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o41</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>snake/M_alu_b[1]</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut</twBEL><twBEL>snake/M_alu_b&lt;1&gt;LogicTrst1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y19.C1</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">1.860</twDelInfo><twComp>snake/M_alu_alufn[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N142</twComp><twBEL>snake/M_alu_a&lt;2&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>snake/M_alu_a[2]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.M5</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.883</twDelInfo><twComp>snake/alu/n0023[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1361</twComp><twBEL>snake/alu/Mmux_alu312</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>snake/alu/Mmux_alu310</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu314</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>snake/alu/Mmux_alu312</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[1]</twComp><twBEL>snake/alu/Mmux_alu315</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>snake/M_alu_alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_head_address_q[2]</twComp><twBEL>snake/M_head_address_d&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.C0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>snake/M_head_address_d[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3983</twComp><twBEL>snake/Maddsub_n3983</twBEL></twPathDel><twLogDel>6.407</twLogDel><twRouteDel>11.775</twRouteDel><twTotDel>18.182</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.644</twSlack><twSrc BELType="FF">snake/M_state_q_FSM_FFd7</twSrc><twDest BELType="DSP">snake/Maddsub_n3983</twDest><twTotPathDel>18.161</twTotPathDel><twClkSkew dest = "0.321" src = "0.331">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_state_q_FSM_FFd7</twSrc><twDest BELType='DSP'>snake/Maddsub_n3983</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X11Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_state_q_FSM_FFd8</twComp><twBEL>snake/M_state_q_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.C3</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.818</twDelInfo><twComp>snake/M_state_q_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/N34</twComp><twBEL>snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o41</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>snake/M_alu_b[1]</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut</twBEL><twBEL>snake/M_alu_b&lt;1&gt;LogicTrst1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>snake/M_alu_alufn[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/alu/Mmux_alu24</twComp><twBEL>snake/M_alu_a&lt;6&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.B6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.421</twDelInfo><twComp>snake/M_alu_a[6]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.M5</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.883</twDelInfo><twComp>snake/alu/n0023[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1361</twComp><twBEL>snake/alu/Mmux_alu312</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>snake/alu/Mmux_alu310</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu314</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>snake/alu/Mmux_alu312</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[1]</twComp><twBEL>snake/alu/Mmux_alu315</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>snake/M_alu_alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_head_address_q[2]</twComp><twBEL>snake/M_head_address_d&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.C0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>snake/M_head_address_d[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3983</twComp><twBEL>snake/Maddsub_n3983</twBEL></twPathDel><twLogDel>6.402</twLogDel><twRouteDel>11.759</twRouteDel><twTotDel>18.161</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.776</twSlack><twSrc BELType="FF">snake/M_state_q_FSM_FFd7</twSrc><twDest BELType="DSP">snake/Maddsub_n3983</twDest><twTotPathDel>18.029</twTotPathDel><twClkSkew dest = "0.321" src = "0.331">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_state_q_FSM_FFd7</twSrc><twDest BELType='DSP'>snake/Maddsub_n3983</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X11Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_state_q_FSM_FFd8</twComp><twBEL>snake/M_state_q_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.C3</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.818</twDelInfo><twComp>snake/M_state_q_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/N34</twComp><twBEL>snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o41</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>snake/M_alu_b[1]</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut</twBEL><twBEL>snake/M_alu_b&lt;1&gt;LogicTrst1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y29.C3</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>snake/M_alu_alufn[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>snake/dividend_4</twComp><twBEL>snake/M_alu_a&lt;4&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.556</twDelInfo><twComp>snake/M_alu_a[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.M9</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.701</twDelInfo><twComp>snake/alu/n0023[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1361</twComp><twBEL>snake/alu/Mmux_alu312</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>snake/alu/Mmux_alu310</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu314</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>snake/alu/Mmux_alu312</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[1]</twComp><twBEL>snake/alu/Mmux_alu315</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>snake/M_alu_alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_head_address_q[2]</twComp><twBEL>snake/M_head_address_d&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.C0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>snake/M_head_address_d[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3983</twComp><twBEL>snake/Maddsub_n3983</twBEL></twPathDel><twLogDel>6.403</twLogDel><twRouteDel>11.626</twRouteDel><twTotDel>18.029</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.790</twSlack><twSrc BELType="FF">snake/M_vram_temp_reg_q_63</twSrc><twDest BELType="DSP">snake/Maddsub_n3983</twDest><twTotPathDel>18.025</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_vram_temp_reg_q_63</twSrc><twDest BELType='DSP'>snake/Maddsub_n3983</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X17Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X17Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_vram_temp_reg_q[63]</twComp><twBEL>snake/M_vram_temp_reg_q_63</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y19.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.889</twDelInfo><twComp>snake/M_vram_temp_reg_q[63]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/mul_a_5</twComp><twBEL>snake/Sh18722</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>snake/Sh18722</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>snake/N128</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>snake/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.M5</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.883</twDelInfo><twComp>snake/alu/n0023[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1361</twComp><twBEL>snake/alu/Mmux_alu312</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>snake/alu/Mmux_alu310</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu314</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>snake/alu/Mmux_alu312</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[1]</twComp><twBEL>snake/alu/Mmux_alu315</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>snake/M_alu_alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_head_address_q[2]</twComp><twBEL>snake/M_head_address_d&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.C0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>snake/M_head_address_d[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3983</twComp><twBEL>snake/Maddsub_n3983</twBEL></twPathDel><twLogDel>6.200</twLogDel><twRouteDel>11.825</twRouteDel><twTotDel>18.025</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.805</twSlack><twSrc BELType="FF">snake/M_state_q_FSM_FFd7</twSrc><twDest BELType="DSP">snake/Maddsub_n3983</twDest><twTotPathDel>18.000</twTotPathDel><twClkSkew dest = "0.321" src = "0.331">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_state_q_FSM_FFd7</twSrc><twDest BELType='DSP'>snake/Maddsub_n3983</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X11Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_state_q_FSM_FFd8</twComp><twBEL>snake/M_state_q_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.C3</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.818</twDelInfo><twComp>snake/M_state_q_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/N34</twComp><twBEL>snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o41</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>snake/M_alu_b[1]</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut</twBEL><twBEL>snake/M_alu_b&lt;1&gt;LogicTrst1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y19.C1</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">1.860</twDelInfo><twComp>snake/M_alu_alufn[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N142</twComp><twBEL>snake/M_alu_a&lt;2&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>snake/M_alu_a[2]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.M9</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.701</twDelInfo><twComp>snake/alu/n0023[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1361</twComp><twBEL>snake/alu/Mmux_alu312</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>snake/alu/Mmux_alu310</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu314</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>snake/alu/Mmux_alu312</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[1]</twComp><twBEL>snake/alu/Mmux_alu315</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>snake/M_alu_alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_head_address_q[2]</twComp><twBEL>snake/M_head_address_d&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.C0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>snake/M_head_address_d[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3983</twComp><twBEL>snake/Maddsub_n3983</twBEL></twPathDel><twLogDel>6.407</twLogDel><twRouteDel>11.593</twRouteDel><twTotDel>18.000</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.808</twSlack><twSrc BELType="FF">snake/M_state_q_FSM_FFd7</twSrc><twDest BELType="DSP">snake/Maddsub_n3983</twDest><twTotPathDel>17.997</twTotPathDel><twClkSkew dest = "0.321" src = "0.331">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_state_q_FSM_FFd7</twSrc><twDest BELType='DSP'>snake/Maddsub_n3983</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X11Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_state_q_FSM_FFd8</twComp><twBEL>snake/M_state_q_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.C3</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.818</twDelInfo><twComp>snake/M_state_q_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/N34</twComp><twBEL>snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o41</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>snake/M_alu_b[1]</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut</twBEL><twBEL>snake/M_alu_b&lt;1&gt;LogicTrst1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>snake/M_alu_alufn[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>snake/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.M5</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.883</twDelInfo><twComp>snake/alu/n0023[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1361</twComp><twBEL>snake/alu/Mmux_alu312</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>snake/alu/Mmux_alu310</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu314</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>snake/alu/Mmux_alu312</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[1]</twComp><twBEL>snake/alu/Mmux_alu315</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>snake/M_alu_alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_head_address_q[2]</twComp><twBEL>snake/M_head_address_d&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.C0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>snake/M_head_address_d[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3983</twComp><twBEL>snake/Maddsub_n3983</twBEL></twPathDel><twLogDel>6.402</twLogDel><twRouteDel>11.595</twRouteDel><twTotDel>17.997</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.816</twSlack><twSrc BELType="FF">snake/M_ram_write_counter_q_2</twSrc><twDest BELType="DSP">snake/Maddsub_n3983</twDest><twTotPathDel>17.998</twTotPathDel><twClkSkew dest = "0.626" src = "0.627">0.001</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_ram_write_counter_q_2</twSrc><twDest BELType='DSP'>snake/Maddsub_n3983</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X18Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X18Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>snake/M_ram_write_counter_q[4]</twComp><twBEL>snake/M_ram_write_counter_q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y19.B2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>snake/M_ram_write_counter_q[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/mul_a_5</twComp><twBEL>snake/Sh18722</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>snake/Sh18722</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>snake/N128</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>snake/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.M5</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.883</twDelInfo><twComp>snake/alu/n0023[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1361</twComp><twBEL>snake/alu/Mmux_alu312</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>snake/alu/Mmux_alu310</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu314</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>snake/alu/Mmux_alu312</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[1]</twComp><twBEL>snake/alu/Mmux_alu315</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>snake/M_alu_alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_head_address_q[2]</twComp><twBEL>snake/M_head_address_d&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.C0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>snake/M_head_address_d[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3983</twComp><twBEL>snake/Maddsub_n3983</twBEL></twPathDel><twLogDel>6.246</twLogDel><twRouteDel>11.752</twRouteDel><twTotDel>17.998</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.826</twSlack><twSrc BELType="FF">snake/M_state_q_FSM_FFd7</twSrc><twDest BELType="DSP">snake/Maddsub_n3983</twDest><twTotPathDel>17.979</twTotPathDel><twClkSkew dest = "0.321" src = "0.331">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_state_q_FSM_FFd7</twSrc><twDest BELType='DSP'>snake/Maddsub_n3983</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X11Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_state_q_FSM_FFd8</twComp><twBEL>snake/M_state_q_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.C3</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.818</twDelInfo><twComp>snake/M_state_q_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/N34</twComp><twBEL>snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o41</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>snake/M_alu_b[1]</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut</twBEL><twBEL>snake/M_alu_b&lt;1&gt;LogicTrst1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>snake/M_alu_alufn[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/alu/Mmux_alu24</twComp><twBEL>snake/M_alu_a&lt;6&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.B6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.421</twDelInfo><twComp>snake/M_alu_a[6]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.M9</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.701</twDelInfo><twComp>snake/alu/n0023[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1361</twComp><twBEL>snake/alu/Mmux_alu312</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>snake/alu/Mmux_alu310</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu314</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>snake/alu/Mmux_alu312</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[1]</twComp><twBEL>snake/alu/Mmux_alu315</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>snake/M_alu_alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_head_address_q[2]</twComp><twBEL>snake/M_head_address_d&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.C0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>snake/M_head_address_d[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3983</twComp><twBEL>snake/Maddsub_n3983</twBEL></twPathDel><twLogDel>6.402</twLogDel><twRouteDel>11.577</twRouteDel><twTotDel>17.979</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.889</twSlack><twSrc BELType="FF">snake/M_ram_write_counter_q_1</twSrc><twDest BELType="DSP">snake/Maddsub_n3983</twDest><twTotPathDel>17.926</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_ram_write_counter_q_1</twSrc><twDest BELType='DSP'>snake/Maddsub_n3983</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X15Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_ram_write_counter_q[1]</twComp><twBEL>snake/M_ram_write_counter_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y19.B5</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">2.290</twDelInfo><twComp>snake/M_ram_write_counter_q[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/mul_a_5</twComp><twBEL>snake/Sh18722</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>snake/Sh18722</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>snake/N128</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>snake/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.M7</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>snake/alu/n0023[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1361</twComp><twBEL>snake/alu/Mmux_alu312</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>snake/alu/Mmux_alu310</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu314</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>snake/alu/Mmux_alu312</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[1]</twComp><twBEL>snake/alu/Mmux_alu315</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>snake/M_alu_alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_head_address_q[2]</twComp><twBEL>snake/M_head_address_d&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.C0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>snake/M_head_address_d[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3983</twComp><twBEL>snake/Maddsub_n3983</twBEL></twPathDel><twLogDel>6.200</twLogDel><twRouteDel>11.726</twRouteDel><twTotDel>17.926</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.913</twSlack><twSrc BELType="FF">snake/M_state_q_FSM_FFd3</twSrc><twDest BELType="DSP">snake/Maddsub_n3983</twDest><twTotPathDel>17.881</twTotPathDel><twClkSkew dest = "0.321" src = "0.342">0.021</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_state_q_FSM_FFd3</twSrc><twDest BELType='DSP'>snake/Maddsub_n3983</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X11Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X11Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_state_q_FSM_FFd4</twComp><twBEL>snake/M_state_q_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y28.C4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>snake/M_state_q_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd14</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>snake/M_alu_b[1]</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut</twBEL><twBEL>snake/M_alu_b&lt;1&gt;LogicTrst1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y29.C3</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>snake/M_alu_alufn[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>snake/dividend_4</twComp><twBEL>snake/M_alu_a&lt;4&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.556</twDelInfo><twComp>snake/M_alu_a[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.M5</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.883</twDelInfo><twComp>snake/alu/n0023[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1361</twComp><twBEL>snake/alu/Mmux_alu312</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>snake/alu/Mmux_alu310</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu314</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>snake/alu/Mmux_alu312</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[1]</twComp><twBEL>snake/alu/Mmux_alu315</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>snake/M_alu_alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_head_address_q[2]</twComp><twBEL>snake/M_head_address_d&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.C0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>snake/M_head_address_d[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3983</twComp><twBEL>snake/Maddsub_n3983</twBEL></twPathDel><twLogDel>6.427</twLogDel><twRouteDel>11.454</twRouteDel><twTotDel>17.881</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.924</twSlack><twSrc BELType="FF">snake/M_ram_write_counter_q_1</twSrc><twDest BELType="DSP">snake/Maddsub_n3983</twDest><twTotPathDel>17.891</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_ram_write_counter_q_1</twSrc><twDest BELType='DSP'>snake/Maddsub_n3983</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X15Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_ram_write_counter_q[1]</twComp><twBEL>snake/M_ram_write_counter_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y19.B5</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">2.290</twDelInfo><twComp>snake/M_ram_write_counter_q[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/mul_a_5</twComp><twBEL>snake/Sh18722</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>snake/Sh18722</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>snake/N128</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>snake/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.M11</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y19.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>snake/alu/add/n0023[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[11]</twComp><twBEL>snake/alu/add/Mmux_sum41</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>snake/M_add_out[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu311</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu314</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>snake/alu/Mmux_alu312</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[1]</twComp><twBEL>snake/alu/Mmux_alu315</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>snake/M_alu_alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_head_address_q[2]</twComp><twBEL>snake/M_head_address_d&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.C0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>snake/M_head_address_d[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3983</twComp><twBEL>snake/Maddsub_n3983</twBEL></twPathDel><twLogDel>6.483</twLogDel><twRouteDel>11.408</twRouteDel><twTotDel>17.891</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.942</twSlack><twSrc BELType="FF">snake/M_state_q_FSM_FFd3</twSrc><twDest BELType="DSP">snake/Maddsub_n3983</twDest><twTotPathDel>17.852</twTotPathDel><twClkSkew dest = "0.321" src = "0.342">0.021</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_state_q_FSM_FFd3</twSrc><twDest BELType='DSP'>snake/Maddsub_n3983</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X11Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X11Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_state_q_FSM_FFd4</twComp><twBEL>snake/M_state_q_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y28.C4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>snake/M_state_q_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd14</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>snake/M_alu_b[1]</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut</twBEL><twBEL>snake/M_alu_b&lt;1&gt;LogicTrst1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y19.C1</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">1.860</twDelInfo><twComp>snake/M_alu_alufn[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N142</twComp><twBEL>snake/M_alu_a&lt;2&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>snake/M_alu_a[2]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.M5</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.883</twDelInfo><twComp>snake/alu/n0023[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1361</twComp><twBEL>snake/alu/Mmux_alu312</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>snake/alu/Mmux_alu310</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu314</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>snake/alu/Mmux_alu312</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[1]</twComp><twBEL>snake/alu/Mmux_alu315</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>snake/M_alu_alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_head_address_q[2]</twComp><twBEL>snake/M_head_address_d&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.C0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>snake/M_head_address_d[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3983</twComp><twBEL>snake/Maddsub_n3983</twBEL></twPathDel><twLogDel>6.431</twLogDel><twRouteDel>11.421</twRouteDel><twTotDel>17.852</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.942</twSlack><twSrc BELType="FF">snake/M_ram_write_counter_q_3</twSrc><twDest BELType="DSP">snake/Maddsub_n3983</twDest><twTotPathDel>17.872</twTotPathDel><twClkSkew dest = "0.626" src = "0.627">0.001</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_ram_write_counter_q_3</twSrc><twDest BELType='DSP'>snake/Maddsub_n3983</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X18Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X18Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>snake/M_ram_write_counter_q[4]</twComp><twBEL>snake/M_ram_write_counter_q_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.690</twDelInfo><twComp>snake/M_ram_write_counter_q[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/mul_a_5</twComp><twBEL>snake/Sh18722</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>snake/Sh18722</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>snake/N128</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>snake/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.M5</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.883</twDelInfo><twComp>snake/alu/n0023[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1361</twComp><twBEL>snake/alu/Mmux_alu312</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>snake/alu/Mmux_alu310</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu314</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>snake/alu/Mmux_alu312</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[1]</twComp><twBEL>snake/alu/Mmux_alu315</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>snake/M_alu_alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_head_address_q[2]</twComp><twBEL>snake/M_head_address_d&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.C0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>snake/M_head_address_d[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3983</twComp><twBEL>snake/Maddsub_n3983</twBEL></twPathDel><twLogDel>6.246</twLogDel><twRouteDel>11.626</twRouteDel><twTotDel>17.872</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.947</twSlack><twSrc BELType="FF">snake/M_ram_write_counter_q_1</twSrc><twDest BELType="DSP">snake/Maddsub_n3983</twDest><twTotPathDel>17.868</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_ram_write_counter_q_1</twSrc><twDest BELType='DSP'>snake/Maddsub_n3983</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X15Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_ram_write_counter_q[1]</twComp><twBEL>snake/M_ram_write_counter_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y19.B5</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">2.290</twDelInfo><twComp>snake/M_ram_write_counter_q[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/mul_a_5</twComp><twBEL>snake/Sh18722</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>snake/Sh18722</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>snake/N128</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>snake/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.M4</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>snake/alu/n0023[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1361</twComp><twBEL>snake/alu/Mmux_alu312</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>snake/alu/Mmux_alu310</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu314</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>snake/alu/Mmux_alu312</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[1]</twComp><twBEL>snake/alu/Mmux_alu315</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>snake/M_alu_alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_head_address_q[2]</twComp><twBEL>snake/M_head_address_d&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.C0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>snake/M_head_address_d[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3983</twComp><twBEL>snake/Maddsub_n3983</twBEL></twPathDel><twLogDel>6.200</twLogDel><twRouteDel>11.668</twRouteDel><twTotDel>17.868</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.963</twSlack><twSrc BELType="FF">snake/M_state_q_FSM_FFd3</twSrc><twDest BELType="DSP">snake/Maddsub_n3983</twDest><twTotPathDel>17.831</twTotPathDel><twClkSkew dest = "0.321" src = "0.342">0.021</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_state_q_FSM_FFd3</twSrc><twDest BELType='DSP'>snake/Maddsub_n3983</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X11Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X11Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_state_q_FSM_FFd4</twComp><twBEL>snake/M_state_q_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y28.C4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>snake/M_state_q_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd14</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>snake/M_alu_b[1]</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut</twBEL><twBEL>snake/M_alu_b&lt;1&gt;LogicTrst1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>snake/M_alu_alufn[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/alu/Mmux_alu24</twComp><twBEL>snake/M_alu_a&lt;6&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.B6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.421</twDelInfo><twComp>snake/M_alu_a[6]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.M5</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.883</twDelInfo><twComp>snake/alu/n0023[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1361</twComp><twBEL>snake/alu/Mmux_alu312</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>snake/alu/Mmux_alu310</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu314</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>snake/alu/Mmux_alu312</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[1]</twComp><twBEL>snake/alu/Mmux_alu315</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>snake/M_alu_alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_head_address_q[2]</twComp><twBEL>snake/M_head_address_d&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.C0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>snake/M_head_address_d[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3983</twComp><twBEL>snake/Maddsub_n3983</twBEL></twPathDel><twLogDel>6.426</twLogDel><twRouteDel>11.405</twRouteDel><twTotDel>17.831</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.972</twSlack><twSrc BELType="FF">snake/M_vram_temp_reg_q_63</twSrc><twDest BELType="DSP">snake/Maddsub_n3983</twDest><twTotPathDel>17.843</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_vram_temp_reg_q_63</twSrc><twDest BELType='DSP'>snake/Maddsub_n3983</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X17Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X17Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_vram_temp_reg_q[63]</twComp><twBEL>snake/M_vram_temp_reg_q_63</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y19.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.889</twDelInfo><twComp>snake/M_vram_temp_reg_q[63]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/mul_a_5</twComp><twBEL>snake/Sh18722</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>snake/Sh18722</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>snake/N128</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>snake/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.M9</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.701</twDelInfo><twComp>snake/alu/n0023[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1361</twComp><twBEL>snake/alu/Mmux_alu312</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>snake/alu/Mmux_alu310</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu314</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>snake/alu/Mmux_alu312</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[1]</twComp><twBEL>snake/alu/Mmux_alu315</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>snake/M_alu_alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_head_address_q[2]</twComp><twBEL>snake/M_head_address_d&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.C0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>snake/M_head_address_d[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3983</twComp><twBEL>snake/Maddsub_n3983</twBEL></twPathDel><twLogDel>6.200</twLogDel><twRouteDel>11.643</twRouteDel><twTotDel>17.843</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.990</twSlack><twSrc BELType="FF">snake/M_state_q_FSM_FFd7</twSrc><twDest BELType="DSP">snake/Maddsub_n3983</twDest><twTotPathDel>17.815</twTotPathDel><twClkSkew dest = "0.321" src = "0.331">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_state_q_FSM_FFd7</twSrc><twDest BELType='DSP'>snake/Maddsub_n3983</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X11Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_state_q_FSM_FFd8</twComp><twBEL>snake/M_state_q_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.C3</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.818</twDelInfo><twComp>snake/M_state_q_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/N34</twComp><twBEL>snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o41</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>snake/M_alu_b[1]</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut</twBEL><twBEL>snake/M_alu_b&lt;1&gt;LogicTrst1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>snake/M_alu_alufn[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>snake/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.M9</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.701</twDelInfo><twComp>snake/alu/n0023[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1361</twComp><twBEL>snake/alu/Mmux_alu312</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>snake/alu/Mmux_alu310</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu314</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>snake/alu/Mmux_alu312</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[1]</twComp><twBEL>snake/alu/Mmux_alu315</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>snake/M_alu_alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_head_address_q[2]</twComp><twBEL>snake/M_head_address_d&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.C0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>snake/M_head_address_d[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3983</twComp><twBEL>snake/Maddsub_n3983</twBEL></twPathDel><twLogDel>6.402</twLogDel><twRouteDel>11.413</twRouteDel><twTotDel>17.815</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.998</twSlack><twSrc BELType="FF">snake/M_ram_write_counter_q_2</twSrc><twDest BELType="DSP">snake/Maddsub_n3983</twDest><twTotPathDel>17.816</twTotPathDel><twClkSkew dest = "0.626" src = "0.627">0.001</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_ram_write_counter_q_2</twSrc><twDest BELType='DSP'>snake/Maddsub_n3983</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X18Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X18Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>snake/M_ram_write_counter_q[4]</twComp><twBEL>snake/M_ram_write_counter_q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y19.B2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>snake/M_ram_write_counter_q[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/mul_a_5</twComp><twBEL>snake/Sh18722</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>snake/Sh18722</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>snake/N128</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>snake/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.M9</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.701</twDelInfo><twComp>snake/alu/n0023[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1361</twComp><twBEL>snake/alu/Mmux_alu312</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>snake/alu/Mmux_alu310</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu314</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>snake/alu/Mmux_alu312</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[1]</twComp><twBEL>snake/alu/Mmux_alu315</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>snake/M_alu_alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_head_address_q[2]</twComp><twBEL>snake/M_head_address_d&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.C0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>snake/M_head_address_d[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3983</twComp><twBEL>snake/Maddsub_n3983</twBEL></twPathDel><twLogDel>6.246</twLogDel><twRouteDel>11.570</twRouteDel><twTotDel>17.816</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.000</twSlack><twSrc BELType="FF">snake/M_ram_write_counter_q_1</twSrc><twDest BELType="FF">snake/M_head_address_q_0</twDest><twTotPathDel>17.806</twTotPathDel><twClkSkew dest = "0.617" src = "0.626">0.009</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_ram_write_counter_q_1</twSrc><twDest BELType='FF'>snake/M_head_address_q_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X15Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_ram_write_counter_q[1]</twComp><twBEL>snake/M_ram_write_counter_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y19.B5</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">2.290</twDelInfo><twComp>snake/M_ram_write_counter_q[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/mul_a_5</twComp><twBEL>snake/Sh18722</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>snake/Sh18722</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>snake/N128</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>snake/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.M5</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.883</twDelInfo><twComp>snake/alu/n0023[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1361</twComp><twBEL>snake/alu/Mmux_alu312</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>snake/alu/Mmux_alu310</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu314</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>snake/alu/Mmux_alu312</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[1]</twComp><twBEL>snake/alu/Mmux_alu315</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>snake/M_alu_alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>snake/M_head_address_q[2]</twComp><twBEL>snake/M_head_address_d&lt;15&gt;1</twBEL><twBEL>snake/M_head_address_q_0</twBEL></twPathDel><twLogDel>6.193</twLogDel><twRouteDel>11.613</twRouteDel><twTotDel>17.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.016</twSlack><twSrc BELType="FF">snake/M_ram_write_counter_q_1</twSrc><twDest BELType="DSP">snake/Maddsub_n3983</twDest><twTotPathDel>17.799</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_ram_write_counter_q_1</twSrc><twDest BELType='DSP'>snake/Maddsub_n3983</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X15Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_ram_write_counter_q[1]</twComp><twBEL>snake/M_ram_write_counter_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y19.B5</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">2.290</twDelInfo><twComp>snake/M_ram_write_counter_q[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/mul_a_5</twComp><twBEL>snake/Sh18722</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>snake/Sh18722</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>snake/N128</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>snake/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.M10</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y17.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.882</twDelInfo><twComp>snake/alu/add/n0023[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_add_out[10]</twComp><twBEL>snake/alu/add/Mmux_sum31</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>snake/M_add_out[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu311</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu314</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>snake/alu/Mmux_alu312</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[1]</twComp><twBEL>snake/alu/Mmux_alu315</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>snake/M_alu_alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_head_address_q[2]</twComp><twBEL>snake/M_head_address_d&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.C0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>snake/M_head_address_d[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3983</twComp><twBEL>snake/Maddsub_n3983</twBEL></twPathDel><twLogDel>6.483</twLogDel><twRouteDel>11.316</twRouteDel><twTotDel>17.799</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.085</twSlack><twSrc BELType="FF">snake/M_ram_write_counter_q_1</twSrc><twDest BELType="DSP">snake/Maddsub_n3983</twDest><twTotPathDel>17.730</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_ram_write_counter_q_1</twSrc><twDest BELType='DSP'>snake/Maddsub_n3983</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X15Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_ram_write_counter_q[1]</twComp><twBEL>snake/M_ram_write_counter_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y19.B5</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">2.290</twDelInfo><twComp>snake/M_ram_write_counter_q[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/mul_a_5</twComp><twBEL>snake/Sh18722</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>snake/Sh18722</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>snake/N128</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>snake/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.M6</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.187</twDelInfo><twComp>snake/alu/n0023[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1361</twComp><twBEL>snake/alu/Mmux_alu312</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>snake/alu/Mmux_alu310</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu314</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>snake/alu/Mmux_alu312</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[1]</twComp><twBEL>snake/alu/Mmux_alu315</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>snake/M_alu_alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_head_address_q[2]</twComp><twBEL>snake/M_head_address_d&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.C0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>snake/M_head_address_d[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3983</twComp><twBEL>snake/Maddsub_n3983</twBEL></twPathDel><twLogDel>6.200</twLogDel><twRouteDel>11.530</twRouteDel><twTotDel>17.730</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.094</twSlack><twSrc BELType="FF">snake/M_state_q_FSM_FFd7</twSrc><twDest BELType="DSP">snake/Maddsub_n3983</twDest><twTotPathDel>17.711</twTotPathDel><twClkSkew dest = "0.321" src = "0.331">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_state_q_FSM_FFd7</twSrc><twDest BELType='DSP'>snake/Maddsub_n3983</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X11Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_state_q_FSM_FFd8</twComp><twBEL>snake/M_state_q_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.C3</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.818</twDelInfo><twComp>snake/M_state_q_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/N34</twComp><twBEL>snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o41</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>snake/M_alu_b[1]</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut</twBEL><twBEL>snake/M_alu_b&lt;1&gt;LogicTrst1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y29.C3</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>snake/M_alu_alufn[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>snake/dividend_4</twComp><twBEL>snake/M_alu_a&lt;4&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.556</twDelInfo><twComp>snake/M_alu_a[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.M7</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>snake/alu/n0023[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1361</twComp><twBEL>snake/alu/Mmux_alu312</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>snake/alu/Mmux_alu310</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu314</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>snake/alu/Mmux_alu312</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[1]</twComp><twBEL>snake/alu/Mmux_alu315</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>snake/M_alu_alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_head_address_q[2]</twComp><twBEL>snake/M_head_address_d&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.C0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>snake/M_head_address_d[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3983</twComp><twBEL>snake/Maddsub_n3983</twBEL></twPathDel><twLogDel>6.403</twLogDel><twRouteDel>11.308</twRouteDel><twTotDel>17.711</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.095</twSlack><twSrc BELType="FF">snake/M_state_q_FSM_FFd3</twSrc><twDest BELType="DSP">snake/Maddsub_n3983</twDest><twTotPathDel>17.699</twTotPathDel><twClkSkew dest = "0.321" src = "0.342">0.021</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_state_q_FSM_FFd3</twSrc><twDest BELType='DSP'>snake/Maddsub_n3983</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X11Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X11Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_state_q_FSM_FFd4</twComp><twBEL>snake/M_state_q_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y28.C4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>snake/M_state_q_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd14</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>snake/M_alu_b[1]</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut</twBEL><twBEL>snake/M_alu_b&lt;1&gt;LogicTrst1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y29.C3</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>snake/M_alu_alufn[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>snake/dividend_4</twComp><twBEL>snake/M_alu_a&lt;4&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.556</twDelInfo><twComp>snake/M_alu_a[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.M9</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.701</twDelInfo><twComp>snake/alu/n0023[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1361</twComp><twBEL>snake/alu/Mmux_alu312</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>snake/alu/Mmux_alu310</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu314</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>snake/alu/Mmux_alu312</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[1]</twComp><twBEL>snake/alu/Mmux_alu315</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>snake/M_alu_alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_head_address_q[2]</twComp><twBEL>snake/M_head_address_d&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.C0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>snake/M_head_address_d[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3983</twComp><twBEL>snake/Maddsub_n3983</twBEL></twPathDel><twLogDel>6.427</twLogDel><twRouteDel>11.272</twRouteDel><twTotDel>17.699</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.123</twSlack><twSrc BELType="FF">snake/M_state_q_FSM_FFd7</twSrc><twDest BELType="DSP">snake/Maddsub_n3983</twDest><twTotPathDel>17.682</twTotPathDel><twClkSkew dest = "0.321" src = "0.331">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_state_q_FSM_FFd7</twSrc><twDest BELType='DSP'>snake/Maddsub_n3983</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X11Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_state_q_FSM_FFd8</twComp><twBEL>snake/M_state_q_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.C3</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.818</twDelInfo><twComp>snake/M_state_q_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/N34</twComp><twBEL>snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o41</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>snake/M_state_q_M_state_q[4]_vram_wr_data[15]_Select_2347_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>snake/M_alu_b[1]</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut</twBEL><twBEL>snake/M_alu_b&lt;1&gt;LogicTrst1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y19.C1</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">1.860</twDelInfo><twComp>snake/M_alu_alufn[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N142</twComp><twBEL>snake/M_alu_a&lt;2&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>snake/M_alu_a[2]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.M7</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>snake/alu/n0023[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1361</twComp><twBEL>snake/alu/Mmux_alu312</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>snake/alu/Mmux_alu310</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu314</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>snake/alu/Mmux_alu312</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[1]</twComp><twBEL>snake/alu/Mmux_alu315</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>snake/M_alu_alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_head_address_q[2]</twComp><twBEL>snake/M_head_address_d&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.C0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>snake/M_head_address_d[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3983</twComp><twBEL>snake/Maddsub_n3983</twBEL></twPathDel><twLogDel>6.407</twLogDel><twRouteDel>11.275</twRouteDel><twTotDel>17.682</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.124</twSlack><twSrc BELType="FF">snake/M_ram_write_counter_q_3</twSrc><twDest BELType="DSP">snake/Maddsub_n3983</twDest><twTotPathDel>17.690</twTotPathDel><twClkSkew dest = "0.626" src = "0.627">0.001</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_ram_write_counter_q_3</twSrc><twDest BELType='DSP'>snake/Maddsub_n3983</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X18Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X18Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>snake/M_ram_write_counter_q[4]</twComp><twBEL>snake/M_ram_write_counter_q_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.690</twDelInfo><twComp>snake/M_ram_write_counter_q[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/mul_a_5</twComp><twBEL>snake/Sh18722</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>snake/Sh18722</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>snake/N128</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>snake/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.M9</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.701</twDelInfo><twComp>snake/alu/n0023[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1361</twComp><twBEL>snake/alu/Mmux_alu312</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>snake/alu/Mmux_alu310</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu314</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>snake/alu/Mmux_alu312</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[1]</twComp><twBEL>snake/alu/Mmux_alu315</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>snake/M_alu_alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_head_address_q[2]</twComp><twBEL>snake/M_head_address_d&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.C0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>snake/M_head_address_d[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3983</twComp><twBEL>snake/Maddsub_n3983</twBEL></twPathDel><twLogDel>6.246</twLogDel><twRouteDel>11.444</twRouteDel><twTotDel>17.690</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.124</twSlack><twSrc BELType="FF">snake/M_state_q_FSM_FFd3</twSrc><twDest BELType="DSP">snake/Maddsub_n3983</twDest><twTotPathDel>17.670</twTotPathDel><twClkSkew dest = "0.321" src = "0.342">0.021</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_state_q_FSM_FFd3</twSrc><twDest BELType='DSP'>snake/Maddsub_n3983</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X11Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X11Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_state_q_FSM_FFd4</twComp><twBEL>snake/M_state_q_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y28.C4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>snake/M_state_q_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd14</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>snake/M_alu_b[1]</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut</twBEL><twBEL>snake/M_alu_b&lt;1&gt;LogicTrst1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y19.C1</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">1.860</twDelInfo><twComp>snake/M_alu_alufn[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/N142</twComp><twBEL>snake/M_alu_a&lt;2&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>snake/M_alu_a[2]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.M9</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.701</twDelInfo><twComp>snake/alu/n0023[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1361</twComp><twBEL>snake/alu/Mmux_alu312</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>snake/alu/Mmux_alu310</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu314</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>snake/alu/Mmux_alu312</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[1]</twComp><twBEL>snake/alu/Mmux_alu315</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>snake/M_alu_alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_head_address_q[2]</twComp><twBEL>snake/M_head_address_d&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.C0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>snake/M_head_address_d[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3983</twComp><twBEL>snake/Maddsub_n3983</twBEL></twPathDel><twLogDel>6.431</twLogDel><twRouteDel>11.239</twRouteDel><twTotDel>17.670</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.127</twSlack><twSrc BELType="FF">snake/M_state_q_FSM_FFd3</twSrc><twDest BELType="DSP">snake/Maddsub_n3983</twDest><twTotPathDel>17.667</twTotPathDel><twClkSkew dest = "0.321" src = "0.342">0.021</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/M_state_q_FSM_FFd3</twSrc><twDest BELType='DSP'>snake/Maddsub_n3983</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X11Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X11Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/M_state_q_FSM_FFd4</twComp><twBEL>snake/M_state_q_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y28.C4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>snake/M_state_q_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd14</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y27.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>snake/M_alu_b[1]</twComp><twBEL>snake/M_state_q_M_state_q[4]_GND_60_o_Select_2018_o_inv4_lut</twBEL><twBEL>snake/M_alu_b&lt;1&gt;LogicTrst1_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>snake/M_alu_alufn[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh18721</twComp><twBEL>snake/M_alu_a&lt;3&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>snake/M_alu_a[3]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.M5</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.883</twDelInfo><twComp>snake/alu/n0023[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vga/rom/Mmux_row_of_pixels1361</twComp><twBEL>snake/alu/Mmux_alu312</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>snake/alu/Mmux_alu310</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/Mmux_alu39</twComp><twBEL>snake/alu/Mmux_alu314</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>snake/alu/Mmux_alu312</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_r1_q[1]</twComp><twBEL>snake/alu/Mmux_alu315</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>snake/M_alu_alu[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_head_address_q[2]</twComp><twBEL>snake/M_head_address_d&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.C0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>snake/M_head_address_d[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/Maddsub_n3983</twComp><twBEL>snake/Maddsub_n3983</twBEL></twPathDel><twLogDel>6.426</twLogDel><twRouteDel>11.241</twRouteDel><twTotDel>17.667</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="76"><twPinLimitBanner>Component Switching Limit Checks: TS_clkgen_clkdv = PERIOD TIMEGRP &quot;clkgen_clkdv&quot; TS_clk / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="77" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="vga/vram/disp_vram/Mram_mem1/CLKA" logResource="vga/vram/disp_vram/Mram_mem1/CLKA" locationPin="RAMB16_X0Y10.CLKA" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="78" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="vga/vram/disp_vram/Mram_mem1/CLKB" logResource="vga/vram/disp_vram/Mram_mem1/CLKB" locationPin="RAMB16_X0Y10.CLKB" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="vga/vram/disp_vram/Mram_mem2/CLKA" logResource="vga/vram/disp_vram/Mram_mem2/CLKA" locationPin="RAMB16_X0Y8.CLKA" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="vga/vram/disp_vram/Mram_mem2/CLKB" logResource="vga/vram/disp_vram/Mram_mem2/CLKB" locationPin="RAMB16_X0Y8.CLKB" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="vga/vram/disp_vram/Mram_mem3/CLKA" logResource="vga/vram/disp_vram/Mram_mem3/CLKA" locationPin="RAMB16_X0Y6.CLKA" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="82" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="vga/vram/disp_vram/Mram_mem3/CLKB" logResource="vga/vram/disp_vram/Mram_mem3/CLKB" locationPin="RAMB16_X0Y6.CLKB" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="83" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="vga/vram/disp_vram/Mram_mem4/CLKA" logResource="vga/vram/disp_vram/Mram_mem4/CLKA" locationPin="RAMB16_X0Y4.CLKA" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="84" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="vga/vram/disp_vram/Mram_mem4/CLKB" logResource="vga/vram/disp_vram/Mram_mem4/CLKB" locationPin="RAMB16_X0Y4.CLKB" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="85" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="snake/disp_game_mem/Mram_ram/CLKA" logResource="snake/disp_game_mem/Mram_ram/CLKA" locationPin="RAMB16_X0Y12.CLKA" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="86" type="MINPERIOD" name="Tbcper_I" slack="37.334" period="40.000" constraintValue="40.000" deviceLimit="2.666" freqLimit="375.094" physResource="clkgen/clkout2_buf/I0" logResource="clkgen/clkout2_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="clkgen/clkdv"/><twPinLimit anchorID="87" type="MINPERIOD" name="Tockper" slack="37.751" period="40.000" constraintValue="40.000" deviceLimit="2.249" freqLimit="444.642" physResource="M_debugreg_q_0/CLK0" logResource="snake/M_debugreg_q_0/CK0" locationPin="OLOGIC_X6Y63.CLK0" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="88" type="MINPERIOD" name="Tockper" slack="37.751" period="40.000" constraintValue="40.000" deviceLimit="2.249" freqLimit="444.642" physResource="M_debugreg_q_1/CLK0" logResource="snake/M_debugreg_q_1/CK0" locationPin="OLOGIC_X6Y62.CLK0" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="89" type="MINPERIOD" name="Tockper" slack="37.751" period="40.000" constraintValue="40.000" deviceLimit="2.249" freqLimit="444.642" physResource="M_debugreg_q_2/CLK0" logResource="snake/M_debugreg_q_2/CK0" locationPin="OLOGIC_X6Y61.CLK0" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tockper" slack="37.751" period="40.000" constraintValue="40.000" deviceLimit="2.249" freqLimit="444.642" physResource="M_debugreg_q_3/CLK0" logResource="snake/M_debugreg_q_3/CK0" locationPin="OLOGIC_X6Y60.CLK0" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="91" type="MINPERIOD" name="Tockper" slack="37.751" period="40.000" constraintValue="40.000" deviceLimit="2.249" freqLimit="444.642" physResource="vga_clk_OBUF/CLK0" logResource="vga/oddr/CK0" locationPin="OLOGIC_X9Y2.CLK0" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="92" type="MINPERIOD" name="Tockper" slack="37.960" period="40.000" constraintValue="40.000" deviceLimit="2.040" freqLimit="490.196" physResource="vga_clk_OBUF/CLK1" logResource="vga/oddr/CK1" locationPin="OLOGIC_X9Y2.CLK1" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tcp" slack="38.601" period="40.000" constraintValue="40.000" deviceLimit="1.399" freqLimit="714.796" physResource="b_down_a_button/M_sync_out/CLK" logResource="b_right_a_button/sync/Mshreg_M_pipe_q_1/CLK" locationPin="SLICE_X0Y3.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="94" type="MINPERIOD" name="Tcp" slack="38.601" period="40.000" constraintValue="40.000" deviceLimit="1.399" freqLimit="714.796" physResource="b_down_a_button/M_sync_out/CLK" logResource="b_up_a_button/sync/Mshreg_M_pipe_q_1/CLK" locationPin="SLICE_X0Y3.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tcp" slack="38.601" period="40.000" constraintValue="40.000" deviceLimit="1.399" freqLimit="714.796" physResource="b_down_a_button/M_sync_out/CLK" logResource="b_left_a_button/sync/Mshreg_M_pipe_q_1/CLK" locationPin="SLICE_X0Y3.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tcp" slack="38.601" period="40.000" constraintValue="40.000" deviceLimit="1.399" freqLimit="714.796" physResource="b_down_a_button/M_sync_out/CLK" logResource="b_down_a_button/sync/Mshreg_M_pipe_q_1/CLK" locationPin="SLICE_X0Y3.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="97" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="b_down_a_button/M_ctr_q[3]/CLK" logResource="b_down_a_button/M_ctr_q_0/CK" locationPin="SLICE_X4Y8.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="98" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="b_down_a_button/M_ctr_q[3]/CLK" logResource="b_down_a_button/M_ctr_q_1/CK" locationPin="SLICE_X4Y8.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="99" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="b_down_a_button/M_ctr_q[3]/CLK" logResource="b_down_a_button/M_ctr_q_2/CK" locationPin="SLICE_X4Y8.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="100" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="b_down_a_button/M_ctr_q[3]/CLK" logResource="b_down_a_button/M_ctr_q_3/CK" locationPin="SLICE_X4Y8.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="101" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="b_down_a_button/M_ctr_q[7]/CLK" logResource="b_down_a_button/M_ctr_q_4/CK" locationPin="SLICE_X4Y9.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="102" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="b_down_a_button/M_ctr_q[7]/CLK" logResource="b_down_a_button/M_ctr_q_5/CK" locationPin="SLICE_X4Y9.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="103" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="b_down_a_button/M_ctr_q[7]/CLK" logResource="b_down_a_button/M_ctr_q_6/CK" locationPin="SLICE_X4Y9.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="104" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="b_down_a_button/M_ctr_q[7]/CLK" logResource="b_down_a_button/M_ctr_q_7/CK" locationPin="SLICE_X4Y9.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="105" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="b_down_a_button/M_ctr_q[11]/CLK" logResource="b_down_a_button/M_ctr_q_8/CK" locationPin="SLICE_X4Y10.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="106" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="b_down_a_button/M_ctr_q[11]/CLK" logResource="b_down_a_button/M_ctr_q_9/CK" locationPin="SLICE_X4Y10.CLK" clockNet="M_clkgen_clk_25"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="107"><twConstRollup name="TS_clk" fullName="TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="8.000" actualRollup="9.306" errors="0" errorRollup="0" items="0" itemsRollup="1233329"/><twConstRollup name="TS_clkgen_clkdv" fullName="TS_clkgen_clkdv = PERIOD TIMEGRP &quot;clkgen_clkdv&quot; TS_clk / 2 HIGH 50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="18.611" actualRollup="N/A" errors="0" errorRollup="0" items="1233329" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="108">0</twUnmetConstCnt><twDataSheet anchorID="109" twNameLen="15"><twClk2SUList anchorID="110" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>18.611</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="111"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1233329</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>4909</twConnCnt></twConstCov><twStats anchorID="112"><twMinPer>18.611</twMinPer><twFootnote number="1" /><twMaxFreq>53.732</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Dec 13 18:45:18 2019 </twTimestamp></twFoot><twClientInfo anchorID="113"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4611 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
