
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//recode-sr-latin_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400d90 <.init>:
  400d90:	stp	x29, x30, [sp, #-16]!
  400d94:	mov	x29, sp
  400d98:	bl	401634 <ferror@plt+0x674>
  400d9c:	ldp	x29, x30, [sp], #16
  400da0:	ret

Disassembly of section .plt:

0000000000400db0 <exit@plt-0x20>:
  400db0:	stp	x16, x30, [sp, #-16]!
  400db4:	adrp	x16, 412000 <ferror@plt+0x11040>
  400db8:	ldr	x17, [x16, #4088]
  400dbc:	add	x16, x16, #0xff8
  400dc0:	br	x17
  400dc4:	nop
  400dc8:	nop
  400dcc:	nop

0000000000400dd0 <exit@plt>:
  400dd0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400dd4:	ldr	x17, [x16]
  400dd8:	add	x16, x16, #0x0
  400ddc:	br	x17

0000000000400de0 <error@plt>:
  400de0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400de4:	ldr	x17, [x16, #8]
  400de8:	add	x16, x16, #0x8
  400dec:	br	x17

0000000000400df0 <iconv_close@plt>:
  400df0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400df4:	ldr	x17, [x16, #16]
  400df8:	add	x16, x16, #0x10
  400dfc:	br	x17

0000000000400e00 <set_program_name@plt>:
  400e00:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e04:	ldr	x17, [x16, #24]
  400e08:	add	x16, x16, #0x18
  400e0c:	br	x17

0000000000400e10 <__cxa_atexit@plt>:
  400e10:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e14:	ldr	x17, [x16, #32]
  400e18:	add	x16, x16, #0x20
  400e1c:	br	x17

0000000000400e20 <xrealloc@plt>:
  400e20:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e24:	ldr	x17, [x16, #40]
  400e28:	add	x16, x16, #0x28
  400e2c:	br	x17

0000000000400e30 <bindtextdomain@plt>:
  400e30:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e34:	ldr	x17, [x16, #48]
  400e38:	add	x16, x16, #0x30
  400e3c:	br	x17

0000000000400e40 <__libc_start_main@plt>:
  400e40:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e44:	ldr	x17, [x16, #56]
  400e48:	add	x16, x16, #0x38
  400e4c:	br	x17

0000000000400e50 <xmalloc@plt>:
  400e50:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e54:	ldr	x17, [x16, #64]
  400e58:	add	x16, x16, #0x40
  400e5c:	br	x17

0000000000400e60 <close_stdout@plt>:
  400e60:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e64:	ldr	x17, [x16, #72]
  400e68:	add	x16, x16, #0x48
  400e6c:	br	x17

0000000000400e70 <proper_name_utf8@plt>:
  400e70:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e74:	ldr	x17, [x16, #80]
  400e78:	add	x16, x16, #0x50
  400e7c:	br	x17

0000000000400e80 <getc@plt>:
  400e80:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e84:	ldr	x17, [x16, #88]
  400e88:	add	x16, x16, #0x58
  400e8c:	br	x17

0000000000400e90 <__gmon_start__@plt>:
  400e90:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e94:	ldr	x17, [x16, #96]
  400e98:	add	x16, x16, #0x60
  400e9c:	br	x17

0000000000400ea0 <abort@plt>:
  400ea0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400ea4:	ldr	x17, [x16, #104]
  400ea8:	add	x16, x16, #0x68
  400eac:	br	x17

0000000000400eb0 <feof@plt>:
  400eb0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400eb4:	ldr	x17, [x16, #112]
  400eb8:	add	x16, x16, #0x70
  400ebc:	br	x17

0000000000400ec0 <textdomain@plt>:
  400ec0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400ec4:	ldr	x17, [x16, #120]
  400ec8:	add	x16, x16, #0x78
  400ecc:	br	x17

0000000000400ed0 <getopt_long@plt>:
  400ed0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400ed4:	ldr	x17, [x16, #128]
  400ed8:	add	x16, x16, #0x80
  400edc:	br	x17

0000000000400ee0 <basename@plt>:
  400ee0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400ee4:	ldr	x17, [x16, #136]
  400ee8:	add	x16, x16, #0x88
  400eec:	br	x17

0000000000400ef0 <xmem_cd_iconv@plt>:
  400ef0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400ef4:	ldr	x17, [x16, #144]
  400ef8:	add	x16, x16, #0x90
  400efc:	br	x17

0000000000400f00 <proper_name@plt>:
  400f00:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f04:	ldr	x17, [x16, #152]
  400f08:	add	x16, x16, #0x98
  400f0c:	br	x17

0000000000400f10 <free@plt>:
  400f10:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f14:	ldr	x17, [x16, #160]
  400f18:	add	x16, x16, #0xa0
  400f1c:	br	x17

0000000000400f20 <fwrite@plt>:
  400f20:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f24:	ldr	x17, [x16, #168]
  400f28:	add	x16, x16, #0xa8
  400f2c:	br	x17

0000000000400f30 <iconv_open@plt>:
  400f30:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f34:	ldr	x17, [x16, #176]
  400f38:	add	x16, x16, #0xb0
  400f3c:	br	x17

0000000000400f40 <dcgettext@plt>:
  400f40:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f44:	ldr	x17, [x16, #184]
  400f48:	add	x16, x16, #0xb8
  400f4c:	br	x17

0000000000400f50 <c_strcasecmp@plt>:
  400f50:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f54:	ldr	x17, [x16, #192]
  400f58:	add	x16, x16, #0xc0
  400f5c:	br	x17

0000000000400f60 <printf@plt>:
  400f60:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f64:	ldr	x17, [x16, #200]
  400f68:	add	x16, x16, #0xc8
  400f6c:	br	x17

0000000000400f70 <__errno_location@plt>:
  400f70:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f74:	ldr	x17, [x16, #208]
  400f78:	add	x16, x16, #0xd0
  400f7c:	br	x17

0000000000400f80 <locale_charset@plt>:
  400f80:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f84:	ldr	x17, [x16, #216]
  400f88:	add	x16, x16, #0xd8
  400f8c:	br	x17

0000000000400f90 <putchar@plt>:
  400f90:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f94:	ldr	x17, [x16, #224]
  400f98:	add	x16, x16, #0xe0
  400f9c:	br	x17

0000000000400fa0 <fprintf@plt>:
  400fa0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400fa4:	ldr	x17, [x16, #232]
  400fa8:	add	x16, x16, #0xe8
  400fac:	br	x17

0000000000400fb0 <setlocale@plt>:
  400fb0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400fb4:	ldr	x17, [x16, #240]
  400fb8:	add	x16, x16, #0xf0
  400fbc:	br	x17

0000000000400fc0 <ferror@plt>:
  400fc0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400fc4:	ldr	x17, [x16, #248]
  400fc8:	add	x16, x16, #0xf8
  400fcc:	br	x17

Disassembly of section .text:

0000000000400fd0 <.text>:
  400fd0:	stp	x29, x30, [sp, #-176]!
  400fd4:	mov	x29, sp
  400fd8:	stp	x19, x20, [sp, #16]
  400fdc:	mov	w20, w0
  400fe0:	mov	x19, x1
  400fe4:	ldr	x0, [x1]
  400fe8:	stp	x21, x22, [sp, #32]
  400fec:	adrp	x22, 401000 <ferror@plt+0x40>
  400ff0:	stp	x23, x24, [sp, #48]
  400ff4:	adrp	x23, 401000 <ferror@plt+0x40>
  400ff8:	add	x23, x23, #0xa78
  400ffc:	stp	x25, x26, [sp, #64]
  401000:	adrp	x21, 401000 <ferror@plt+0x40>
  401004:	add	x22, x22, #0xf08
  401008:	stp	x27, x28, [sp, #80]
  40100c:	bl	400e00 <set_program_name@plt>
  401010:	adrp	x1, 401000 <ferror@plt+0x40>
  401014:	mov	w0, #0x6                   	// #6
  401018:	add	x1, x1, #0xa58
  40101c:	bl	400fb0 <setlocale@plt>
  401020:	add	x21, x21, #0xab0
  401024:	adrp	x1, 401000 <ferror@plt+0x40>
  401028:	add	x1, x1, #0xa60
  40102c:	mov	x0, x23
  401030:	bl	400e30 <bindtextdomain@plt>
  401034:	mov	x0, x23
  401038:	mov	w25, #0x0                   	// #0
  40103c:	bl	400ec0 <textdomain@plt>
  401040:	mov	w24, #0x0                   	// #0
  401044:	adrp	x0, 400000 <exit@plt-0xdd0>
  401048:	add	x0, x0, #0xe60
  40104c:	bl	401a20 <ferror@plt+0xa60>
  401050:	mov	x3, x22
  401054:	mov	x2, x21
  401058:	mov	x1, x19
  40105c:	mov	w0, w20
  401060:	mov	x4, #0x0                   	// #0
  401064:	bl	400ed0 <getopt_long@plt>
  401068:	cmn	w0, #0x1
  40106c:	b.eq	4010e0 <ferror@plt+0x120>  // b.none
  401070:	cmp	w0, #0x56
  401074:	b.eq	401214 <ferror@plt+0x254>  // b.none
  401078:	cmp	w0, #0x68
  40107c:	b.eq	4010bc <ferror@plt+0xfc>  // b.none
  401080:	cbz	w0, 401050 <ferror@plt+0x90>
  401084:	adrp	x0, 413000 <ferror@plt+0x12040>
  401088:	mov	w2, #0x5                   	// #5
  40108c:	adrp	x1, 401000 <ferror@plt+0x40>
  401090:	add	x1, x1, #0xa88
  401094:	ldr	x19, [x0, #272]
  401098:	mov	x0, #0x0                   	// #0
  40109c:	bl	400f40 <dcgettext@plt>
  4010a0:	mov	x1, x0
  4010a4:	adrp	x2, 413000 <ferror@plt+0x12040>
  4010a8:	mov	x0, x19
  4010ac:	ldr	x2, [x2, #304]
  4010b0:	bl	400fa0 <fprintf@plt>
  4010b4:	mov	w0, #0x1                   	// #1
  4010b8:	bl	400dd0 <exit@plt>
  4010bc:	mov	x3, x22
  4010c0:	mov	x2, x21
  4010c4:	mov	x1, x19
  4010c8:	mov	w0, w20
  4010cc:	mov	x4, #0x0                   	// #0
  4010d0:	mov	w24, #0x1                   	// #1
  4010d4:	bl	400ed0 <getopt_long@plt>
  4010d8:	cmn	w0, #0x1
  4010dc:	b.ne	401070 <ferror@plt+0xb0>  // b.any
  4010e0:	cbnz	w25, 401364 <ferror@plt+0x3a4>
  4010e4:	cbnz	w24, 401448 <ferror@plt+0x488>
  4010e8:	adrp	x0, 413000 <ferror@plt+0x12040>
  4010ec:	ldr	w0, [x0, #280]
  4010f0:	sub	w20, w20, w0
  4010f4:	cmp	w20, #0x0
  4010f8:	b.gt	401408 <ferror@plt+0x448>
  4010fc:	adrp	x0, 413000 <ferror@plt+0x12040>
  401100:	ldr	x21, [x0, #296]
  401104:	bl	400f80 <locale_charset@plt>
  401108:	adrp	x1, 401000 <ferror@plt+0x40>
  40110c:	add	x1, x1, #0xe20
  401110:	stp	x0, x1, [sp, #128]
  401114:	bl	400f50 <c_strcasecmp@plt>
  401118:	mov	w25, w0
  40111c:	cbnz	w0, 401528 <ferror@plt+0x568>
  401120:	mov	x28, #0xffffffffffffffff    	// #-1
  401124:	str	x28, [sp, #120]
  401128:	mov	x0, x21
  40112c:	mov	x19, #0x0                   	// #0
  401130:	mov	x22, #0x0                   	// #0
  401134:	mov	x23, #0x0                   	// #0
  401138:	mov	x24, #0x0                   	// #0
  40113c:	stp	xzr, xzr, [sp, #104]
  401140:	bl	400eb0 <feof@plt>
  401144:	cbnz	w0, 4011fc <ferror@plt+0x23c>
  401148:	add	x20, x19, x22
  40114c:	mov	x27, x19
  401150:	b	401164 <ferror@plt+0x1a4>
  401154:	mov	x27, x1
  401158:	cmp	w26, #0xa
  40115c:	strb	w26, [x27], #1
  401160:	b.eq	4011b8 <ferror@plt+0x1f8>  // b.none
  401164:	mov	x0, x21
  401168:	bl	400e80 <getc@plt>
  40116c:	mov	w26, w0
  401170:	cmn	w0, #0x1
  401174:	b.eq	40121c <ferror@plt+0x25c>  // b.none
  401178:	mov	x1, x27
  40117c:	cmp	x27, x20
  401180:	b.ne	401154 <ferror@plt+0x194>  // b.any
  401184:	add	x3, x22, #0x14
  401188:	mov	x0, x19
  40118c:	lsl	x27, x3, #1
  401190:	mov	x1, x27
  401194:	bl	400e20 <xrealloc@plt>
  401198:	add	x1, x0, x22
  40119c:	add	x20, x0, x27
  4011a0:	mov	x22, x27
  4011a4:	mov	x27, x1
  4011a8:	mov	x19, x0
  4011ac:	cmp	w26, #0xa
  4011b0:	strb	w26, [x27], #1
  4011b4:	b.ne	401164 <ferror@plt+0x1a4>  // b.any
  4011b8:	subs	x1, x27, x19
  4011bc:	b.eq	4015e0 <ferror@plt+0x620>  // b.none
  4011c0:	cbnz	w25, 401238 <ferror@plt+0x278>
  4011c4:	add	x3, sp, #0x98
  4011c8:	add	x2, sp, #0x90
  4011cc:	mov	x0, x19
  4011d0:	bl	4016f0 <ferror@plt+0x730>
  4011d4:	adrp	x0, 413000 <ferror@plt+0x12040>
  4011d8:	mov	x1, #0x1                   	// #1
  4011dc:	ldr	x3, [x0, #288]
  4011e0:	ldp	x0, x2, [sp, #144]
  4011e4:	bl	400f20 <fwrite@plt>
  4011e8:	ldr	x0, [sp, #144]
  4011ec:	bl	400f10 <free@plt>
  4011f0:	mov	x0, x21
  4011f4:	bl	400eb0 <feof@plt>
  4011f8:	cbz	w0, 401148 <ferror@plt+0x188>
  4011fc:	cbnz	w25, 401430 <ferror@plt+0x470>
  401200:	cbz	x19, 40120c <ferror@plt+0x24c>
  401204:	mov	x0, x19
  401208:	bl	400f10 <free@plt>
  40120c:	mov	w0, #0x0                   	// #0
  401210:	bl	400dd0 <exit@plt>
  401214:	mov	w25, #0x1                   	// #1
  401218:	b	401050 <ferror@plt+0x90>
  40121c:	cmp	x27, x19
  401220:	b.eq	4011fc <ferror@plt+0x23c>  // b.none
  401224:	mov	x0, x21
  401228:	bl	400fc0 <ferror@plt>
  40122c:	cbz	w0, 4011b8 <ferror@plt+0x1f8>
  401230:	cbz	w25, 401200 <ferror@plt+0x240>
  401234:	b	401430 <ferror@plt+0x470>
  401238:	ldp	x5, x2, [sp, #112]
  40123c:	add	x4, sp, #0xa8
  401240:	add	x3, sp, #0xa0
  401244:	mov	x0, x19
  401248:	stp	x24, x5, [sp, #160]
  40124c:	bl	400ef0 <xmem_cd_iconv@plt>
  401250:	cbnz	w0, 401324 <ferror@plt+0x364>
  401254:	ldr	x20, [sp, #160]
  401258:	cmp	x24, x20
  40125c:	b.eq	40135c <ferror@plt+0x39c>  // b.none
  401260:	cbz	x24, 401270 <ferror@plt+0x2b0>
  401264:	mov	x0, x24
  401268:	bl	400f10 <free@plt>
  40126c:	ldr	x20, [sp, #160]
  401270:	ldr	x1, [sp, #168]
  401274:	str	x1, [sp, #112]
  401278:	add	x3, sp, #0x98
  40127c:	add	x2, sp, #0x90
  401280:	mov	x0, x20
  401284:	bl	4016f0 <ferror@plt+0x730>
  401288:	ldp	x0, x1, [sp, #144]
  40128c:	add	x4, sp, #0xa8
  401290:	ldr	x5, [sp, #104]
  401294:	add	x3, sp, #0xa0
  401298:	mov	x2, x28
  40129c:	stp	x23, x5, [sp, #160]
  4012a0:	bl	400ef0 <xmem_cd_iconv@plt>
  4012a4:	cbnz	w0, 4012ec <ferror@plt+0x32c>
  4012a8:	ldr	x0, [sp, #160]
  4012ac:	cmp	x23, x0
  4012b0:	b.eq	4012cc <ferror@plt+0x30c>  // b.none
  4012b4:	cbz	x23, 4012c4 <ferror@plt+0x304>
  4012b8:	mov	x0, x23
  4012bc:	bl	400f10 <free@plt>
  4012c0:	ldr	x0, [sp, #160]
  4012c4:	ldr	x1, [sp, #168]
  4012c8:	str	x1, [sp, #104]
  4012cc:	mov	x23, x0
  4012d0:	adrp	x1, 413000 <ferror@plt+0x12040>
  4012d4:	ldp	x0, x2, [sp, #160]
  4012d8:	mov	x24, x20
  4012dc:	ldr	x3, [x1, #288]
  4012e0:	mov	x1, #0x1                   	// #1
  4012e4:	bl	400f20 <fwrite@plt>
  4012e8:	b	4011e8 <ferror@plt+0x228>
  4012ec:	bl	400f70 <__errno_location@plt>
  4012f0:	mov	x3, x0
  4012f4:	mov	w2, #0x5                   	// #5
  4012f8:	adrp	x1, 401000 <ferror@plt+0x40>
  4012fc:	mov	x0, #0x0                   	// #0
  401300:	add	x1, x1, #0xeb8
  401304:	ldr	w24, [x3]
  401308:	bl	400f40 <dcgettext@plt>
  40130c:	ldp	x4, x3, [sp, #128]
  401310:	mov	x2, x0
  401314:	mov	w1, w24
  401318:	mov	w0, #0x1                   	// #1
  40131c:	bl	400de0 <error@plt>
  401320:	b	4012a8 <ferror@plt+0x2e8>
  401324:	bl	400f70 <__errno_location@plt>
  401328:	mov	x3, x0
  40132c:	mov	w2, #0x5                   	// #5
  401330:	adrp	x1, 401000 <ferror@plt+0x40>
  401334:	mov	x0, #0x0                   	// #0
  401338:	add	x1, x1, #0xe90
  40133c:	ldr	w20, [x3]
  401340:	bl	400f40 <dcgettext@plt>
  401344:	ldr	x3, [sp, #128]
  401348:	mov	x2, x0
  40134c:	mov	w1, w20
  401350:	mov	w0, #0x1                   	// #1
  401354:	bl	400de0 <error@plt>
  401358:	b	401254 <ferror@plt+0x294>
  40135c:	ldr	x1, [sp, #168]
  401360:	b	401278 <ferror@plt+0x2b8>
  401364:	adrp	x0, 413000 <ferror@plt+0x12040>
  401368:	ldr	x0, [x0, #304]
  40136c:	bl	400ee0 <basename@plt>
  401370:	mov	x1, x0
  401374:	adrp	x3, 401000 <ferror@plt+0x40>
  401378:	add	x3, x3, #0xab8
  40137c:	mov	x2, x23
  401380:	adrp	x0, 401000 <ferror@plt+0x40>
  401384:	add	x0, x0, #0xac0
  401388:	bl	400f60 <printf@plt>
  40138c:	mov	w2, #0x5                   	// #5
  401390:	adrp	x1, 401000 <ferror@plt+0x40>
  401394:	mov	x0, #0x0                   	// #0
  401398:	add	x1, x1, #0xad0
  40139c:	bl	400f40 <dcgettext@plt>
  4013a0:	adrp	x2, 401000 <ferror@plt+0x40>
  4013a4:	adrp	x1, 401000 <ferror@plt+0x40>
  4013a8:	add	x2, x2, #0xbb0
  4013ac:	add	x1, x1, #0xbd8
  4013b0:	bl	400f60 <printf@plt>
  4013b4:	mov	w2, #0x5                   	// #5
  4013b8:	adrp	x1, 401000 <ferror@plt+0x40>
  4013bc:	mov	x0, #0x0                   	// #0
  4013c0:	add	x1, x1, #0xbe8
  4013c4:	bl	400f40 <dcgettext@plt>
  4013c8:	mov	x19, x0
  4013cc:	adrp	x1, 401000 <ferror@plt+0x40>
  4013d0:	add	x1, x1, #0xc00
  4013d4:	adrp	x0, 401000 <ferror@plt+0x40>
  4013d8:	add	x0, x0, #0xc10
  4013dc:	bl	400e70 <proper_name_utf8@plt>
  4013e0:	mov	x20, x0
  4013e4:	adrp	x0, 401000 <ferror@plt+0x40>
  4013e8:	add	x0, x0, #0xc20
  4013ec:	bl	400f00 <proper_name@plt>
  4013f0:	mov	x2, x0
  4013f4:	mov	x1, x20
  4013f8:	mov	x0, x19
  4013fc:	bl	400f60 <printf@plt>
  401400:	mov	w0, #0x0                   	// #0
  401404:	bl	400dd0 <exit@plt>
  401408:	mov	w2, #0x5                   	// #5
  40140c:	adrp	x1, 401000 <ferror@plt+0x40>
  401410:	mov	x0, #0x0                   	// #0
  401414:	add	x1, x1, #0xe08
  401418:	bl	400f40 <dcgettext@plt>
  40141c:	mov	x2, x0
  401420:	mov	w1, #0x0                   	// #0
  401424:	mov	w0, #0x1                   	// #1
  401428:	bl	400de0 <error@plt>
  40142c:	b	4010fc <ferror@plt+0x13c>
  401430:	mov	x0, x28
  401434:	bl	400df0 <iconv_close@plt>
  401438:	ldr	x0, [sp, #120]
  40143c:	bl	400df0 <iconv_close@plt>
  401440:	cbnz	x19, 401204 <ferror@plt+0x244>
  401444:	b	40120c <ferror@plt+0x24c>
  401448:	mov	w2, #0x5                   	// #5
  40144c:	adrp	x1, 401000 <ferror@plt+0x40>
  401450:	mov	x0, #0x0                   	// #0
  401454:	add	x1, x1, #0xc30
  401458:	bl	400f40 <dcgettext@plt>
  40145c:	adrp	x1, 413000 <ferror@plt+0x12040>
  401460:	ldr	x1, [x1, #304]
  401464:	bl	400f60 <printf@plt>
  401468:	mov	w0, #0xa                   	// #10
  40146c:	bl	400f90 <putchar@plt>
  401470:	adrp	x1, 401000 <ferror@plt+0x40>
  401474:	add	x1, x1, #0xc48
  401478:	mov	w2, #0x5                   	// #5
  40147c:	mov	x0, #0x0                   	// #0
  401480:	bl	400f40 <dcgettext@plt>
  401484:	bl	400f60 <printf@plt>
  401488:	adrp	x1, 401000 <ferror@plt+0x40>
  40148c:	add	x1, x1, #0xc80
  401490:	mov	w2, #0x5                   	// #5
  401494:	mov	x0, #0x0                   	// #0
  401498:	bl	400f40 <dcgettext@plt>
  40149c:	bl	400f60 <printf@plt>
  4014a0:	mov	w0, #0xa                   	// #10
  4014a4:	bl	400f90 <putchar@plt>
  4014a8:	adrp	x1, 401000 <ferror@plt+0x40>
  4014ac:	add	x1, x1, #0xce0
  4014b0:	mov	w2, #0x5                   	// #5
  4014b4:	mov	x0, #0x0                   	// #0
  4014b8:	bl	400f40 <dcgettext@plt>
  4014bc:	bl	400f60 <printf@plt>
  4014c0:	adrp	x1, 401000 <ferror@plt+0x40>
  4014c4:	add	x1, x1, #0xcf8
  4014c8:	mov	w2, #0x5                   	// #5
  4014cc:	mov	x0, #0x0                   	// #0
  4014d0:	bl	400f40 <dcgettext@plt>
  4014d4:	bl	400f60 <printf@plt>
  4014d8:	adrp	x1, 401000 <ferror@plt+0x40>
  4014dc:	add	x1, x1, #0xd38
  4014e0:	mov	w2, #0x5                   	// #5
  4014e4:	mov	x0, #0x0                   	// #0
  4014e8:	bl	400f40 <dcgettext@plt>
  4014ec:	bl	400f60 <printf@plt>
  4014f0:	mov	w0, #0xa                   	// #10
  4014f4:	bl	400f90 <putchar@plt>
  4014f8:	mov	w2, #0x5                   	// #5
  4014fc:	adrp	x1, 401000 <ferror@plt+0x40>
  401500:	mov	x0, #0x0                   	// #0
  401504:	add	x1, x1, #0xd80
  401508:	bl	400f40 <dcgettext@plt>
  40150c:	adrp	x2, 401000 <ferror@plt+0x40>
  401510:	adrp	x1, 401000 <ferror@plt+0x40>
  401514:	add	x2, x2, #0xdc0
  401518:	add	x1, x1, #0xdd8
  40151c:	bl	400f60 <printf@plt>
  401520:	mov	w0, #0x0                   	// #0
  401524:	bl	400dd0 <exit@plt>
  401528:	ldp	x22, x20, [sp, #128]
  40152c:	mov	x1, x22
  401530:	mov	x0, x20
  401534:	bl	400f30 <iconv_open@plt>
  401538:	mov	x19, x0
  40153c:	mov	x1, x20
  401540:	mov	x0, x22
  401544:	str	x19, [sp, #120]
  401548:	bl	400f30 <iconv_open@plt>
  40154c:	cmn	x19, #0x1
  401550:	mov	x28, x0
  401554:	b.eq	4015a0 <ferror@plt+0x5e0>  // b.none
  401558:	cmn	x28, #0x1
  40155c:	b.ne	401128 <ferror@plt+0x168>  // b.any
  401560:	mov	w2, #0x5                   	// #5
  401564:	adrp	x1, 401000 <ferror@plt+0x40>
  401568:	mov	x0, #0x0                   	// #0
  40156c:	add	x1, x1, #0xe28
  401570:	bl	400f40 <dcgettext@plt>
  401574:	mov	x19, x0
  401578:	adrp	x1, 413000 <ferror@plt+0x12040>
  40157c:	ldr	x0, [x1, #304]
  401580:	bl	400ee0 <basename@plt>
  401584:	mov	x5, x0
  401588:	ldp	x4, x3, [sp, #128]
  40158c:	mov	x2, x19
  401590:	mov	w1, #0x0                   	// #0
  401594:	mov	w0, #0x1                   	// #1
  401598:	bl	400de0 <error@plt>
  40159c:	b	401128 <ferror@plt+0x168>
  4015a0:	mov	w2, #0x5                   	// #5
  4015a4:	adrp	x1, 401000 <ferror@plt+0x40>
  4015a8:	mov	x0, #0x0                   	// #0
  4015ac:	add	x1, x1, #0xe28
  4015b0:	bl	400f40 <dcgettext@plt>
  4015b4:	mov	x19, x0
  4015b8:	adrp	x1, 413000 <ferror@plt+0x12040>
  4015bc:	ldr	x0, [x1, #304]
  4015c0:	bl	400ee0 <basename@plt>
  4015c4:	mov	x5, x0
  4015c8:	ldp	x3, x4, [sp, #128]
  4015cc:	mov	x2, x19
  4015d0:	mov	w1, #0x0                   	// #0
  4015d4:	mov	w0, #0x1                   	// #1
  4015d8:	bl	400de0 <error@plt>
  4015dc:	b	401558 <ferror@plt+0x598>
  4015e0:	bl	400ea0 <abort@plt>
  4015e4:	mov	x29, #0x0                   	// #0
  4015e8:	mov	x30, #0x0                   	// #0
  4015ec:	mov	x5, x0
  4015f0:	ldr	x1, [sp]
  4015f4:	add	x2, sp, #0x8
  4015f8:	mov	x6, sp
  4015fc:	movz	x0, #0x0, lsl #48
  401600:	movk	x0, #0x0, lsl #32
  401604:	movk	x0, #0x40, lsl #16
  401608:	movk	x0, #0xfd0
  40160c:	movz	x3, #0x0, lsl #48
  401610:	movk	x3, #0x0, lsl #32
  401614:	movk	x3, #0x40, lsl #16
  401618:	movk	x3, #0x1998
  40161c:	movz	x4, #0x0, lsl #48
  401620:	movk	x4, #0x0, lsl #32
  401624:	movk	x4, #0x40, lsl #16
  401628:	movk	x4, #0x1a18
  40162c:	bl	400e40 <__libc_start_main@plt>
  401630:	bl	400ea0 <abort@plt>
  401634:	adrp	x0, 412000 <ferror@plt+0x11040>
  401638:	ldr	x0, [x0, #4064]
  40163c:	cbz	x0, 401644 <ferror@plt+0x684>
  401640:	b	400e90 <__gmon_start__@plt>
  401644:	ret
  401648:	adrp	x0, 413000 <ferror@plt+0x12040>
  40164c:	add	x0, x0, #0x110
  401650:	adrp	x1, 413000 <ferror@plt+0x12040>
  401654:	add	x1, x1, #0x110
  401658:	cmp	x1, x0
  40165c:	b.eq	401674 <ferror@plt+0x6b4>  // b.none
  401660:	adrp	x1, 401000 <ferror@plt+0x40>
  401664:	ldr	x1, [x1, #2632]
  401668:	cbz	x1, 401674 <ferror@plt+0x6b4>
  40166c:	mov	x16, x1
  401670:	br	x16
  401674:	ret
  401678:	adrp	x0, 413000 <ferror@plt+0x12040>
  40167c:	add	x0, x0, #0x110
  401680:	adrp	x1, 413000 <ferror@plt+0x12040>
  401684:	add	x1, x1, #0x110
  401688:	sub	x1, x1, x0
  40168c:	lsr	x2, x1, #63
  401690:	add	x1, x2, x1, asr #3
  401694:	cmp	xzr, x1, asr #1
  401698:	asr	x1, x1, #1
  40169c:	b.eq	4016b4 <ferror@plt+0x6f4>  // b.none
  4016a0:	adrp	x2, 401000 <ferror@plt+0x40>
  4016a4:	ldr	x2, [x2, #2640]
  4016a8:	cbz	x2, 4016b4 <ferror@plt+0x6f4>
  4016ac:	mov	x16, x2
  4016b0:	br	x16
  4016b4:	ret
  4016b8:	stp	x29, x30, [sp, #-32]!
  4016bc:	mov	x29, sp
  4016c0:	str	x19, [sp, #16]
  4016c4:	adrp	x19, 413000 <ferror@plt+0x12040>
  4016c8:	ldrb	w0, [x19, #312]
  4016cc:	cbnz	w0, 4016dc <ferror@plt+0x71c>
  4016d0:	bl	401648 <ferror@plt+0x688>
  4016d4:	mov	w0, #0x1                   	// #1
  4016d8:	strb	w0, [x19, #312]
  4016dc:	ldr	x19, [sp, #16]
  4016e0:	ldp	x29, x30, [sp], #32
  4016e4:	ret
  4016e8:	b	401678 <ferror@plt+0x6b8>
  4016ec:	nop
  4016f0:	stp	x29, x30, [sp, #-64]!
  4016f4:	mov	x29, sp
  4016f8:	str	x23, [sp, #48]
  4016fc:	add	x23, x1, x1, lsr #1
  401700:	stp	x19, x20, [sp, #16]
  401704:	add	x19, x0, x1
  401708:	mov	x20, x3
  40170c:	stp	x21, x22, [sp, #32]
  401710:	mov	x22, x0
  401714:	mov	x21, x2
  401718:	mov	x0, x23
  40171c:	bl	400e50 <xmalloc@plt>
  401720:	cmp	x22, x19
  401724:	b.cs	401938 <ferror@plt+0x978>  // b.hs, b.nlast
  401728:	adrp	x1, 401000 <ferror@plt+0x40>
  40172c:	adrp	x8, 401000 <ferror@plt+0x40>
  401730:	add	x9, x1, #0xf68
  401734:	adrp	x2, 401000 <ferror@plt+0x40>
  401738:	mov	x7, x22
  40173c:	add	x11, x22, #0x1
  401740:	add	x12, x22, #0x2
  401744:	add	x8, x8, #0xf78
  401748:	add	x10, x2, #0xf70
  40174c:	mov	x1, x0
  401750:	mov	w14, #0x4a4e                	// #19022
  401754:	mov	w13, #0xae                  	// #174
  401758:	mov	x4, x7
  40175c:	ldrb	w6, [x4], #1
  401760:	add	w5, w6, #0x30
  401764:	and	w5, w5, #0xff
  401768:	cmp	w5, #0x3
  40176c:	b.hi	4017b8 <ferror@plt+0x7f8>  // b.pmore
  401770:	cmp	x19, x4
  401774:	b.ls	4017b8 <ferror@plt+0x7f8>  // b.plast
  401778:	ldrb	w3, [x7, #1]
  40177c:	sub	w2, w3, #0x80
  401780:	and	w2, w2, #0xff
  401784:	cmp	w2, #0x3f
  401788:	b.hi	4017b8 <ferror@plt+0x7f8>  // b.pmore
  40178c:	ubfiz	w2, w6, #6, #5
  401790:	and	w3, w3, #0x3f
  401794:	orr	w3, w2, w3
  401798:	sub	w2, w3, #0x400
  40179c:	cmp	w2, #0xef
  4017a0:	b.hi	4017b8 <ferror@plt+0x7f8>  // b.pmore
  4017a4:	ubfiz	x2, x2, #2, #32
  4017a8:	add	x5, x8, x2
  4017ac:	ldrb	w2, [x8, x2]
  4017b0:	cbnz	w2, 4017f8 <ferror@plt+0x838>
  4017b4:	nop
  4017b8:	mov	x7, x4
  4017bc:	strb	w6, [x1], #1
  4017c0:	cmp	x7, x19
  4017c4:	b.cc	401758 <ferror@plt+0x798>  // b.lo, b.ul, b.last
  4017c8:	sub	x19, x1, x0
  4017cc:	cmp	x23, x19
  4017d0:	b.cc	401994 <ferror@plt+0x9d4>  // b.lo, b.ul, b.last
  4017d4:	cmp	x23, x19
  4017d8:	b.hi	401838 <ferror@plt+0x878>  // b.pmore
  4017dc:	ldr	x23, [sp, #48]
  4017e0:	str	x0, [x21]
  4017e4:	ldp	x21, x22, [sp, #32]
  4017e8:	str	x19, [x20]
  4017ec:	ldp	x19, x20, [sp, #16]
  4017f0:	ldp	x29, x30, [sp], #64
  4017f4:	ret
  4017f8:	cmp	w3, #0x40f
  4017fc:	sub	w4, w3, #0x409
  401800:	ccmp	w4, #0x1, #0x0, ne  // ne = any
  401804:	b.ls	40185c <ferror@plt+0x89c>  // b.plast
  401808:	strb	w2, [x1]
  40180c:	ldrb	w2, [x5, #1]
  401810:	cbz	w2, 401940 <ferror@plt+0x980>
  401814:	strb	w2, [x1, #1]
  401818:	ldrb	w2, [x5, #2]
  40181c:	cbz	w2, 40194c <ferror@plt+0x98c>
  401820:	strb	w2, [x1, #2]
  401824:	add	x1, x1, #0x3
  401828:	ldrb	w2, [x5, #3]
  40182c:	cbnz	w2, 401994 <ferror@plt+0x9d4>
  401830:	add	x7, x7, #0x2
  401834:	b	4017c0 <ferror@plt+0x800>
  401838:	mov	x1, x19
  40183c:	bl	400e20 <xrealloc@plt>
  401840:	ldr	x23, [sp, #48]
  401844:	str	x0, [x21]
  401848:	ldp	x21, x22, [sp, #32]
  40184c:	str	x19, [x20]
  401850:	ldp	x19, x20, [sp, #16]
  401854:	ldp	x29, x30, [sp], #64
  401858:	ret
  40185c:	add	x6, x7, #0x2
  401860:	cmp	x6, x19
  401864:	b.cs	4018a0 <ferror@plt+0x8e0>  // b.hs, b.nlast
  401868:	ldrb	w4, [x7, #2]
  40186c:	sub	w4, w4, #0x41
  401870:	and	w4, w4, #0xff
  401874:	cmp	w4, #0x19
  401878:	b.hi	4018a0 <ferror@plt+0x8e0>  // b.pmore
  40187c:	cmp	w3, #0x40a
  401880:	b.eq	401958 <ferror@plt+0x998>  // b.none
  401884:	cmp	w3, #0x40f
  401888:	b.ne	40191c <ferror@plt+0x95c>  // b.any
  40188c:	mov	w3, #0x44                  	// #68
  401890:	mov	x5, x9
  401894:	mov	w2, #0xc5                  	// #197
  401898:	strb	w3, [x1]
  40189c:	b	401814 <ferror@plt+0x854>
  4018a0:	add	x4, x7, #0x3
  4018a4:	cmp	x19, x4
  4018a8:	b.ls	4018d0 <ferror@plt+0x910>  // b.plast
  4018ac:	ldrb	w4, [x7, #2]
  4018b0:	cmp	w4, #0xd0
  4018b4:	b.eq	401964 <ferror@plt+0x9a4>  // b.none
  4018b8:	cmp	w4, #0xd3
  4018bc:	b.ne	4018d0 <ferror@plt+0x910>  // b.any
  4018c0:	ldrb	w4, [x7, #3]
  4018c4:	cmp	w4, #0xa2
  4018c8:	ccmp	w4, w13, #0x4, ne  // ne = any
  4018cc:	b.eq	40187c <ferror@plt+0x8bc>  // b.none
  4018d0:	cmp	x7, x11
  4018d4:	b.cc	4018ec <ferror@plt+0x92c>  // b.lo, b.ul, b.last
  4018d8:	ldurb	w4, [x7, #-1]
  4018dc:	sub	w4, w4, #0x41
  4018e0:	and	w4, w4, #0xff
  4018e4:	cmp	w4, #0x19
  4018e8:	b.ls	40187c <ferror@plt+0x8bc>  // b.plast
  4018ec:	cmp	x7, x12
  4018f0:	b.cc	401808 <ferror@plt+0x848>  // b.lo, b.ul, b.last
  4018f4:	ldurb	w4, [x7, #-2]
  4018f8:	cmp	w4, #0xd0
  4018fc:	b.eq	40197c <ferror@plt+0x9bc>  // b.none
  401900:	cmp	w4, #0xd3
  401904:	b.ne	401808 <ferror@plt+0x848>  // b.any
  401908:	ldurb	w4, [x7, #-1]
  40190c:	cmp	w4, #0xa2
  401910:	ccmp	w4, w13, #0x4, ne  // ne = any
  401914:	b.eq	40187c <ferror@plt+0x8bc>  // b.none
  401918:	b	401808 <ferror@plt+0x848>
  40191c:	cmp	w3, #0x409
  401920:	b.ne	401994 <ferror@plt+0x9d4>  // b.any
  401924:	mov	w3, #0x4c                  	// #76
  401928:	mov	x5, x10
  40192c:	mov	w2, #0x4a                  	// #74
  401930:	strb	w3, [x1]
  401934:	b	401814 <ferror@plt+0x854>
  401938:	mov	x19, #0x0                   	// #0
  40193c:	b	4017d4 <ferror@plt+0x814>
  401940:	add	x1, x1, #0x1
  401944:	add	x7, x7, #0x2
  401948:	b	4017c0 <ferror@plt+0x800>
  40194c:	add	x1, x1, #0x2
  401950:	add	x7, x7, #0x2
  401954:	b	4017c0 <ferror@plt+0x800>
  401958:	mov	x7, x6
  40195c:	strh	w14, [x1], #2
  401960:	b	4017c0 <ferror@plt+0x800>
  401964:	ldrb	w4, [x7, #3]
  401968:	sub	w4, w4, #0x80
  40196c:	and	w4, w4, #0xff
  401970:	cmp	w4, #0x2f
  401974:	b.ls	40187c <ferror@plt+0x8bc>  // b.plast
  401978:	b	4018d0 <ferror@plt+0x910>
  40197c:	ldurb	w4, [x7, #-1]
  401980:	sub	w4, w4, #0x80
  401984:	and	w4, w4, #0xff
  401988:	cmp	w4, #0x2f
  40198c:	b.ls	40187c <ferror@plt+0x8bc>  // b.plast
  401990:	b	401808 <ferror@plt+0x848>
  401994:	bl	400ea0 <abort@plt>
  401998:	stp	x29, x30, [sp, #-64]!
  40199c:	mov	x29, sp
  4019a0:	stp	x19, x20, [sp, #16]
  4019a4:	adrp	x20, 412000 <ferror@plt+0x11040>
  4019a8:	add	x20, x20, #0xdb0
  4019ac:	stp	x21, x22, [sp, #32]
  4019b0:	adrp	x21, 412000 <ferror@plt+0x11040>
  4019b4:	add	x21, x21, #0xda8
  4019b8:	sub	x20, x20, x21
  4019bc:	mov	w22, w0
  4019c0:	stp	x23, x24, [sp, #48]
  4019c4:	mov	x23, x1
  4019c8:	mov	x24, x2
  4019cc:	bl	400d90 <exit@plt-0x40>
  4019d0:	cmp	xzr, x20, asr #3
  4019d4:	b.eq	401a00 <ferror@plt+0xa40>  // b.none
  4019d8:	asr	x20, x20, #3
  4019dc:	mov	x19, #0x0                   	// #0
  4019e0:	ldr	x3, [x21, x19, lsl #3]
  4019e4:	mov	x2, x24
  4019e8:	add	x19, x19, #0x1
  4019ec:	mov	x1, x23
  4019f0:	mov	w0, w22
  4019f4:	blr	x3
  4019f8:	cmp	x20, x19
  4019fc:	b.ne	4019e0 <ferror@plt+0xa20>  // b.any
  401a00:	ldp	x19, x20, [sp, #16]
  401a04:	ldp	x21, x22, [sp, #32]
  401a08:	ldp	x23, x24, [sp, #48]
  401a0c:	ldp	x29, x30, [sp], #64
  401a10:	ret
  401a14:	nop
  401a18:	ret
  401a1c:	nop
  401a20:	adrp	x2, 413000 <ferror@plt+0x12040>
  401a24:	mov	x1, #0x0                   	// #0
  401a28:	ldr	x2, [x2, #264]
  401a2c:	b	400e10 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000401a30 <.fini>:
  401a30:	stp	x29, x30, [sp, #-16]!
  401a34:	mov	x29, sp
  401a38:	ldp	x29, x30, [sp], #16
  401a3c:	ret
