Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun Nov 29 17:27:51 2020
| Host         : bran-VM-ubuntu18 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file system_control_sets_placed.rpt
| Design       : system
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    65 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              97 |           49 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             126 |           42 |
| Yes          | No                    | No                     |             192 |           84 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             240 |           92 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                   |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                   | picorv32_core/out_byte_en0            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | resetn_IBUF                                       |                                       |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG |                                                   | x7_seg_hex/number[3]_i_1_n_0          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/latched_rd[4]_i_1_n_0               |                                       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | picorv32_core/instr_lui0                          | picorv32_core/decoded_rs1__0          |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG |                                                   | picorv32_core/reg_out[14]_i_1_n_0     |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | picorv32_core/cpu_state[7]_i_1_n_0                |                                       |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | picorv32_core/reg_out_reg[2]_0[0]                 |                                       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | picorv32_core/is_lui_auipc_jal_jalr_addi_add_sub0 | picorv32_core/decoded_imm[19]_i_1_n_0 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | picorv32_core/is_lui_auipc_jal_jalr_addi_add_sub0 | picorv32_core/decoded_imm[31]_i_1_n_0 |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/E[0]                                |                                       |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                                   | picorv32_core/reg_out[31]_i_1_n_0     |                8 |             17 |         2.12 |
|  clk_IBUF_BUFG | picorv32_core/mem_valid_reg_n_0                   |                                       |                8 |             18 |         2.25 |
|  clk_IBUF_BUFG | picorv32_core/is_lui_auipc_jal_jalr_addi_add_sub0 | picorv32_core/SS[0]                   |                5 |             22 |         4.40 |
|  clk_IBUF_BUFG | picorv32_core/is_lui_auipc_jal_jalr_addi_add_sub0 |                                       |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | picorv32_core/irq_mask                            | picorv32_core/SS[0]                   |               26 |             32 |         1.23 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1[31]_i_1_n_0                 |                                       |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG | picorv32_core/reg_op2[31]_i_1_n_0                 |                                       |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | picorv32_core/timer                               | picorv32_core/SS[0]                   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | picorv32_core/instr_lui0                          |                                       |               15 |             40 |         2.67 |
|  clk_IBUF_BUFG | picorv32_core/reg_next_pc                         | picorv32_core/SS[0]                   |               22 |             64 |         2.91 |
|  clk_IBUF_BUFG | picorv32_core/irq_delay                           | picorv32_core/SS[0]                   |               16 |             65 |         4.06 |
|  clk_IBUF_BUFG | picorv32_core/cpuregs_reg_r1_0_31_0_5_i_1_n_0     |                                       |               12 |             96 |         8.00 |
|  clk_IBUF_BUFG |                                                   |                                       |               49 |             97 |         1.98 |
|  clk_IBUF_BUFG |                                                   | picorv32_core/SS[0]                   |               29 |             97 |         3.34 |
+----------------+---------------------------------------------------+---------------------------------------+------------------+----------------+--------------+


