verilog work "full_adder_by_half.v"
verilog work "F:/Xilinx/12.2/ISE_DS/ISE//verilog/src/glbl.v"
