#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_02712cc8 .scope module, "testbench" "testbench" 2 5;
 .timescale 0 0;
v02710ec8_0 .net "clk", 0 0, v01143a08_0;  1 drivers
v027114f8_0 .net "en", 0 0, v01143a60_0;  1 drivers
v027111e0_0 .net "out", 3 0, v02713ce0_0;  1 drivers
S_0114cb80 .scope module, "bsc" "bsc" 2 10, 3 1 0, S_02712cc8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 1 "en"
    .port_info 2 /INPUT 1 "clk"
v0114cc50_0 .var "bitNum", 4 0;
v0114cca8_0 .net "clk", 0 0, v01143a08_0;  alias, 1 drivers
v0114cd00_0 .var "counter", 4 0;
v02713c30_0 .var "counteringFlag", 0 0;
v02713c88_0 .net "en", 0 0, v01143a60_0;  alias, 1 drivers
v02713ce0_0 .var "out", 3 0;
E_0114adb8 .event posedge, v0114cca8_0;
S_02713d38 .scope module, "tester" "tester" 2 12, 2 23 0, S_02712cc8;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "out"
    .port_info 1 /OUTPUT 1 "en"
    .port_info 2 /OUTPUT 1 "clk"
P_0114ad68 .param/l "stimDelay" 0 2 29, +C4<00000000000000000000000000010100>;
v01143a08_0 .var "clk", 0 0;
v01143a60_0 .var "en", 0 0;
v01143ab8_0 .var/i "i", 31 0;
v027112e8_0 .net "out", 3 0, v02713ce0_0;  alias, 1 drivers
S_02712d98 .scope module, "transmit_enable" "transmit_enable" 4 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "en"
    .port_info 1 /INPUT 4 "data"
L_0273cc40 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v02710f20_0 .net/2u *"_s0", 3 0, L_0273cc40;  1 drivers
v02710e70_0 .net *"_s2", 0 0, L_02711290;  1 drivers
L_0273cc68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v02711188_0 .net/2u *"_s4", 0 0, L_0273cc68;  1 drivers
L_0273cc90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v027110d8_0 .net/2u *"_s6", 0 0, L_0273cc90;  1 drivers
o02714184 .functor BUFZ 4, C4<zzzz>; HiZ drive
v02711398_0 .net "data", 3 0, o02714184;  0 drivers
v02711340_0 .net "en", 0 0, L_02711550;  1 drivers
L_02711290 .cmp/eq 4, o02714184, L_0273cc40;
L_02711550 .functor MUXZ 1, L_0273cc90, L_0273cc68, L_02711290, C4<>;
    .scope S_0114cb80;
T_0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0114cd00_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0114cc50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02713c30_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0114cb80;
T_1 ;
    %wait E_0114adb8;
    %load/vec4 v02713c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0114cd00_0;
    %addi 1, 0, 5;
    %store/vec4 v0114cd00_0, 0, 5;
    %load/vec4 v0114cd00_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0114cc50_0;
    %addi 1, 0, 5;
    %store/vec4 v0114cc50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0114cd00_0, 0, 5;
T_1.2 ;
    %load/vec4 v0114cc50_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02713c30_0, 0, 1;
T_1.4 ;
    %load/vec4 v0114cd00_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_1.6, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v02713ce0_0, 0, 4;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0114cd00_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v02713ce0_0, 0, 4;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0114cd00_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_1.10, 5;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v02713ce0_0, 0, 4;
T_1.10 ;
T_1.9 ;
T_1.7 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v02713c88_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02713c30_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0114cc50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0114cd00_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v02713ce0_0, 0, 4;
T_1.12 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_02713d38;
T_2 ;
    %delay 20, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01143a08_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01143a60_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01143a08_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01143a08_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01143a08_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01143a08_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01143a08_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01143a08_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01143a08_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01143a08_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01143a08_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01143a60_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01143a08_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01143a08_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01143a60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v01143ab8_0, 0, 32;
T_2.0 ;
    %load/vec4 v01143ab8_0;
    %cmpi/s 500, 0, 32;
    %jmp/0xz T_2.1, 5;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01143a08_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01143a08_0, 0, 1;
    %load/vec4 v01143ab8_0;
    %addi 1, 0, 32;
    %store/vec4 v01143ab8_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_02712cc8;
T_3 ;
    %vpi_call 2 15 "$dumpfile", "bsc.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "bsc_testbench.v";
    "./bsc.v";
    "./transmit_enable.v";
