Block Name			X	Y		#Block ID
---------------------------
hw_input_global_wrapper_stencil$d_reg__U1		1	12		#r38
hw_input_global_wrapper_stencil$d_reg__U2		1	11		#r39
hw_input_global_wrapper_stencil$d_reg__U3		6	9		#r40
hw_input_global_wrapper_stencil$d_reg__U4		5	9		#r41
hw_input_global_wrapper_stencil$d_reg__U5		7	6		#r42
hw_input_global_wrapper_stencil$d_reg__U6		2	5		#r43
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_blur_unnormalized_stencil_1_11_garnet		3	6		#m12
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		3	0		#I11
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en		1	0		#i2
hw_output_stencil_op_hcompute_hw_output_stencil_write_0		4	0		#I37
hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		0	0		#i4
op_hcompute_blur_stencil$inner_compute$i139927771405008_i139927766526032		1	4		#p35
op_hcompute_blur_stencil$inner_compute$i139927771477072_i139927759308624		2	4		#p36
op_hcompute_blur_unnormalized_stencil$inner_compute$i139927770775952_i139927766526032		6	4		#p7
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139927758653008_i139927766526032		5	10		#p16
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139927758661136_i139927766526032		0	10		#p22
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139927758725328_i139927766526032		0	12		#p20
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139927758727248_i139927766526032		6	7		#p18
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139927758768400_i139927766526032		10	6		#p10
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139927758804752_i139927766526032		0	5		#p5
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139927758813520_i139927761465296		1	13		#p25
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139927758814736_i139927760631888		1	12		#p26
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139927758815120_i139927760631888		1	11		#p27
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139927758829456_i139927761465296		1	10		#p23
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139927758830288_i139927760631888		6	11		#p28
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139927758831312_i139927760631888		6	9		#p29
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139927758839952_i139927761465296		0	11		#p21
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139927758849424_i139927761465296		6	8		#p19
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139927758850256_i139927760631888		8	7		#p32
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139927758861456_i139927761465296		6	10		#p17
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139927758873872_i139927760631888		6	5		#p33
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139927758875344_i139927760631888		2	5		#p34
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139927758888272_i139927761465296		9	6		#p13
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139927758893200_i139927760631888		5	9		#p30
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139927758893456_i139927761465296		4	9		#p15
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139927758896976_i139927760631888		9	7		#p31
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139927759007248_i139927766526032		9	8		#p8
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139927759073872_i139927766526032		4	10		#p14
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139927771203280_i139927761465296		8	8		#p9
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139927771203856_i139927761465296		1	5		#p6
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139927771358096_i139927766526032		0	13		#p24
op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet		3	2		#m1
op_hcompute_hw_output_stencil_port_controller_garnet		3	1		#m3
reset		2	0		#i0
