

================================================================
== Vivado HLS Report for 'volk'
================================================================
* Date:           Sat Dec 12 13:08:38 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        VOLK
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.09|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+----------+
    |   Latency   |   Interval  | Pipeline |
    |  min |  max |  min |  max |   Type   |
    +------+------+------+------+----------+
    |  1033|  1033|  1024|  1024| function |
    +------+------+------+------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     16|     982|   2064|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|  15168|
|Register         |        -|      -|    1356|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     16|    2338|  17232|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      7|       2|     32|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+
    |               Instance               |               Module              | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+
    |volk_fadd_32ns_32ns_32_5_full_dsp_U0  |volk_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |volk_fmul_32ns_32ns_32_4_max_dsp_U2   |volk_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |volk_fmul_32ns_32ns_32_4_max_dsp_U3   |volk_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |volk_fmul_32ns_32ns_32_4_max_dsp_U4   |volk_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |volk_fmul_32ns_32ns_32_4_max_dsp_U5   |volk_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |volk_fsub_32ns_32ns_32_5_full_dsp_U1  |volk_fsub_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+
    |Total                                 |                                   |        0|     16|  982| 2064|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------------+------+-----------+-----+-----------+
    |          Name         |  LUT | Input Size| Bits| Total Bits|
    +-----------------------+------+-----------+-----+-----------+
    |grp_fu_40977_p0        |    64|          9|   32|        288|
    |grp_fu_40977_p1        |    64|          9|   32|        288|
    |grp_fu_40981_p0        |    64|          9|   32|        288|
    |grp_fu_40981_p1        |    64|          9|   32|        288|
    |grp_fu_40985_p0        |    32|          5|   32|        160|
    |grp_fu_40990_p0        |    32|          5|   32|        160|
    |grp_fu_40995_p0        |    32|          5|   32|        160|
    |grp_fu_41000_p0        |    32|          5|   32|        160|
    |inputVector_address0   |  3696|       1025|   11|      11275|
    |inputVector_address1   |  3696|       1025|   11|      11275|
    |outputVector_address0  |  3696|       1024|   11|      11264|
    |outputVector_address1  |  3696|       1024|   11|      11264|
    +-----------------------+------+-----------+-----+-----------+
    |Total                  | 15168|       4154|  300|      46870|
    +-----------------------+------+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  10|   0|   10|          0|
    |ap_reg_ppiten_pp0_it0_preg  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1       |   1|   0|    1|          0|
    |reg_41005                   |  32|   0|   32|          0|
    |reg_41013                   |  32|   0|   32|          0|
    |reg_41021                   |  32|   0|   32|          0|
    |reg_41029                   |  32|   0|   32|          0|
    |reg_41037                   |  32|   0|   32|          0|
    |reg_41045                   |  32|   0|   32|          0|
    |reg_41053                   |  32|   0|   32|          0|
    |reg_41061                   |  32|   0|   32|          0|
    |reg_41069                   |  32|   0|   32|          0|
    |reg_41074                   |  32|   0|   32|          0|
    |reg_41079                   |  32|   0|   32|          0|
    |reg_41084                   |  32|   0|   32|          0|
    |reg_41089                   |  32|   0|   32|          0|
    |reg_41094                   |  32|   0|   32|          0|
    |reg_41099                   |  32|   0|   32|          0|
    |reg_41104                   |  32|   0|   32|          0|
    |reg_41109                   |  32|   0|   32|          0|
    |reg_41114                   |  32|   0|   32|          0|
    |reg_41119                   |  32|   0|   32|          0|
    |reg_41124                   |  32|   0|   32|          0|
    |reg_41129                   |  32|   0|   32|          0|
    |reg_41134                   |  32|   0|   32|          0|
    |reg_41139                   |  32|   0|   32|          0|
    |reg_41144                   |  32|   0|   32|          0|
    |reg_41149                   |  32|   0|   32|          0|
    |reg_41154                   |  32|   0|   32|          0|
    |reg_41159                   |  32|   0|   32|          0|
    |reg_41164                   |  32|   0|   32|          0|
    |reg_41169                   |  32|   0|   32|          0|
    |reg_41174                   |  32|   0|   32|          0|
    |tmp_10_1019_reg_51434       |  32|   0|   32|          0|
    |tmp_10_1020_reg_51454       |  32|   0|   32|          0|
    |tmp_10_1021_reg_51474       |  32|   0|   32|          0|
    |tmp_4_1019_reg_51429        |  32|   0|   32|          0|
    |tmp_4_1020_reg_51449        |  32|   0|   32|          0|
    |tmp_4_1021_reg_51469        |  32|   0|   32|          0|
    |tmp_8_1019_reg_51419        |  32|   0|   32|          0|
    |tmp_8_1020_reg_51439        |  32|   0|   32|          0|
    |tmp_8_1021_reg_51459        |  32|   0|   32|          0|
    |tmp_9_1019_reg_51424        |  32|   0|   32|          0|
    |tmp_9_1020_reg_51444        |  32|   0|   32|          0|
    |tmp_9_1021_reg_51464        |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |1356|   0| 1356|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     volk     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     volk     | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     volk     | return value |
|ap_done                | out |    1| ap_ctrl_hs |     volk     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     volk     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     volk     | return value |
|outputVector_address0  | out |   11|  ap_memory | outputVector |     array    |
|outputVector_ce0       | out |    1|  ap_memory | outputVector |     array    |
|outputVector_we0       | out |    1|  ap_memory | outputVector |     array    |
|outputVector_d0        | out |   32|  ap_memory | outputVector |     array    |
|outputVector_address1  | out |   11|  ap_memory | outputVector |     array    |
|outputVector_ce1       | out |    1|  ap_memory | outputVector |     array    |
|outputVector_we1       | out |    1|  ap_memory | outputVector |     array    |
|outputVector_d1        | out |   32|  ap_memory | outputVector |     array    |
|inputVector_address0   | out |   11|  ap_memory |  inputVector |     array    |
|inputVector_ce0        | out |    1|  ap_memory |  inputVector |     array    |
|inputVector_q0         |  in |   32|  ap_memory |  inputVector |     array    |
|inputVector_address1   | out |   11|  ap_memory |  inputVector |     array    |
|inputVector_ce1        | out |    1|  ap_memory |  inputVector |     array    |
|inputVector_q1         |  in |   32|  ap_memory |  inputVector |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

