# AES Crypto Core - 64-bit AES with Data Splitting, Multiple Keys & Scoreboard

## ðŸ“Œ Overview
This project implements a **64-bit AES encryption and decryption system** in Verilog, extended with a **data splitter** for 128-bit inputs and **support for multiple keys**.  
It also includes a **scoreboard-based verification environment** to ensure encryption-decryption correctness.

## ðŸ”¹ Key Features
- **AES Core Modules**
  - SubBytes & InvSubBytes
  - ShiftRows & InverseShiftRows
  - MixColumns & InvMixColumns
  - AddRoundKey
- **Data Splitter & Joiner**
  - Splits 128-bit input into two 64-bit halves for parallel AES encryption.
  - Combines two decrypted halves into a 128-bit output.
- **Multiple Key Support**
  - Allows each 64-bit half to be encrypted with a unique key.
- **Scoreboard Mechanism**
  - Automated verification of encryption-decryption results.
- **FIFO Integration**
  - For storing and processing intermediate data.

## ðŸ“‚ Project Structure

â”œâ”€â”€ AES_Encrypt.v # Top-level AES encryption module
â”œâ”€â”€ Decryption.v # Top-level AES decryption module
â”œâ”€â”€ AddRoundKey.v # AddRoundKey operation
â”œâ”€â”€ sub_bytes.v # SubBytes transformation
â”œâ”€â”€ InvSubByte.v # Inverse SubBytes
â”œâ”€â”€ ShiftRows.v # ShiftRows transformation
â”œâ”€â”€ InverseShiftRows.v # Inverse ShiftRows
â”œâ”€â”€ Mix_columns.v # MixColumns transformation
â”œâ”€â”€ InvMixColumn.v # Inverse MixColumns
â”œâ”€â”€ FIFO.v # FIFO buffer
â”œâ”€â”€ ScoreBoard.v # Scoreboard for verification
â”‚
â”œâ”€â”€ aes.v # AES core integration
â”œâ”€â”€ design.v # High-level design wrapper
â”‚
â”œâ”€â”€ AES_tb.v # AES encryption testbench
â”œâ”€â”€ testbench.v # General-purpose testbench
â”œâ”€â”€ unique_key_tb.v # Testbench for multiple unique keys
â”œâ”€â”€ multiple_key_tb.v # Testbench for multiple key scenario
â”œâ”€â”€ FIFO_tb.v # FIFO testbench

## ðŸ”¹ How It Works
### 1. **Encryption Flow**
1. Input 128-bit plaintext.
2. Data splitter divides into two 64-bit blocks.
3. Each block is encrypted via AES core (can use same or different keys).
4. Encrypted blocks are combined into a 128-bit ciphertext.

### 2. **Decryption Flow**
1. Input 128-bit ciphertext.
2. Splits into two encrypted halves.
3. Each block is decrypted via AES decryption core.
4. Outputs the original 128-bit plaintext.

### 3. **Scoreboard**
- Compares decrypted output with original plaintext.
- Reports pass/fail for each test case.

## AES Encryption Process Diagram

![AES Encryption Diagram](AES_encryption_diagram.png)
