verilog xil_defaultlib --include "/home/tudor/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../karatsuba.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../karatsuba.gen/sources_1/bd/design_1/ipshared/aed8/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_3/sim/design_1_processing_system7_0_3.v" \
"../../../bd/design_1/ipshared/76c7/hdl/axis_multiplier_v1_0_S00_AXIS.v" \
"../../../bd/design_1/ipshared/76c7/hdl/axis_multiplier_v1_0_M00_AXIS.v" \
"../../../bd/design_1/ipshared/76c7/hdl/axis_multiplier_v1_0.v" \
"../../../../karatsuba.gen/sources_1/bd/design_1/ipshared/76c7/hdl/multiplier.v" \
"../../../../karatsuba.gen/sources_1/bd/design_1/ipshared/76c7/hdl/sync_fifo.v" \
"../../../../karatsuba.gen/sources_1/bd/design_1/ipshared/76c7/hdl/karatsuba_mul_rec.v" \
"../../../bd/design_1/ip/design_1_axis_multiplier_0_1/sim/design_1_axis_multiplier_0_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
