#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Mon Jan 05 18:55:53 2015
# Process ID: 4976
# Log file: C:/Users/hthink/Desktop/Minisys_new/vivado.log
# Journal file: C:/Users/hthink/Desktop/Minisys_new\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from E:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [E:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project {C:\Users\hthink\Desktop\Minisys_new\Minisys_new.xpr}
INFO: [Project 1-313] Project file moved from 'F:/Xilinx/Vivado_Workspace/Minisys_new' since last save.
Import path for source C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/new/memori.v: Could not find the file 'C:/Users/Live/Desktop/Minisys/Minisys.srcs/sources_1/new/memori.v', nor could it be found using path 'F:/Live/Desktop/Minisys/Minisys.srcs/sources_1/new/memori.v'.
Import path for source C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/new/ioread.v: Could not find the file 'C:/Users/Live/Desktop/Minisys/Minisys.srcs/sources_1/new/ioread.v', nor could it be found using path 'F:/Live/Desktop/Minisys/Minisys.srcs/sources_1/new/ioread.v'.
Import path for source C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Ifect32.v: Could not find the file 'C:/Users/hthink/Desktop/Minisys_new/Ifect32.v', nor could it be found using path 'F:/Xilinx/Vivado_Workspace/Minisys_new/Ifect32.v'.
Import path for source C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v: Could not find the file 'C:/Users/hthink/Desktop/Minisys_new/Idecode32.v', nor could it be found using path 'F:/Xilinx/Vivado_Workspace/Minisys_new/Idecode32.v'.
Import path for source C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Execute32.v: Could not find the file 'C:/Users/hthink/Desktop/Minisys_new/Execute32.v', nor could it be found using path 'F:/Xilinx/Vivado_Workspace/Minisys_new/Execute32.v'.
Import path for source C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/dmemory32.v: Could not find the file 'C:/Users/hthink/Desktop/Minisys_new/dmemory32.v', nor could it be found using path 'F:/Xilinx/Vivado_Workspace/Minisys_new/dmemory32.v'.
Import path for source C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/control32.v: Could not find the file 'C:/Users/hthink/Desktop/Minisys_new/control32.v', nor could it be found using path 'F:/Xilinx/Vivado_Workspace/Minisys_new/control32.v'.
Import path for source C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v: Could not find the file 'C:/Users/hthink/Desktop/Minisys_new/minisys.v', nor could it be found using path 'F:/Xilinx/Vivado_Workspace/Minisys_new/minisys.v'.
Import path for source C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/new/wtd16.v: Could not find the file 'C:/Users/Live/Desktop/Minisys/Minisys.srcs/sources_1/new/wtd16.v', nor could it be found using path 'F:/Live/Desktop/Minisys/Minisys.srcs/sources_1/new/wtd16.v'.
Import path for source C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/new/UART16.v: Could not find the file 'C:/Users/Live/Desktop/Minisys/Minisys.srcs/sources_1/new/UART16.v', nor could it be found using path 'F:/Live/Desktop/Minisys/Minisys.srcs/sources_1/new/UART16.v'.
Import path for source C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/new/pmw16.v: Could not find the file 'C:/Users/Live/Desktop/Minisys/Minisys.srcs/sources_1/new/pmw16.v', nor could it be found using path 'F:/Live/Desktop/Minisys/Minisys.srcs/sources_1/new/pmw16.v'.
Import path for source C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/new/led16.v: Could not find the file 'C:/Users/Live/Desktop/Minisys/Minisys.srcs/sources_1/new/led16.v', nor could it be found using path 'F:/Live/Desktop/Minisys/Minisys.srcs/sources_1/new/led16.v'.
Import path for source C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/new/key16.v: Could not find the file 'C:/Users/Live/Desktop/Minisys/Minisys.srcs/sources_1/new/key16.v', nor could it be found using path 'F:/Live/Desktop/Minisys/Minisys.srcs/sources_1/new/key16.v'.
Import path for source C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/new/init32.v: Could not find the file 'C:/Users/Live/Desktop/Minisys/Minisys.srcs/sources_1/new/init32.v', nor could it be found using path 'F:/Live/Desktop/Minisys/Minisys.srcs/sources_1/new/init32.v'.
Import path for source C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/new/ctc16.v: Could not find the file 'C:/Users/Live/Desktop/Minisys/Minisys.srcs/sources_1/new/ctc16.v', nor could it be found using path 'F:/Live/Desktop/Minisys/Minisys.srcs/sources_1/new/ctc16.v'.
Import path for source C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sim_1/imports/Minisys_new/IFect32_sim.v: Could not find the file 'C:/Users/hthink/Desktop/Minisys_new/IFect32_sim.v', nor could it be found using path 'F:/Xilinx/Vivado_Workspace/Minisys_new/IFect32_sim.v'.
Import path for source C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sim_1/imports/Minisys_new/Idecode32_sim.v: Could not find the file 'C:/Users/hthink/Desktop/Minisys_new/Idecode32_sim.v', nor could it be found using path 'F:/Xilinx/Vivado_Workspace/Minisys_new/Idecode32_sim.v'.
Import path for source C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sim_1/imports/Minisys_new/execute32_sim.v: Could not find the file 'C:/Users/hthink/Desktop/Minisys_new/execute32_sim.v', nor could it be found using path 'F:/Xilinx/Vivado_Workspace/Minisys_new/execute32_sim.v'.
Import path for source C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sim_1/imports/Minisys_new/dememory32_sim.v: Could not find the file 'C:/Users/hthink/Desktop/Minisys_new/dememory32_sim.v', nor could it be found using path 'F:/Xilinx/Vivado_Workspace/Minisys_new/dememory32_sim.v'.
Import path for source C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sim_1/imports/Minisys_new/control32_sim.v: Could not find the file 'C:/Users/hthink/Desktop/Minisys_new/control32_sim.v', nor could it be found using path 'F:/Xilinx/Vivado_Workspace/Minisys_new/control32_sim.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2013.4/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 843.625 ; gain = 44.066
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'IFect32_sim.v' to 'C:/Users/hthink/Desktop/Minisys_new/Minisys_new.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'all_sim.v' to 'C:/Users/hthink/Desktop/Minisys_new/Minisys_new.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'Idecode32_sim.v' to 'C:/Users/hthink/Desktop/Minisys_new/Minisys_new.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'execute32_sim.v' to 'C:/Users/hthink/Desktop/Minisys_new/Minisys_new.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'dememory32_sim.v' to 'C:/Users/hthink/Desktop/Minisys_new/Minisys_new.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'control32_sim.v' to 'C:/Users/hthink/Desktop/Minisys_new/Minisys_new.sim/sim_1/behav'
Exported 'C:/Users/hthink/Desktop/Minisys_new/Minisys_new.sim/sim_1/behav/ram.mif'
Exported 'C:/Users/hthink/Desktop/Minisys_new/Minisys_new.sim/sim_1/behav/program.mif'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L blk_mem_gen_v8_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot Minisys_new_sim_behav --prj C:/Users/hthink/Desktop/Minisys_new/Minisys_new.sim/sim_1/behav/Minisys_new_sim.prj   work.Minisys_new_sim   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L blk_mem_gen_v8_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot Minisys_new_sim_behav --prj C:/Users/hthink/Desktop/Minisys_new/Minisys_new.sim/sim_1/behav/Minisys_new_sim.prj work.Minisys_new_sim work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "c:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/ip/program/blk_mem_gen_v8_1/simulation/blk_mem_gen_v8_1.v" into library blk_mem_gen_v8_1
INFO: [VRFC 10-165] Analyzing Verilog file "c:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/ip/program/sim/program.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "c:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/ip/ram/sim/ram.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/new/memori.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/new/ioread.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Ifect32.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Execute32.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/dmemory32.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/control32.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sim_1/new/Minisys_new_sim.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_1.BLK_MEM_GEN_v8_1_output_stage(C_...
Compiling module blk_mem_gen_v8_1.BLK_MEM_GEN_v8_1_softecc_output_...
Compiling module blk_mem_gen_v8_1.BLK_MEM_GEN_v8_1_mem_module(C_CO...
Compiling module blk_mem_gen_v8_1.blk_mem_gen_v8_1(C_FAMILY="artix...
Compiling module work.program
Compiling module work.Ifect32
Compiling module work.control32
Compiling module work.Idecode32
Compiling module work.Execute32
Compiling module blk_mem_gen_v8_1.BLK_MEM_GEN_v8_1_mem_module(C_CO...
Compiling module blk_mem_gen_v8_1.blk_mem_gen_v8_1(C_FAMILY="artix...
Compiling module work.ram
Compiling module work.dmemory32
Compiling module work.memorio
Compiling module work.ioread
Compiling module work.minisys
Compiling module work.Minisys_new_sim
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Minisys_new_sim_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "Minisys_new_sim_behav -key {Behavioral:sim_1:Functional:Minisys_new_sim} -tclbatch {Minisys_new_sim.tcl} -log {Minisys_new_sim_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_new_sim.minisys1.ifetch.Rom.inst.native_mem_module.blk_mem_gen_v8_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_new_sim.minisys1.dmemory.ram1.inst.native_mem_module.blk_mem_gen_v8_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 942.949 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'Minisys_new_sim_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 942.949 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 942.949 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
add_bp C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Ifect32.v 95
remove_bps -file C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Ifect32.v -line 95
add_bp C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Ifect32.v 95
remove_bps -file C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Ifect32.v -line 95
add_bp C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Ifect32.v 95
remove_bps -file C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Ifect32.v -line 95
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'IFect32_sim.v' to 'C:/Users/hthink/Desktop/Minisys_new/Minisys_new.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'all_sim.v' to 'C:/Users/hthink/Desktop/Minisys_new/Minisys_new.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'Idecode32_sim.v' to 'C:/Users/hthink/Desktop/Minisys_new/Minisys_new.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'execute32_sim.v' to 'C:/Users/hthink/Desktop/Minisys_new/Minisys_new.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'dememory32_sim.v' to 'C:/Users/hthink/Desktop/Minisys_new/Minisys_new.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'control32_sim.v' to 'C:/Users/hthink/Desktop/Minisys_new/Minisys_new.sim/sim_1/behav'
Exported 'C:/Users/hthink/Desktop/Minisys_new/Minisys_new.sim/sim_1/behav/ram.mif'
Exported 'C:/Users/hthink/Desktop/Minisys_new/Minisys_new.sim/sim_1/behav/program.mif'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L blk_mem_gen_v8_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot Minisys_new_sim_behav --prj C:/Users/hthink/Desktop/Minisys_new/Minisys_new.sim/sim_1/behav/Minisys_new_sim.prj   work.Minisys_new_sim   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L blk_mem_gen_v8_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot Minisys_new_sim_behav --prj C:/Users/hthink/Desktop/Minisys_new/Minisys_new.sim/sim_1/behav/Minisys_new_sim.prj work.Minisys_new_sim work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "c:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/ip/program/blk_mem_gen_v8_1/simulation/blk_mem_gen_v8_1.v" into library blk_mem_gen_v8_1
INFO: [VRFC 10-165] Analyzing Verilog file "c:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/ip/program/sim/program.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "c:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/ip/ram/sim/ram.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/new/memori.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/new/ioread.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Ifect32.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Execute32.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/dmemory32.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/control32.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/hthink/Desktop/Minisys_new/Minisys_new.srcs/sim_1/new/Minisys_new_sim.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_1.BLK_MEM_GEN_v8_1_output_stage(C_...
Compiling module blk_mem_gen_v8_1.BLK_MEM_GEN_v8_1_softecc_output_...
Compiling module blk_mem_gen_v8_1.BLK_MEM_GEN_v8_1_mem_module(C_CO...
Compiling module blk_mem_gen_v8_1.blk_mem_gen_v8_1(C_FAMILY="artix...
Compiling module work.program
Compiling module work.Ifect32
Compiling module work.control32
Compiling module work.Idecode32
Compiling module work.Execute32
Compiling module blk_mem_gen_v8_1.BLK_MEM_GEN_v8_1_mem_module(C_CO...
Compiling module blk_mem_gen_v8_1.blk_mem_gen_v8_1(C_FAMILY="artix...
Compiling module work.ram
Compiling module work.dmemory32
Compiling module work.memorio
Compiling module work.ioread
Compiling module work.minisys
Compiling module work.Minisys_new_sim
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Minisys_new_sim_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "Minisys_new_sim_behav -key {Behavioral:sim_1:Functional:Minisys_new_sim} -tclbatch {Minisys_new_sim.tcl} -log {Minisys_new_sim_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_new_sim.minisys1.ifetch.Rom.inst.native_mem_module.blk_mem_gen_v8_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_new_sim.minisys1.dmemory.ram1.inst.native_mem_module.blk_mem_gen_v8_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1038.035 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'Minisys_new_sim_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 1038.035 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1041.219 ; gain = 3.184
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1138.809 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 05 21:06:39 2015...
