
*** Running vivado
    with args -log dedicated_processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dedicated_processor.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source dedicated_processor.tcl -notrace
Command: synth_design -top dedicated_processor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13004
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1106.277 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dedicated_processor' [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/new/dedicated_processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'controlunit' [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/new/dedicated_processor.v:75]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
	Parameter S4 bound to: 4 - type: integer 
	Parameter S5 bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/new/dedicated_processor.v:101]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/new/dedicated_processor.v:134]
INFO: [Synth 8-6155] done synthesizing module 'controlunit' (1#1) [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/new/dedicated_processor.v:75]
INFO: [Synth 8-6157] synthesizing module 'datapath' [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/new/dedicated_processor.v:191]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/new/dedicated_processor.v:264]
INFO: [Synth 8-226] default block is never used [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/new/dedicated_processor.v:271]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (2#1) [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/new/dedicated_processor.v:264]
INFO: [Synth 8-6157] synthesizing module 'register' [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/new/dedicated_processor.v:284]
INFO: [Synth 8-6155] done synthesizing module 'register' (3#1) [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/new/dedicated_processor.v:284]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/new/dedicated_processor.v:303]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/new/dedicated_processor.v:303]
INFO: [Synth 8-6157] synthesizing module 'comparator' [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/new/dedicated_processor.v:311]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (5#1) [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/new/dedicated_processor.v:311]
INFO: [Synth 8-6157] synthesizing module 'out_register' [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/new/dedicated_processor.v:320]
INFO: [Synth 8-6155] done synthesizing module 'out_register' (6#1) [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/new/dedicated_processor.v:320]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (7#1) [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/new/dedicated_processor.v:191]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/imports/new/fnd_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/imports/new/fnd_controller.v:90]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (8#1) [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/imports/new/fnd_controller.v:90]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/imports/new/fnd_controller.v:76]
INFO: [Synth 8-6155] done synthesizing module 'counter' (9#1) [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/imports/new/fnd_controller.v:76]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/imports/new/fnd_controller.v:152]
INFO: [Synth 8-226] default block is never used [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/imports/new/fnd_controller.v:158]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (10#1) [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/imports/new/fnd_controller.v:152]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/imports/new/fnd_controller.v:117]
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (11#1) [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/imports/new/fnd_controller.v:117]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/imports/new/fnd_controller.v:132]
INFO: [Synth 8-226] default block is never used [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/imports/new/fnd_controller.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (12#1) [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/imports/new/fnd_controller.v:132]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/imports/new/fnd_controller.v:169]
INFO: [Synth 8-226] default block is never used [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/imports/new/fnd_controller.v:176]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (13#1) [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/imports/new/fnd_controller.v:169]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (14#1) [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/imports/new/fnd_controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dedicated_processor' (15#1) [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/sources_1/new/dedicated_processor.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1106.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1106.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1106.277 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1106.277 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dedicated_processor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dedicated_processor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1165.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1165.348 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1165.348 ; gain = 59.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1165.348 ; gain = 59.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1165.348 ; gain = 59.070
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'controlunit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                           000001 |                              000
                      S1 |                           000010 |                              001
                      S2 |                           000100 |                              010
                      S3 |                           001000 |                              011
                      S4 |                           010000 |                              100
                      S5 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'controlunit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1165.348 ; gain = 59.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1187.836 ; gain = 81.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1189.848 ; gain = 83.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1195.715 ; gain = 89.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1207.812 ; gain = 101.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1223.578 ; gain = 117.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1223.578 ; gain = 117.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1223.578 ; gain = 117.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1223.578 ; gain = 117.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1223.578 ; gain = 117.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1223.578 ; gain = 117.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    45|
|3     |LUT1   |     9|
|4     |LUT2   |   124|
|5     |LUT3   |    51|
|6     |LUT4   |    65|
|7     |LUT5   |    38|
|8     |LUT6   |    98|
|9     |FDCE   |    73|
|10    |FDPE   |     1|
|11    |IBUF   |     2|
|12    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1223.578 ; gain = 117.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1223.578 ; gain = 58.230
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1223.578 ; gain = 117.301
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1235.680 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1235.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1235.688 ; gain = 129.410
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/harman_Verilog/1206_1to10_add_lector/1206_1to10_add_lector.runs/synth_1/dedicated_processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dedicated_processor_utilization_synth.rpt -pb dedicated_processor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  6 11:34:37 2024...
