
---------- Begin Simulation Statistics ----------
final_tick                                83565814000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  52329                       # Simulator instruction rate (inst/s)
host_mem_usage                                 971880                       # Number of bytes of host memory used
host_op_rate                                   105286                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1911.00                       # Real time elapsed on the host
host_tick_rate                               43728871                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     201200649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083566                       # Number of seconds simulated
sim_ticks                                 83565814000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 103409715                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 60750234                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     201200649                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.671316                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.671316                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   3391613                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1679478                       # number of floating regfile writes
system.cpu.idleCycles                        10432953                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              2740838                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 24242719                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.467372                       # Inst execution rate
system.cpu.iew.exec_refs                     54012467                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   19796815                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 8486520                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              37081883                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               3698                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            155864                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             21615762                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           265713378                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              34215652                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3791743                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             245244213                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  43116                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1824020                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2390082                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1878862                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          30602                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      2132757                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         608081                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 264026151                       # num instructions consuming a value
system.cpu.iew.wb_count                     243181117                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.639317                       # average fanout of values written-back
system.cpu.iew.wb_producers                 168796370                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.455028                       # insts written-back per cycle
system.cpu.iew.wb_sent                      244012473                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                374080222                       # number of integer regfile reads
system.cpu.int_regfile_writes               195481660                       # number of integer regfile writes
system.cpu.ipc                               0.598331                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.598331                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3603241      1.45%      1.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             188657817     75.76%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               282831      0.11%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                152446      0.06%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              125099      0.05%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  1      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                24248      0.01%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               400277      0.16%     77.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   66      0.00%     77.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               127242      0.05%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              376615      0.15%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              13924      0.01%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               9      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               6      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             109      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             52      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             34311357     13.78%     91.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            18814752      7.56%     99.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          715100      0.29%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1430671      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              249035960                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 3487228                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             6830205                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3135244                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            4732199                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3320870                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013335                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2829978     85.22%     85.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      5      0.00%     85.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  28481      0.86%     86.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    466      0.01%     86.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   944      0.03%     86.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  292      0.01%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 193594      5.83%     91.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                117113      3.53%     95.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             48083      1.45%     96.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           101914      3.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              245266361                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          651585461                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    240045873                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         325523406                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  265692181                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 249035960                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               21197                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        64512699                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            324204                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          13370                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     70910319                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     156698676                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.589267                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.231829                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            88410827     56.42%     56.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            11471817      7.32%     63.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12166922      7.76%     71.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11404333      7.28%     78.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10271891      6.56%     85.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8412247      5.37%     90.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8121640      5.18%     95.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4373331      2.79%     98.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2065668      1.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       156698676                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.490059                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1118153                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1911208                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             37081883                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            21615762                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               106513566                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        167131629                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1569942                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   111                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       189046                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        386274                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        70157                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          133                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4918655                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2897                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9838946                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3030                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                30951580                       # Number of BP lookups
system.cpu.branchPred.condPredicted          21370246                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2857317                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13280764                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10742707                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             80.889224                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2761579                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              39431                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1348228                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             510814                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           837414                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       360571                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        64115258                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            7827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2352065                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    147149106                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.367325                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.338415                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        92187375     62.65%     62.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        13046279      8.87%     71.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8617694      5.86%     77.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        13265711      9.02%     86.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         4124685      2.80%     89.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2340008      1.59%     90.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2133727      1.45%     92.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1348309      0.92%     93.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        10085318      6.85%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    147149106                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              201200649                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    44727849                       # Number of memory references committed
system.cpu.commit.loads                      28062285                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        4584                       # Number of memory barriers committed
system.cpu.commit.branches                   20806579                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2470067                       # Number of committed floating point instructions.
system.cpu.commit.integer                   198196507                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2041639                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      2134652      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    152981825     76.03%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       267686      0.13%     77.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       142996      0.07%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       105110      0.05%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        20062      0.01%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       354750      0.18%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       109018      0.05%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       350255      0.17%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         6127      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     27651913     13.74%     91.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15638360      7.77%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       410372      0.20%     99.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1027204      0.51%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    201200649                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      10085318                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     46529921                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46529921                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     46566320                       # number of overall hits
system.cpu.dcache.overall_hits::total        46566320                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1432705                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1432705                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1435364                       # number of overall misses
system.cpu.dcache.overall_misses::total       1435364                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35737933974                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35737933974                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35737933974                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35737933974                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     47962626                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     47962626                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48001684                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48001684                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029871                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029871                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029902                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029902                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 24944.377226                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24944.377226                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24898.167973                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24898.167973                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       218024                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          377                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8285                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.315510                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    75.400000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       535624                       # number of writebacks
system.cpu.dcache.writebacks::total            535624                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       491173                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       491173                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       491173                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       491173                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       941532                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       941532                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       942829                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       942829                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21677931481                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21677931481                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21733605981                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21733605981                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019631                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019631                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019642                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019642                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23024.104843                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23024.104843                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23051.482274                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23051.482274                       # average overall mshr miss latency
system.cpu.dcache.replacements                 941785                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     30108931                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30108931                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1183810                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1183810                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  26363089500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  26363089500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     31292741                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     31292741                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037830                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037830                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22269.696573                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22269.696573                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       488677                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       488677                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       695133                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       695133                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12614175000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12614175000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022214                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022214                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18146.419462                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18146.419462                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16420990                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16420990                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       248895                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       248895                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9374844474                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9374844474                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014931                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014931                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37665.861002                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37665.861002                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2496                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2496                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       246399                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       246399                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9063756481                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9063756481                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014781                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014781                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36784.875267                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36784.875267                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        36399                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         36399                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         2659                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2659                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        39058                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        39058                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.068078                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.068078                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1297                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1297                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     55674500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     55674500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.033207                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.033207                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 42925.597533                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42925.597533                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83565814000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.803714                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47509311                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            942297                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.418616                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.803714                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999617                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          96945665                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         96945665                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83565814000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 90458776                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              20431564                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  41492435                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1925819                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                2390082                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             10821486                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                521774                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              282519790                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2454616                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    34216757                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    19801394                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        333253                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         48685                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83565814000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  83565814000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83565814000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           95116290                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      146898095                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    30951580                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14015100                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      58626539                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 5801072                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        164                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 6841                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         46926                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           50                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         1330                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  23031030                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1751978                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          156698676                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.879331                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.160708                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                110585856     70.57%     70.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2373292      1.51%     72.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2604693      1.66%     73.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2168552      1.38%     75.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  3044954      1.94%     77.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  3333751      2.13%     79.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3064341      1.96%     81.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  3020150      1.93%     83.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 26503087     16.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            156698676                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.185193                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.878937                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     18678832                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18678832                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     18678832                       # number of overall hits
system.cpu.icache.overall_hits::total        18678832                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4352187                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4352187                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4352187                       # number of overall misses
system.cpu.icache.overall_misses::total       4352187                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  57826717442                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  57826717442                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  57826717442                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  57826717442                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     23031019                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     23031019                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     23031019                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     23031019                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.188971                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.188971                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.188971                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.188971                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13286.818200                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13286.818200                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13286.818200                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13286.818200                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        21177                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1454                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    14.564649                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3976641                       # number of writebacks
system.cpu.icache.writebacks::total           3976641                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       374498                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       374498                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       374498                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       374498                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3977689                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3977689                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3977689                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3977689                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  50970351955                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  50970351955                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  50970351955                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  50970351955                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.172710                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.172710                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.172710                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.172710                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12814.061621                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12814.061621                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12814.061621                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12814.061621                       # average overall mshr miss latency
system.cpu.icache.replacements                3976641                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     18678832                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18678832                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4352187                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4352187                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  57826717442                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  57826717442                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     23031019                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     23031019                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.188971                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.188971                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13286.818200                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13286.818200                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       374498                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       374498                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3977689                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3977689                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  50970351955                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  50970351955                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.172710                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.172710                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12814.061621                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12814.061621                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83565814000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.622454                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22656521                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3977689                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.695901                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.622454                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999263                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999263                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          305                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          200                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          50039727                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         50039727                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83565814000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    23039816                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        422715                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83565814000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  83565814000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83565814000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2795451                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 9019595                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                21537                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               30602                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                4950198                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                59331                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   6038                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  83565814000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                2390082                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 91947174                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                12329907                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4450                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  41788899                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               8238164                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              276933564                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                123216                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 632914                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 391829                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                6947474                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              12                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           294413412                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   683023654                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                432063496                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   3998700                       # Number of floating rename lookups
system.cpu.rename.committedMaps             214580217                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 79833134                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     103                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  84                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4756002                       # count of insts added to the skid buffer
system.cpu.rob.reads                        402206860                       # The number of ROB reads
system.cpu.rob.writes                       540255586                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  201200649                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3934410                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               787525                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4721935                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3934410                       # number of overall hits
system.l2.overall_hits::.cpu.data              787525                       # number of overall hits
system.l2.overall_hits::total                 4721935                       # number of overall hits
system.l2.demand_misses::.cpu.inst              42479                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             154772                       # number of demand (read+write) misses
system.l2.demand_misses::total                 197251                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             42479                       # number of overall misses
system.l2.overall_misses::.cpu.data            154772                       # number of overall misses
system.l2.overall_misses::total                197251                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   3307762000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11821862500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15129624500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   3307762000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11821862500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15129624500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3976889                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           942297                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4919186                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3976889                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          942297                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4919186                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.010681                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.164250                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.040098                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.010681                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.164250                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.040098                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77868.170155                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76382.436746                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76702.396946                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77868.170155                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76382.436746                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76702.396946                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              108049                       # number of writebacks
system.l2.writebacks::total                    108049                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  16                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 16                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         42464                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        154771                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            197235                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        42464                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       154771                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           197235                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2874455500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10247831500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13122287000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2874455500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10247831500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13122287000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.010678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.164249                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.040095                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.010678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.164249                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.040095                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67691.585814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66212.866105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66531.229244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67691.585814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66212.866105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66531.229244                       # average overall mshr miss latency
system.l2.replacements                         191049                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       535624                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           535624                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       535624                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       535624                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3974172                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3974172                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3974172                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3974172                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          653                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           653                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              531                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  531                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data          534                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              534                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.005618                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.005618                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        40500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        40500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.005618                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.005618                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            151459                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                151459                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           94877                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               94877                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6997728500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6997728500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        246336                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            246336                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.385153                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.385153                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73755.794344                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73755.794344                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        94877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          94877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6031471250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6031471250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.385153                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.385153                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63571.479389                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63571.479389                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3934410                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3934410                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        42479                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            42479                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   3307762000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3307762000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3976889                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3976889                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.010681                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010681                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77868.170155                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77868.170155                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        42464                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        42464                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2874455500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2874455500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.010678                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010678                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67691.585814                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67691.585814                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        636066                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            636066                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        59895                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           59895                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4824134000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4824134000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       695961                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        695961                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.086061                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.086061                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80543.183905                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80543.183905                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        59894                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        59894                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4216360250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4216360250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.086059                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.086059                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70397.038935                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70397.038935                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83565814000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8174.003539                       # Cycle average of tags in use
system.l2.tags.total_refs                     9832350                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    199241                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     49.349030                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     192.546434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3163.412277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4818.044828                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.386159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.588140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997803                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3656                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3283                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  78863417                       # Number of tag accesses
system.l2.tags.data_accesses                 78863417                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83565814000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    108049.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     42464.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    154408.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000451289750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6365                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6365                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              513984                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101785                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      197235                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     108049                       # Number of write requests accepted
system.mem_ctrls.readBursts                    197235                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   108049                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    363                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.69                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                197235                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               108049                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  165501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   23193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.928987                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.754224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     95.871146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6363     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6365                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.972035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.939850                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.050951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3340     52.47%     52.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      1.48%     53.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2729     42.88%     96.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              179      2.81%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.27%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6365                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   23232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12623040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6915136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    151.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     82.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83564001500                       # Total gap between requests
system.mem_ctrls.avgGap                     273725.45                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2717696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      9882112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6913728                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 32521624.213461261243                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 118255438.761118263006                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 82733927.536444500089                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        42464                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       154771                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       108049                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1473089000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5143616500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1978248321000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34690.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33233.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18308807.31                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2717696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      9905344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12623040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2717696                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2717696                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6915136                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6915136                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        42464                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       154771                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         197235                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       108049                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        108049                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     32521624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    118533447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        151055071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     32521624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     32521624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     82750777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        82750777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     82750777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     32521624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    118533447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       233805848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               196872                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              108027                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13091                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11646                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12090                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12049                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12778                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        15188                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13934                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11565                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11428                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11660                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10418                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10892                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13547                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6891                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6862                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6172                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6675                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6131                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6580                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7157                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6401                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6507                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6159                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7766                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2925355500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             984360000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6616705500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14859.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33609.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              110389                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              56076                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            56.07                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.91                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       138433                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   140.959684                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   103.683872                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   161.101494                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        80182     57.92%     57.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        39227     28.34%     86.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10211      7.38%     93.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3388      2.45%     96.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1537      1.11%     97.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          816      0.59%     97.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          520      0.38%     98.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          327      0.24%     98.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2225      1.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       138433                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12599808                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6913728                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              150.777063                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               82.733928                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.82                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               54.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83565814000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       499293060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       265380555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      715563660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     277625700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6596316480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  28105967550                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   8421089760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   44881236765                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   537.076522                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  21620327750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2790320000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  59155166250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       489125700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       259972680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      690102420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     286275240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6596316480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  28265912400                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   8286399360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   44874104280                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   536.991171                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  21265114250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2790320000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  59510379750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83565814000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             102358                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       108049                       # Transaction distribution
system.membus.trans_dist::CleanEvict            80987                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq             94877                       # Transaction distribution
system.membus.trans_dist::ReadExResp            94877                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        102358                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       583509                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       583509                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 583509                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     19538176                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     19538176                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                19538176                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            197238                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  197238    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              197238                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83565814000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           204617500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          246543750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4673650                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       643673                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3976641                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          489161                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             534                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            534                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           246336                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          246336                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3977689                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       695961                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     11931219                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2827447                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              14758666                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    509025920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     94586944                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              603612864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          191849                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6966336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5111569                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014358                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.119180                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5038310     98.57%     98.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  73126      1.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    133      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5111569                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83565814000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         9431738499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5968597364                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1414772376                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
