  Setting attribute of root '/': 'stdout_log' = genus.log.23-01-26_18-01
  Setting attribute of root '/': 'command_log' = genus.cmd.23-01-26_18-01
WARNING: This version of the tool is 1150 days old.
@genus:root: 1> set top_design fifo1_sramb
fifo1_sramb
@genus:root: 2> source ../scripts/genus.tcl
Sourcing '../scripts/genus.tcl' (Thu Jan 26 18:56:19 PST 2023)...
#@ Begin verbose source scripts/genus.tcl
@file(genus.tcl) 1: history keep 100
@file(genus.tcl) 2: set_db timing_report_fields "delay arrival transition fanout load cell timing_point"
  Setting attribute of root '/': 'timing_report_fields' = delay arrival transition fanout load cell timing_point
@file(genus.tcl) 4: source -echo -verbose ../../$top_design.design_config.tcl
Sourcing '../../fifo1_sramb.design_config.tcl' (Thu Jan 26 18:56:19 PST 2023)...
#@ Begin verbose source fifo1_sramb.design_config.tcl
@file(fifo1_sramb.design_config.tcl) 1: set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
@file(fifo1_sramb.design_config.tcl) 24: set add_ios 1
set add_ios 1
@file(fifo1_sramb.design_config.tcl) 25: set pad_design 1
set pad_design 1
@file(fifo1_sramb.design_config.tcl) 26: set design_size { 580 580  } 
set design_size { 580 580  } 
@file(fifo1_sramb.design_config.tcl) 27: set design_io_border 310
set design_io_border 310
@file(fifo1_sramb.design_config.tcl) 28: set dc_floorplanning 1
set dc_floorplanning 1
@file(fifo1_sramb.design_config.tcl) 29: set enable_dft 0
set enable_dft 0
@file(fifo1_sramb.design_config.tcl) 30: set innovus_enable_manual_macro_placement 0
set innovus_enable_manual_macro_placement 0
@file(fifo1_sramb.design_config.tcl) 32: set rtl_list [list ../rtl/$top_design.sv ]
set rtl_list [list ../rtl/$top_design.sv ]
@file(fifo1_sramb.design_config.tcl) 33: set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
@file(fifo1_sramb.design_config.tcl) 34: set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
@file(fifo1_sramb.design_config.tcl) 35: set synth_corners $slow_corner
set synth_corners $slow_corner
@file(fifo1_sramb.design_config.tcl) 36: set synth_corners_target "ss0p95v125c" 
set synth_corners_target "ss0p95v125c" 
@file(fifo1_sramb.design_config.tcl) 38: set synth_corners_slow $slow_corner
set synth_corners_slow $slow_corner
@file(fifo1_sramb.design_config.tcl) 39: set synth_corners_fast $fast_corner
set synth_corners_fast $fast_corner
@file(fifo1_sramb.design_config.tcl) 40: set slow_metal Cmax_125
set slow_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 41: set fast_metal Cmax_125
set fast_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 42: set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
@file(fifo1_sramb.design_config.tcl) 43: set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
@file(fifo1_sramb.design_config.tcl) 44: set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
@file(fifo1_sramb.design_config.tcl) 46: set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
@file(fifo1_sramb.design_config.tcl) 47: set sub_lib_type_target "saed32rvt_"
set sub_lib_type_target "saed32rvt_"
@file(fifo1_sramb.design_config.tcl) 49: set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
@file(fifo1_sramb.design_config.tcl) 57: set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef"
set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef"
@file(fifo1_sramb.design_config.tcl) 58: set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
@file(fifo1_sramb.design_config.tcl) 64: set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
@file(fifo1_sramb.design_config.tcl) 67: set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
@file(fifo1_sramb.design_config.tcl) 68: set FCL 0
set FCL 0
@file(fifo1_sramb.design_config.tcl) 69: set split_constraints 0
set split_constraints 0
#@ End verbose source fifo1_sramb.design_config.tcl
@file(genus.tcl) 6: set designs [get_db designs * ]
@file(genus.tcl) 7: if { $designs != "" } {
  delete_obj $designs
}
@file(genus.tcl) 11: source ../scripts/genus-get-timlibslefs.tcl
Sourcing '../scripts/genus-get-timlibslefs.tcl' (Thu Jan 26 18:56:19 PST 2023)...
#@ Begin verbose source scripts/genus-get-timlibslefs.tcl
@file(genus-get-timlibslefs.tcl) 9: set search_path ""
@file(genus-get-timlibslefs.tcl) 10: foreach i $lib_types { lappend search_path $i }
@file(genus-get-timlibslefs.tcl) 20: set link_library ""
@file(genus-get-timlibslefs.tcl) 21: foreach i $search_path {
  foreach k $synth_corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 32: foreach i $lib_types_target { 
   lappend search_path_target $i 
   lappend search_path $i 
}
@file(genus-get-timlibslefs.tcl) 45: set target_library ""
@file(genus-get-timlibslefs.tcl) 46: foreach i $search_path_target {
  foreach k $synth_corners_target {
      foreach m $sub_lib_type_target {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend target_library [file tail $j ]
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 58: set lef_path ""
@file(genus-get-timlibslefs.tcl) 59: foreach k $lef_types {
  foreach m $sub_lef_type {
    foreach j [glob -nocomplain $k/$m ] {
      lappend lef_path  $j 
    }
  }
}
@file(genus-get-timlibslefs.tcl) 69: lappend search_path .
#@ End verbose source scripts/genus-get-timlibslefs.tcl
@file(genus.tcl) 13: set_db init_lib_search_path $search_path
  Setting attribute of root '/': 'init_lib_search_path' = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .
@file(genus.tcl) 15: set_db library $link_library

Threads Configured:8
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 15913 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 15914 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 15915 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW1024x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 1446)
        : Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' attribute of the clock pin is set to 'true' or that the clock pin has a 'clocked_on' attribute.
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW1024x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW128x48' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 2322)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW128x48'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW128x46' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 1884)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW128x46'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 24300 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 24301 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 24302 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW128x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 2760)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW128x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 3636)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 3198)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 4950)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x46' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 4074)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x46'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x48' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 4512)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x48'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW32x50' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 5388)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW32x50'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW512x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 5826)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW512x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW512x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 6702)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW512x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW512x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 6264)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW512x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 7578)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 7140)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x34' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 8016)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x34'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 8454)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP2RW128x16' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 8892)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP2RW128x16'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP2RW128x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 9748)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP2RW128x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP2RW128x4' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 10604)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP2RW128x4'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 1766 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 1767 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 1768 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 226626 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 226627 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 226628 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)

  Message Summary for Library all 4 libraries:
  ********************************************
  Missing sequential block in the sequential cell. [LBR-526]: 36
  Missing clock pin in the sequential cell. [LBR-525]: 38
  Missing a function attribute in the output pin definition. [LBR-518]: 76
  An attribute is used before it is defined. [LBR-511]: 12
  An unsupported construct was detected in this library. [LBR-40]: 52
  ********************************************
 
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32io_wb_ss0p95v125c_2p25v' and 'saed32sramlp_ss0p75v125c_i0p75v'.
        : This is a common source of delay calculation confusion and should be avoided.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32io_wb_ss0p95v125c_2p25v.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, 125.000000) in library 'saed32sramlp_ss0p75v125c_i0p75v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32pll_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32rvt_ss0p95v125c.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_RVT'.  Ignoring the test_cell.
        : Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX2_RVT'.  Ignoring the test_cell.
  Setting attribute of root '/': 'library' = saed32io_wb_ss0p95v125c_2p25v.lib saed32sramlp_ss0p75v125c_i0p75v.lib saed32pll_ss0p95v125c_2p25v.lib saed32rvt_ss0p95v125c.lib
@file(genus.tcl) 17: set_db dft_opcg_domain_blocking true
  Setting attribute of root '/': 'dft_opcg_domain_blocking' = true
@file(genus.tcl) 19: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(genus.tcl) 22: read_hdl -language sv ../rtl/${top_design}.sv
@file(genus.tcl) 34: elaborate $top_design
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_1X_n91' between pins 'REF_CLK' and 'CLK_1X' in libcell 'PLL'.
        : The timing arc connects two pins that are already connected by a sequential arc. It is not recommended to mix combinational arcs with sequential arcs in a sequential cell.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_2X_n93' between pins 'REF_CLK' and 'CLK_2X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_4X_n95' between pins 'REF_CLK' and 'CLK_4X' in libcell 'PLL'.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX2_RVT' is a sequential timing arc.
        : The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have dual-functionality, it cannot be unmapped or automatically inferred.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX8_RVT' is a sequential timing arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX1_RVT/D' has no incoming setup arc.
        : Pin used in a next_state function must have an incoming setup timing arc. Otherwise, the library cell will be treated as a timing model.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SI' has no incoming setup arc.
  Libraries have 130 usable logic and 108 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'fifo1_sramb' from file '../rtl/fifo1_sramb.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'fifo1_sramb' with default parameters value.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 71.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 86.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[0]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[1]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[2]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[3]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[4]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[5]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[6]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[7]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'fifo1_sramb'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:   timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(genus.tcl) 38: if { [info exists enable_dft] &&  $enable_dft  } {

   if { [file exists ../../${top_design}.dft_eco.tcl] == 1 } {
      # Make eco changes like instantiating a PLL.
      source -echo -verbose ../../${top_design}.dft_eco.tcl
   } 
   # Setup DFT/OPCG dependencies.
   source -echo -verbose ../../${top_design}.dft_config.tcl
}
@file(genus.tcl) 48: if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/genus-add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
Sourcing '../scripts/genus-add_ios.tcl' (Thu Jan 26 18:56:20 PST 2023)...
#@ Begin verbose source scripts/genus-add_ios.tcl
@file(genus-add_ios.tcl) 2: proc insert_io ...
proc insert_io { port side} {
global top_design
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design 
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "b"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if {  $side == "r"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "l"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design 
   }
  }



  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_db [get_port $port ] .direction ] == "in" } {
     # Disconnect all pins related to the old port and make a new net name and connect them up to that new net.
     
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     foreach_in i $pins { 
        # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
        connect -net ${this_io}_net ${this_io}/DOUT [get_db $i .name ]
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $port $this_io/PADIO
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect 1 ${this_io}/R_EN
  } else {
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
     connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $this_io/DIN
     # This internal driver might drive to other loads other than the port.  It might drive back into other spots in the design.
     set other_receivers [get_db $pins -if ".direction==in" ]
     if {$other_receivers!=""} { 
        connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $other_receivers
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $this_io/PADIO $port
     connect 1 $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
  }
}
#@ End verbose source scripts/genus-add_ios.tcl
Sourcing '../../fifo1_sramb.add_ios.tcl' (Thu Jan 26 18:56:20 PST 2023)...
#@ Begin verbose source fifo1_sramb.add_ios.tcl
@file(fifo1_sramb.add_ios.tcl) 2: proc get_port_names ...
@file(fifo1_sramb.add_ios.tcl) 11: foreach i [get_port_names [ get_ports rdata* ] ]  {
  insert_io  $i l 
}
@file(fifo1_sramb.add_ios.tcl) 14: foreach i [ get_port_names [ get_ports wdata* ] ] {
  insert_io  $i r 
}
@file(fifo1_sramb.add_ios.tcl) 17: foreach i { rempty wfull }  {
  insert_io  $i t 
}
@file(fifo1_sramb.add_ios.tcl) 20: foreach i { rrst_n rclk rinc wrst_n wclk2x wclk winc }  {
  insert_io  $i b 
}
#@ End verbose source fifo1_sramb.add_ios.tcl
@file(genus.tcl) 55: update_names -map { {"." "_" }} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
        : If user is setting write_sv_port_wrapper = true then the port names affected by usage of change_name need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 56: update_names -map {{"[" "_"} {"]" "_"}} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 57: update_names -map {{"[" "_"} {"]" "_"}} -port_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 58: update_names -map {{"[" "_"} {"]" "_"}} -hport_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 59: update_names -inst -hnet -restricted {[} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
        : The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use new option.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
        : Add 'set_attribute ui_respects_preserve false' (legacy_ui) or 'set_db ui_respects_preserve false'(common_ui) to allow name changes on preserved objects.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 60: update_names -inst -hnet -restricted {]} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 64: sh echo "hellohere"
hellohere
@file(genus.tcl) 65: source -echo -verbose ../../constraints/${top_design}.sdc
Sourcing '../../constraints/fifo1_sramb.sdc' (Thu Jan 26 18:56:21 PST 2023)...
#@ Begin verbose source constraints/fifo1_sramb.sdc
@file(fifo1_sramb.sdc) 1: if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
@file(fifo1_sramb.sdc) 18: set wclk_period 0.80
set wclk_period 0.80
@file(fifo1_sramb.sdc) 19: set rclk_period 0.80
set rclk_period 0.80
@file(fifo1_sramb.sdc) 20: set wclk2x_period [ expr $wclk_period / 2 ]
set wclk2x_period [ expr $wclk_period / 2 ]
@file(fifo1_sramb.sdc) 22: create_clock -name "wclk" -period $wclk_period  wclk
create_clock -name "wclk" -period $wclk_period  wclk
@file(fifo1_sramb.sdc) 24: create_clock -name "rclk" -period $rclk_period rclk
create_clock -name "rclk" -period $rclk_period rclk
@file(fifo1_sramb.sdc) 27: create_clock -name "wclk2x" -period $wclk2x_period wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
@file(fifo1_sramb.sdc) 29: set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
@file(fifo1_sramb.sdc) 30: set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
@file(fifo1_sramb.sdc) 31: set_false_path -from [get_clocks wclk2x ] -to [get_clocks rclk]
set_false_path -from [get_clocks wclk2x ] -to [get_clocks rclk]
@file(fifo1_sramb.sdc) 32: set_false_path -from [get_clocks rclk ] -to [get_clocks wclk2x ]
set_false_path -from [get_clocks rclk ] -to [get_clocks wclk2x ]
@file(fifo1_sramb.sdc) 44: group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
@file(fifo1_sramb.sdc) 45: group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
@file(fifo1_sramb.sdc) 48: set_input_delay -max -1 -clock wclk2x {wdata_in[*]}
set_input_delay -max -1 -clock wclk2x {wdata_in[*]}
@file(fifo1_sramb.sdc) 49: set_input_delay -max -1 -clock rclk {rinc}
set_input_delay -max -1 -clock rclk {rinc}
@file(fifo1_sramb.sdc) 50: set_input_delay -max -1 -clock wclk {winc}
set_input_delay -max -1 -clock wclk {winc}
@file(fifo1_sramb.sdc) 53: set_input_delay -min -0.5 -clock wclk2x {wdata_in[*]}
set_input_delay -min -0.5 -clock wclk2x {wdata_in[*]}
@file(fifo1_sramb.sdc) 54: set_input_delay -min -0.5 -clock rclk {rinc}
set_input_delay -min -0.5 -clock rclk {rinc}
@file(fifo1_sramb.sdc) 55: set_input_delay -min -0.5 -clock wclk {winc}
set_input_delay -min -0.5 -clock wclk {winc}
@file(fifo1_sramb.sdc) 58: set_output_delay -max -0.95 -clock rclk {rdata[*]}
set_output_delay -max -0.95 -clock rclk {rdata[*]}
@file(fifo1_sramb.sdc) 59: set_output_delay -max -0.95 -clock rclk {rempty}
set_output_delay -max -0.95 -clock rclk {rempty}
@file(fifo1_sramb.sdc) 60: set_output_delay -max -0.95 -clock wclk {wfull}
set_output_delay -max -0.95 -clock wclk {wfull}
@file(fifo1_sramb.sdc) 62: set_output_delay -min -0.55 -clock rclk {rdata[*]}
set_output_delay -min -0.55 -clock rclk {rdata[*]}
@file(fifo1_sramb.sdc) 63: set_output_delay -min -0.55 -clock rclk {rempty}
set_output_delay -min -0.55 -clock rclk {rempty}
@file(fifo1_sramb.sdc) 64: set_output_delay -min -0.55 -clock wclk {wfull}
set_output_delay -min -0.55 -clock wclk {wfull}
@file(fifo1_sramb.sdc) 67: set_load 0.0001 [get_ports -filter "direction == out"]
set_load 0.0001 [get_ports -filter "direction == out"]
@file(fifo1_sramb.sdc) 70: set_drive 0.0001 [get_ports -filter "direction == in"]
set_drive 0.0001 [get_ports -filter "direction == in"]
@file(fifo1_sramb.sdc) 73: set_clock_latency 1 [get_clocks *clk*]
set_clock_latency 1 [get_clocks *clk*]
@file(fifo1_sramb.sdc) 75: set_clock_uncertainty -setup 0.01 [get_clocks *clk*]
set_clock_uncertainty -setup 0.01 [get_clocks *clk*]
@file(fifo1_sramb.sdc) 76: set_clock_uncertainty -hold 0.005 [get_clocks *clk*]
set_clock_uncertainty -hold 0.005 [get_clocks *clk*]
@file(fifo1_sramb.sdc) 78: set_clock_transition 0.33 [get_clocks *clk*]
set_clock_transition 0.33 [get_clocks *clk*]
#@ End verbose source constraints/fifo1_sramb.sdc
@file(genus.tcl) 67: set_dont_use [get_lib_cells */DELLN* ]
@file(genus.tcl) 69: syn_gen
  Libraries have 127 usable logic and 108 usable sequential lib-cells.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 11 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'fifo1_sramb' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config:  at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'fifo1_sramb':
          sop(2) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'fifo1_sramb'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_16'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_16'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'fifo1_sramb'.
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: fifo1_sramb, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.027s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                                                                Message Text                                                                                                  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-362    |Info    |    2 |Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity list.                                                                                                              |
| CDFG-372    |Info    |    5 |Bitwidth mismatch in assignment.                                                                                                                                                                              |
|             |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For  |
|             |        |      | example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit          |
|             |        |      | assignment.                                                                                                                                                                                                  |
| CDFG-472    |Warning |    2 |Unreachable statements for case item.                                                                                                                                                                         |
| CDFG-500    |Info    |    1 |Unused module input port.                                                                                                                                                                                     |
|             |        |      |In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.                                                             |
| CDFG-769    |Info    |    2 |Identified sum-of-products logic to be optimized during syn_generic.                                                                                                                                          |
| CDFG-818    |Warning |    1 |Using default parameter value for module elaboration.                                                                                                                                                         |
| CDFG2G-622  |Warning |    8 |Signal or variable has multiple drivers.                                                                                                                                                                      |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                                                                                            |
| CHNM-102    |Info    |  468 |Changed names successfully.                                                                                                                                                                                   |
| CHNM-107    |Warning |    2 |Option 'convert_string' is obsolete.                                                                                                                                                                          |
|             |        |      |The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use new option.                                            |
| CHNM-108    |Warning |    6 |Port names affected by change_names do not automatically get updated in written out SV wrapper module.                                                                                                        |
|             |        |      |If user is setting write_sv_port_wrapper = true then the port names affected by usage of change_name need to be updated manually in the written out SV wrapper module.                                        |
| CHNM-110    |Warning |   66 |Failed to change names.                                                                                                                                                                                       |
|             |        |      |Add 'set_attribute ui_respects_preserve false' (legacy_ui) or 'set_db ui_respects_preserve false'(common_ui) to allow name changes on preserved objects.                                                      |
| CWD-19      |Info    |   14 |An implementation was inferred.                                                                                                                                                                               |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                                                                                                    |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                                               |
| DPOPT-3     |Info    |    2 |Implementing datapath configurations.                                                                                                                                                                         |
| DPOPT-4     |Info    |    2 |Done implementing datapath configurations.                                                                                                                                                                    |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                                                 |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                                                                                                           |
| ELAB-2      |Info    |    5 |Elaborating Subdesign.                                                                                                                                                                                        |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                                                                                                      |
| ELABUTL-132 |Info    |    8 |Unused instance port.                                                                                                                                                                                         |
|             |        |      |Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.                                                                                                  |
| GLO-34      |Info    |    2 |Deleting instances not driving any primary outputs.                                                                                                                                                           |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical  |
|             |        |      | instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the    |
|             |        |      | 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                                                                                                      |
| GLO-42      |Info    |    2 |Equivalent sequential instances have been merged.                                                                                                                                                             |
|             |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.                 |
| LBR-126     |Warning |    3 |Found a combinational arc in a sequential cell.                                                                                                                                                               |
|             |        |      |The timing arc connects two pins that are already connected by a sequential arc. It is not recommended to mix combinational arcs with sequential arcs in a sequential cell.                                   |
| LBR-155     |Info    |   60 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                                                      |
|             |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                                               |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                                                    |
| LBR-162     |Info    |   30 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                                                       |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                                                                      |
| LBR-170     |Info    |    8 |Ignoring specified timing sense.                                                                                                                                                                              |
|             |        |      |Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.                                                                                                                            |
| LBR-30      |Info    |    2 |Promoting a setup arc to recovery.                                                                                                                                                                            |
|             |        |      |Setup arcs to asynchronous input pins are not supported.                                                                                                                                                      |
| LBR-31      |Info    |    2 |Promoting a hold arc to removal.                                                                                                                                                                              |
|             |        |      |Hold arcs to asynchronous input pins are not supported.                                                                                                                                                       |
| LBR-34      |Warning |   10 |Missing an incoming setup timing arc for next_state library pin.                                                                                                                                              |
|             |        |      |Pin used in a next_state function must have an incoming setup timing arc. Otherwise, the library cell will be treated as a timing model.                                                                      |
| LBR-38      |Warning |    1 |Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective      |
|             |        |      | values of the 2 given .libs differ.                                                                                                                                                                          |
|             |        |      |This is a common source of delay calculation confusion and should be avoided.                                                                                                                                 |
| LBR-40      |Info    |   52 |An unsupported construct was detected in this library.                                                                                                                                                        |
|             |        |      |Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.                                                                                             |
| LBR-41      |Info    | 1424 |An output library pin lacks a function attribute.                                                                                                                                                             |
|             |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.                                   |
| LBR-412     |Info    |    4 |Created nominal operating condition.                                                                                                                                                                          |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)                               |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                                                |
| LBR-511     |Warning |   12 |An attribute is used before it is defined.                                                                                                                                                                    |
| LBR-518     |Info    |   76 |Missing a function attribute in the output pin definition.                                                                                                                                                    |
| LBR-525     |Warning |   38 |Missing clock pin in the sequential cell.                                                                                                                                                                     |
|             |        |      |Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' attribute of the clock pin is set to 'true' or that the clock pin has |
|             |        |      | a 'clocked_on' attribute.                                                                                                                                                                                    |
| LBR-526     |Warning |   36 |Missing sequential block in the sequential cell.                                                                                                                                                              |
| LBR-64      |Warning |   16 |Malformed test_cell.                                                                                                                                                                                          |
|             |        |      |Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.                                                                         |
| LBR-76      |Warning |   12 |Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable.                        |
|             |        |      |The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have dual-functionality, it cannot be unmapped or   |
|             |        |      | automatically inferred.                                                                                                                                                                                      |
| LBR-9       |Warning |   82 |Library cell has no output pins defined.                                                                                                                                                                      |
|             |        |      |Add the missing output pin(s)                                                                                                                                                                                 |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will    |
|             |        |      | mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. |
|             |        |      | If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus |
|             |        |      | will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                                                  |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                                                                                                 |
| TUI-31      |Warning |    2 |Obsolete command.                                                                                                                                                                                             |
|             |        |      |This command is no longer supported.                                                                                                                                                                          |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads, 8 of 32 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------
|  Id  |Sev  |Count |              Message Text               |
---------------------------------------------------------------
| GB-6 |Info |    2 |A datapath component has been ungrouped. |
---------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack:    21 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'wclk' target slack:  -104 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'INPUTS' target slack:    24 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

Cost Group 'rclk' target slack:  -127 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

PBS_Generic_Opt-Post - Elapsed_Time 4, CPU_Time 3.5141610000000014
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) | 100.0(100.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) | 100.0(100.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       462    511883       286
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       444    511605       286
##>G:Misc                               4
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        4
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'fifo1_sramb' to generic gates.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_gen
@file(genus.tcl) 74: uniquify $top_design
Info    : The given (sub)design is already uniquified. [TUI-296]
        : design:fifo1_sramb.
        : Try running the 'edit_netlist uniquify' command on the parent hierarchy of this (sub)design, if there exists any.
@file(genus.tcl) 76: if { [info exists enable_dft] &&  $enable_dft  } {

   check_dft_rules
   # Need to have test_mode port defined to run this command. 
   fix_dft_violations -clock -async_set -async_reset -test_control test_mode  
   report dft_registers

}
@file(genus.tcl) 86: syn_map
Info    : Mapping. [SYNTH-4]
        : Mapping 'fifo1_sramb' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config:  at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) | 100.0(100.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) | 100.0(100.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 32 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack:    21 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'INPUTS' target slack:    24 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

Cost Group 'wclk' target slack:  -139 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'rclk' target slack:  -147 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 32 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map               511194     -352 
            Worst cost_group: rclk, WNS: -199.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
          rclk              -147     -200      -6%      800 
          wclk              -139     -153      -2%      800 
       OUTPUTS                21       52               800 
        INPUTS                24      352               800 

 
Global incremental target info
==============================
Cost Group 'OUTPUTS' target slack:    55 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'INPUTS' target slack:    27 ps
Target path end-point (Pin: wptr_full/wfull_reg/D (DFFARX2_RVT/D))

Cost Group 'rclk' target slack:  -178 ps
Target path end-point (Pin: rptr_empty/rempty_reg/D (DFFASX2_RVT/D))

Cost Group 'wclk' target slack:  -135 ps
Target path end-point (Pin: wptr_full/wfull_reg/D (DFFARX2_RVT/D))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |Sev  |Count |                                                  Message Text                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------
| PA-7     |Info |   16 |Resetting power analysis results.                                                                                 |
|          |     |      |All computed switching activities are removed.                                                                    |
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped.                                                                      |
| SYNTH-2  |Info |    1 |Done synthesizing.                                                                                                |
| SYNTH-4  |Info |    1 |Mapping.                                                                                                          |
| TUI-296  |Info |    1 |The given (sub)design is already uniquified.                                                                      |
|          |     |      |Try running the 'edit_netlist uniquify' command on the parent hierarchy of this (sub)design, if there exists any. |
--------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr              511157     -352 
            Worst cost_group: rclk, WNS: -203.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
          rclk              -178     -204      -3%      800 
          wclk              -135     -148      -1%      800 
       OUTPUTS                55       52               800 
        INPUTS                27      356               800 

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 4, CPU_Time 4.578150999999998
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) |  43.4( 50.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:00) |  00:00:04(00:00:04) |  56.6( 50.0) |   18:56:29 (Jan26) |  304.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/fifo1_sramb/fv_map.fv.json' for netlist 'fv/fifo1_sramb/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/fifo1_sramb/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/fifo1_sramb/rtl_to_fv_map.do'.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 2.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) |  34.8( 40.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:00) |  00:00:04(00:00:04) |  45.4( 40.0) |   18:56:29 (Jan26) |  304.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:02(00:00:02) |  19.8( 20.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.00837500000000091
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) |  34.8( 40.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:00) |  00:00:04(00:00:04) |  45.4( 40.0) |   18:56:29 (Jan26) |  304.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:02(00:00:02) |  19.8( 20.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |  -0.1(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:fifo1_sramb ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) |  34.8( 40.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:00) |  00:00:04(00:00:04) |  45.4( 40.0) |   18:56:29 (Jan26) |  304.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:02(00:00:02) |  19.8( 20.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |  -0.1(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                511157     -352      -352         0       90
            Worst cost_group: rclk, WNS: -203.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511157     -352      -352         0       90
            Worst cost_group: rclk, WNS: -203.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511172     -245      -245         0       90
            Worst cost_group: wclk, WNS: -148.1
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511202     -185      -185         0       90
            Worst cost_group: rclk, WNS: -97.0
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511206     -182      -182         0       90
            Worst cost_group: rclk, WNS: -97.0
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511206     -182      -182         0       90
            Worst cost_group: rclk, WNS: -97.0
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       101  (       17 /       17 )  0.19
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        70  (        0 /        0 )  0.00
    plc_st_fence        70  (        0 /        0 )  0.00
        plc_star        70  (        0 /        0 )  0.00
      plc_laf_st        70  (        0 /        0 )  0.00
 plc_laf_st_fence        70  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        94  (       19 /       26 )  0.16
   plc_laf_lo_st        68  (        0 /        0 )  0.00
       plc_lo_st        68  (        0 /        0 )  0.00
        mb_split        68  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                 511206     -182      -182         0       90
            Worst cost_group: rclk, WNS: -97.0
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_tns                 511208     -179      -179         0       90
            Worst cost_group: rclk, WNS: -94.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_tns                 511209     -177      -177         0       90
            Worst cost_group: rclk, WNS: -94.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_tns                 511209     -177      -177         0       90
            Worst cost_group: rclk, WNS: -94.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz        39  (        2 /        4 )  0.07
   plc_laf_lo_st        37  (        0 /        0 )  0.00
       plc_lo_st        37  (        0 /        0 )  0.00
            fopt        37  (        0 /        0 )  0.00
       crit_dnsz        48  (        7 /        9 )  0.08
             dup        30  (        0 /        1 )  0.01
        setup_dn        30  (        0 /        0 )  0.00
        mb_split        30  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time -0.01599600000000123
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) |  34.9( 36.4) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:00) |  00:00:04(00:00:04) |  45.5( 36.4) |   18:56:29 (Jan26) |  304.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:02(00:00:02) |  19.9( 18.2) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |  -0.1(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:01) |  -0.2(  9.1) |   18:56:32 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) |  34.9( 36.4) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:00) |  00:00:04(00:00:04) |  45.5( 36.4) |   18:56:29 (Jan26) |  304.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:02(00:00:02) |  19.9( 18.2) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |  -0.1(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:01) |  -0.2(  9.1) |   18:56:32 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:32 (Jan26) |  304.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       444    511605       286
##>M:Pre Cleanup                        0         -         -       444    511605       286
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -       394    511157       304
##>M:Const Prop                         0      -203       352       394    511157       304
##>M:Cleanup                            1       -94       177       422    511209       304
##>M:MBCI                               0         -         -       422    511209       304
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               4
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        7
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'fifo1_sramb'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_map
@file(genus.tcl) 88: if { [info exists enable_dft] &&  $enable_dft  } {
   if { [file exists ../../${top_design}.reg_eco.tcl] == 1 } {
      # Make eco changes to registers.
      source -echo -verbose ../../${top_design}.reg_eco.tcl
   } 

   check_dft_rules
   # Connect the scan chain. 
   connect_scan_chains -auto_create_chains 
   report_scan_chains
}
@file(genus.tcl) 100: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'fifo1_sramb' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                511209     -177      -177         0       90
            Worst cost_group: rclk, WNS: -94.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
-------------------------------------------------------------------------------
 const_prop               511209     -177      -177         0       90
            Worst cost_group: rclk, WNS: -94.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
-------------------------------------------------------------------------------
 hi_fo_buf                511209     -177      -177         0       90
            Worst cost_group: rclk, WNS: -94.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511209     -177      -177         0       90
            Worst cost_group: rclk, WNS: -94.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511214     -171      -171         0       90
            Worst cost_group: rclk, WNS: -88.0
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511214     -171      -171         0       90
            Worst cost_group: rclk, WNS: -87.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511224     -163      -163         0       90
            Worst cost_group: rclk, WNS: -87.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511236     -152      -152         0       90
            Worst cost_group: rclk, WNS: -87.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511237     -147      -147         0       90
            Worst cost_group: rclk, WNS: -87.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511249     -145      -145         0       90
            Worst cost_group: rclk, WNS: -87.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511251     -145      -145         0       90
            Worst cost_group: rclk, WNS: -87.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       118  (       13 /       13 )  0.46
       crit_upsz       134  (       13 /       14 )  0.25
       crit_slew        95  (        1 /        1 )  0.13
        setup_dn        98  (        1 /        1 )  0.02
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        95  (        0 /        0 )  0.00
    plc_st_fence        95  (        0 /        0 )  0.00
        plc_star        95  (        0 /        0 )  0.00
      plc_laf_st        95  (        0 /        0 )  0.00
 plc_laf_st_fence        95  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        95  (        0 /        0 )  0.00
       plc_lo_st        95  (        0 /        0 )  0.00
            fopt        95  (        0 /        0 )  0.01
       crit_swap        95  (        0 /        0 )  0.10
       mux2_swap        95  (        0 /        0 )  0.01
       crit_dnsz       133  (        1 /        1 )  0.19
       load_swap       105  (        0 /        0 )  0.08
            fopt       108  (        5 /       15 )  0.13
        setup_dn        95  (        0 /        0 )  0.01
       load_isol        97  (        1 /        1 )  0.56
       load_isol        92  (        0 /        0 )  0.11
        move_for        92  (        0 /        0 )  0.01
        move_for        92  (        0 /        0 )  0.01
          rem_bi        92  (        0 /        0 )  0.00
         offload        92  (        0 /        0 )  0.00
          rem_bi        92  (        0 /        6 )  0.07
         offload        92  (        0 /        0 )  0.04
           phase        92  (        0 /        0 )  0.00
        in_phase        92  (        0 /        0 )  0.00
       merge_bit        94  (        0 /        0 )  0.01
     merge_idrvr        92  (        0 /        0 )  0.00
     merge_iload        92  (        0 /        0 )  0.00
    merge_idload        92  (        0 /        0 )  0.00
      merge_drvr        92  (        0 /       13 )  0.27
      merge_load        92  (        0 /       13 )  0.27
          decomp        92  (        0 /        0 )  0.30
        p_decomp        92  (        0 /        0 )  0.21
        levelize       103  (        1 /       10 )  0.14
        mb_split        94  (        0 /        0 )  0.00
             dup       118  (        8 /       11 )  0.34
      mux_retime        93  (        0 /        0 )  0.00
         buf2inv        93  (        0 /        0 )  0.00
             exp        50  (        4 /       20 )  0.08
       gate_deco        69  (        0 /        0 )  0.70
       gcomp_tim        83  (        6 /        6 )  0.36
  inv_pair_2_buf        97  (        0 /        0 )  0.00

 incr_delay               511302     -129      -129         0       90
            Worst cost_group: rclk, WNS: -71.7
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511307     -110      -110         0       90
            Worst cost_group: wclk, WNS: -57.5
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511308     -106      -106         0       90
            Worst cost_group: wclk, WNS: -57.5
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511308     -106      -106         0       90
            Worst cost_group: wclk, WNS: -57.5
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511308     -105      -105         0       90
            Worst cost_group: wclk, WNS: -57.5
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511318      -98       -98         0       90
            Worst cost_group: wclk, WNS: -57.5
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511318      -97       -97         0       90
            Worst cost_group: wclk, WNS: -57.5
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511323      -94       -94         0       90
            Worst cost_group: wclk, WNS: -57.5
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511323      -94       -94         0       90
            Worst cost_group: wclk, WNS: -57.5
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511323      -94       -94         0       90
            Worst cost_group: wclk, WNS: -57.5
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511323      -92       -92         0       90
            Worst cost_group: wclk, WNS: -57.5
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511328      -92       -92         0       90
            Worst cost_group: wclk, WNS: -57.5
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511338      -90       -90         0       90
            Worst cost_group: wclk, WNS: -57.5
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511340      -89       -89         0       90
            Worst cost_group: wclk, WNS: -57.5
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511342      -89       -89         0       90
            Worst cost_group: wclk, WNS: -57.5
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511342      -89       -89         0       90
            Worst cost_group: wclk, WNS: -57.5
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511342      -89       -89         0       90
            Worst cost_group: wclk, WNS: -57.5
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511362      -81       -81         0       90
            Worst cost_group: wclk, WNS: -50.3
            Path: wptr_full/wbin_reg_2_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511377      -70       -70         0       90
            Worst cost_group: wclk, WNS: -38.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511382      -65       -65         0       90
            Worst cost_group: wclk, WNS: -33.7
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511391      -64       -64         0       90
            Worst cost_group: wclk, WNS: -32.5
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511391      -63       -63         0       90
            Worst cost_group: wclk, WNS: -31.9
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511391      -63       -63         0       90
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511401      -62       -62         0       90
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511419      -59       -59         0       90
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511437      -52       -52         0       90
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511446      -47       -47         0       90
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511446      -47       -47         0       90
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511451      -46       -46         0       90
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511451      -45       -45         0       90
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511450      -44       -44         0       90
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511448      -43       -43         0       90
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511448      -42       -42         0       90
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511454      -42       -42         0       90
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511454      -42       -42         0       90
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511467      -40       -40         0       90
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511468      -40       -40         0       90
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511467      -39       -39         0       90
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511474      -39       -39         0       90
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511476      -39       -39         0       90
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511473      -38       -38         0       90
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511473      -38       -38         0       90
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511473      -36       -36         0       90
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511472      -35       -35         0       90
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220       122  (       17 /       92 )  23.57
        crr_glob       180  (       15 /       17 )  0.66
         crr_200       169  (       36 /      125 )  5.67
        crr_glob       250  (       33 /       36 )  0.39
         crr_300        89  (       10 /       63 )  4.14
        crr_glob       158  (       10 /       10 )  0.21
         crr_400        69  (        2 /       48 )  3.59
        crr_glob       130  (        2 /        2 )  0.16
         crr_111       125  (        3 /      103 )  10.81
        crr_glob       129  (        2 /        3 )  0.41
         crr_210       110  (       10 /       80 )  9.89
        crr_glob       162  (       10 /       10 )  0.34
         crr_110       136  (       10 /      110 )  8.02
        crr_glob       166  (        9 /       10 )  0.42
         crr_101       199  (       30 /      162 )  8.64
        crr_glob       239  (       27 /       30 )  0.45
         crr_201        83  (        2 /       65 )  4.58
        crr_glob       122  (        1 /        2 )  0.19
         crr_211        87  (        4 /       69 )  10.82
        crr_glob       124  (        2 /        4 )  0.35
        crit_msz       152  (       21 /       21 )  0.61
       crit_upsz       155  (       10 /       10 )  0.29
       crit_slew       120  (        0 /        0 )  0.18
        setup_dn       241  (        0 /        0 )  0.04
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       120  (        0 /        0 )  0.00
    plc_st_fence       120  (        0 /        0 )  0.00
        plc_star       120  (        0 /        0 )  0.00
      plc_laf_st       120  (        0 /        0 )  0.00
 plc_laf_st_fence       120  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st       120  (        0 /        0 )  0.00
            fopt       255  (        7 /       19 )  0.25
       crit_swap       128  (        1 /        1 )  0.19
       mux2_swap       119  (        0 /        0 )  0.00
       crit_dnsz       174  (        1 /        1 )  0.29
       load_swap       121  (        0 /        0 )  0.14
            fopt       255  (        7 /       19 )  0.25
        setup_dn       241  (        0 /        0 )  0.04
       load_isol       258  (        6 /        6 )  0.96
       load_isol       258  (        6 /        6 )  0.96
        move_for       242  (        1 /        1 )  0.11
        move_for       242  (        1 /        1 )  0.11
          rem_bi       238  (        0 /        8 )  0.11
         offload       238  (        0 /        0 )  0.07
          rem_bi       238  (        0 /        8 )  0.11
         offload       238  (        0 /        0 )  0.07
       merge_bit       123  (        0 /        0 )  0.01
     merge_idrvr       119  (        0 /        0 )  0.00
     merge_iload       119  (        0 /        0 )  0.00
    merge_idload       123  (        1 /        1 )  0.02
      merge_drvr       116  (        0 /       15 )  0.32
      merge_load       116  (        0 /       15 )  0.31
           phase       116  (        0 /        0 )  0.00
          decomp       121  (        1 /        1 )  0.37
        p_decomp       115  (        0 /        0 )  0.17
        levelize       120  (        1 /       17 )  0.25
        mb_split       114  (        0 /        0 )  0.00
        in_phase       114  (        0 /        0 )  0.00
             dup       123  (        2 /        4 )  0.27
      mux_retime       119  (        0 /        1 )  0.01
         buf2inv       119  (        0 /        0 )  0.00
             exp        64  (        2 /       20 )  0.06
       gate_deco       100  (        0 /        0 )  1.06
       gcomp_tim        83  (        2 /        2 )  0.35
  inv_pair_2_buf       120  (        0 /        0 )  0.00
 init_drc                 511472      -35       -35         0       90
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00

 incr_max_cap             511461      -35       -35         0       45
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        72  (        0 /        0 )  0.00
        plc_star        72  (        0 /        0 )  0.00
      drc_buf_sp       144  (        0 /       72 )  0.00
        drc_bufs       144  (        0 /       72 )  0.00
        drc_fopt        72  (        0 /        0 )  0.01
        drc_bufb        72  (        0 /        0 )  0.00
      simple_buf        72  (        0 /        0 )  0.00
             dup        72  (        0 /        0 )  0.00
       crit_dnsz        16  (        8 /        8 )  0.04
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 511461      -35       -35         0       45
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_tns                 511459      -31       -31         0       45
            Worst cost_group: rclk, WNS: -29.8
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_tns                 511459      -31       -31         0       45
            Worst cost_group: rclk, WNS: -29.8
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        53  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        53  (        3 /       11 )  0.22
       crit_upsz        50  (        1 /        5 )  0.09
   plc_laf_lo_st        49  (        0 /        0 )  0.00
       plc_lo_st        49  (        0 /        0 )  0.00
       crit_swap        49  (        0 /        2 )  0.10
       mux2_swap        49  (        0 /        0 )  0.00
       crit_dnsz        67  (        6 /       10 )  0.10
       load_swap        43  (        0 /        3 )  0.05
            fopt        43  (        0 /        7 )  0.07
        setup_dn        43  (        0 /        0 )  0.00
       load_isol        43  (        0 /        2 )  0.24
       load_isol        43  (        0 /        1 )  0.04
        move_for        43  (        0 /        1 )  0.04
        move_for        43  (        0 /        1 )  0.03
          rem_bi        43  (        0 /        0 )  0.00
         offload        43  (        0 /        0 )  0.00
          rem_bi        43  (        0 /        0 )  0.02
         offload        43  (        0 /        0 )  0.03
       merge_bit        47  (        2 /        2 )  0.01
     merge_idrvr        41  (        0 /        0 )  0.00
     merge_iload        41  (        0 /        0 )  0.00
    merge_idload        41  (        0 /        0 )  0.00
      merge_drvr        41  (        0 /        1 )  0.06
      merge_load        41  (        0 /        1 )  0.06
           phase        41  (        0 /        0 )  0.00
          decomp        41  (        0 /        0 )  0.10
        p_decomp        41  (        0 /        0 )  0.06
        levelize        41  (        0 /        0 )  0.02
        mb_split        41  (        0 /        0 )  0.00
             dup        41  (        0 /        1 )  0.07
      mux_retime        41  (        0 /        0 )  0.00
       crr_local        41  (        0 /        4 )  1.76
         buf2inv        41  (        0 /        0 )  0.00

 init_area                511459      -31       -31         0       45
            Worst cost_group: rclk, WNS: -29.8
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 rem_buf                  511448      -31       -31         0       45
            Worst cost_group: rclk, WNS: -29.8
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 rem_inv                  511424      -31       -31         0       45
            Worst cost_group: rclk, WNS: -29.8
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 merge_bi                 511413      -31       -31         0       45
            Worst cost_group: rclk, WNS: -29.8
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 rem_inv_qb               511406      -31       -31         0       45
            Worst cost_group: rclk, WNS: -29.7
            Path: rptr_empty/rbin_reg_5_/CLK --> rptr_empty/rempty_reg/D
 seq_res_area             511410      -30       -30         0       45
            Worst cost_group: rclk, WNS: -28.7
            Path: rptr_empty/rbin_reg_5_/CLK --> rptr_empty/rempty_reg/D
 io_phase                 511405      -30       -30         0       45
            Worst cost_group: rclk, WNS: -28.7
            Path: rptr_empty/rbin_reg_5_/CLK --> rptr_empty/rempty_reg/D
 gate_comp                511402      -30       -30         0       45
            Worst cost_group: rclk, WNS: -28.7
            Path: rptr_empty/rbin_reg_5_/CLK --> rptr_empty/rempty_reg/D
 glob_area                511398      -30       -30         0       45
            Worst cost_group: rclk, WNS: -28.7
            Path: rptr_empty/rbin_reg_5_/CLK --> rptr_empty/rempty_reg/D
 area_down                511391      -30       -30         0       45
            Worst cost_group: rclk, WNS: -28.7
            Path: rptr_empty/rbin_reg_5_/CLK --> rptr_empty/rempty_reg/D
 rem_buf                  511386      -30       -30         0       45
            Worst cost_group: rclk, WNS: -28.7
            Path: rptr_empty/rbin_reg_5_/CLK --> rptr_empty/rempty_reg/D
 rem_inv                  511384      -30       -30         0       45
            Worst cost_group: rclk, WNS: -28.7
            Path: rptr_empty/rbin_reg_5_/CLK --> rptr_empty/rempty_reg/D
 merge_bi                 511383      -30       -30         0       45
            Worst cost_group: rclk, WNS: -28.7
            Path: rptr_empty/rbin_reg_5_/CLK --> rptr_empty/rempty_reg/D
 rem_inv_qb               511379      -30       -30         0       45
            Worst cost_group: rclk, WNS: -28.7
            Path: rptr_empty/rbin_reg_5_/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         5  (        0 /        2 )  0.03
         rem_buf        38  (        5 /        5 )  0.08
         rem_inv        37  (       17 /       17 )  0.11
        merge_bi        23  (        7 /        7 )  0.07
      rem_inv_qb        29  (        2 /        2 )  0.06
    seq_res_area        10  (        1 /        4 )  0.84
        io_phase        28  (        7 /        7 )  0.08
       gate_comp        41  (        2 /        2 )  0.18
       gcomp_mog         2  (        0 /        0 )  0.03
       glob_area        18  (       12 /       18 )  0.08
       area_down        26  (        7 /        7 )  0.14
      size_n_buf         2  (        0 /        0 )  0.02
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        32  (        2 /        2 )  0.06
         rem_inv        17  (        2 /        2 )  0.04
        merge_bi        17  (        1 /        1 )  0.04
      rem_inv_qb        26  (        2 /        2 )  0.06

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511379      -30       -30         0       45
            Worst cost_group: rclk, WNS: -28.7
            Path: rptr_empty/rbin_reg_5_/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511385      -29       -29         0       45
            Worst cost_group: rclk, WNS: -28.2
            Path: rptr_empty/rbin_reg_4_/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511396      -24       -24         0       45
            Worst cost_group: rclk, WNS: -23.3
            Path: rptr_empty/rbin_reg_5_/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511396      -24       -24         0       45
            Worst cost_group: rclk, WNS: -23.1
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511396      -24       -24         0       45
            Worst cost_group: rclk, WNS: -22.8
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511395      -23       -23         0       45
            Worst cost_group: rclk, WNS: -22.4
            Path: rptr_empty/rbin_reg_3_/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511398      -23       -23         0       45
            Worst cost_group: rclk, WNS: -21.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511399      -22       -22         0       45
            Worst cost_group: rclk, WNS: -21.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511398      -22       -22         0       45
            Worst cost_group: rclk, WNS: -21.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511403      -21       -21         0       45
            Worst cost_group: rclk, WNS: -20.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511400      -20       -20         0       45
            Worst cost_group: rclk, WNS: -19.0
            Path: rptr_empty/rbin_reg_3_/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511400      -17       -17         0       45
            Worst cost_group: rclk, WNS: -15.9
            Path: rptr_empty/rbin_reg_3_/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511399      -17       -17         0       45
            Worst cost_group: rclk, WNS: -15.5
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511399      -16       -16         0       45
            Worst cost_group: rclk, WNS: -15.5
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511399      -16       -16         0       45
            Worst cost_group: rclk, WNS: -15.5
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511399      -15       -15         0       45
            Worst cost_group: rclk, WNS: -15.5
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511397      -15       -15         0       45
            Worst cost_group: rclk, WNS: -15.5
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511397      -15       -15         0       45
            Worst cost_group: rclk, WNS: -15.5
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        56  (        6 /       41 )  11.96
        crr_glob        84  (        6 /        6 )  0.27
         crr_200        43  (        7 /       33 )  1.55
        crr_glob        78  (        5 /        7 )  0.10
         crr_300        25  (        1 /       18 )  0.91
        crr_glob        50  (        0 /        1 )  0.06
         crr_400        22  (        2 /       15 )  0.97
        crr_glob        50  (        0 /        2 )  0.07
         crr_111        57  (        2 /       47 )  4.71
        crr_glob        62  (        2 /        2 )  0.20
         crr_210        33  (        0 /       24 )  3.23
        crr_glob        50  (        0 /        0 )  0.10
         crr_110        79  (       10 /       64 )  5.06
        crr_glob        98  (       10 /       10 )  0.23
         crr_101        54  (        4 /       42 )  1.95
        crr_glob        56  (        3 /        4 )  0.11
         crr_201        25  (        0 /       19 )  1.55
        crr_glob        38  (        0 /        0 )  0.06
         crr_211        25  (        0 /       19 )  2.96
        crr_glob        38  (        0 /        0 )  0.10
        crit_msz        49  (        3 /        3 )  0.20
       crit_upsz        34  (        0 /        0 )  0.07
       crit_slew        34  (        0 /        0 )  0.04
        setup_dn        70  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        34  (        0 /        0 )  0.00
    plc_st_fence        34  (        0 /        0 )  0.00
        plc_star        34  (        0 /        0 )  0.00
      plc_laf_st        34  (        0 /        0 )  0.00
 plc_laf_st_fence        34  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        34  (        0 /        0 )  0.00
            fopt        71  (        1 /        3 )  0.05
       crit_swap        34  (        0 /        0 )  0.07
       mux2_swap        34  (        0 /        0 )  0.00
       crit_dnsz        41  (        1 /        1 )  0.06
       load_swap        36  (        0 /        0 )  0.04
            fopt        71  (        1 /        3 )  0.05
        setup_dn        70  (        0 /        0 )  0.00
       load_isol        72  (        0 /        0 )  0.27
       load_isol        72  (        0 /        0 )  0.27
        move_for        72  (        0 /        0 )  0.01
        move_for        72  (        0 /        0 )  0.01
          rem_bi        72  (        0 /        3 )  0.04
         offload        72  (        0 /        0 )  0.04
          rem_bi        72  (        0 /        3 )  0.04
         offload        72  (        0 /        0 )  0.04
       merge_bit        36  (        0 /        0 )  0.00
     merge_idrvr        36  (        0 /        0 )  0.00
     merge_iload        36  (        0 /        0 )  0.00
    merge_idload        36  (        0 /        0 )  0.00
      merge_drvr        36  (        0 /        3 )  0.07
      merge_load        36  (        0 /        3 )  0.07
           phase        36  (        0 /        0 )  0.00
          decomp        36  (        0 /        0 )  0.13
        p_decomp        36  (        0 /        0 )  0.06
        levelize        36  (        0 /        2 )  0.03
        mb_split        36  (        0 /        0 )  0.00
        in_phase        36  (        0 /        0 )  0.00
             dup        44  (        2 /        2 )  0.11
      mux_retime        38  (        0 /        0 )  0.00
         buf2inv        38  (        0 /        0 )  0.00
             exp        22  (        0 /       10 )  0.05
       gate_deco        30  (        0 /        0 )  0.30
       gcomp_tim        26  (        1 /        1 )  0.11
  inv_pair_2_buf        37  (        0 /        0 )  0.00
 init_drc                 511397      -15       -15         0       45
            Worst cost_group: rclk, WNS: -15.5
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        64  (        0 /        0 )  0.00
        plc_star        64  (        0 /        0 )  0.00
        drc_bufs       128  (        0 /       64 )  0.00
        drc_fopt        64  (        0 /        0 )  0.01
        drc_bufb        64  (        0 /        0 )  0.00
      simple_buf        64  (        0 /        0 )  0.00
             dup        64  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        0 )  0.01
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 511397      -15       -15         0       45
            Worst cost_group: rclk, WNS: -15.5
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D
 incr_tns                 511401      -15       -15         0       45
            Worst cost_group: rclk, WNS: -15.1
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        29  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        29  (        1 /        1 )  0.13
       crit_upsz        28  (        1 /        2 )  0.07
   plc_laf_lo_st        27  (        0 /        0 )  0.00
       plc_lo_st        27  (        0 /        0 )  0.00
       crit_swap        27  (        0 /        1 )  0.07
       mux2_swap        27  (        0 /        0 )  0.01
       crit_dnsz        24  (        2 /        3 )  0.04
       load_swap        25  (        0 /        0 )  0.02
            fopt        25  (        0 /        2 )  0.03
        setup_dn        25  (        0 /        0 )  0.00
       load_isol        25  (        0 /        0 )  0.13
       load_isol        25  (        0 /        0 )  0.00
        move_for        25  (        0 /        0 )  0.00
        move_for        25  (        0 /        0 )  0.00
          rem_bi        25  (        0 /        0 )  0.00
         offload        25  (        0 /        0 )  0.00
          rem_bi        25  (        0 /        0 )  0.01
         offload        25  (        0 /        0 )  0.01
       merge_bit        25  (        0 /        0 )  0.00
     merge_idrvr        25  (        0 /        0 )  0.00
     merge_iload        25  (        0 /        0 )  0.00
    merge_idload        25  (        0 /        0 )  0.00
      merge_drvr        25  (        0 /        0 )  0.04
      merge_load        25  (        0 /        0 )  0.01
           phase        25  (        0 /        0 )  0.00
          decomp        25  (        0 /        0 )  0.10
        p_decomp        25  (        0 /        0 )  0.05
        levelize        25  (        0 /        0 )  0.00
        mb_split        25  (        0 /        0 )  0.00
             dup        25  (        0 /        1 )  0.06
      mux_retime        25  (        0 /        1 )  0.01
       crr_local        25  (        0 /        1 )  1.43
         buf2inv        25  (        0 /        0 )  0.00

 init_area                511401      -15       -15         0       45
            Worst cost_group: rclk, WNS: -15.1
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D
 rem_buf                  511397      -15       -15         0       45
            Worst cost_group: rclk, WNS: -15.1
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D
 rem_inv                  511396      -15       -15         0       45
            Worst cost_group: rclk, WNS: -15.1
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D
 merge_bi                 511392      -15       -15         0       45
            Worst cost_group: rclk, WNS: -15.1
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D
 io_phase                 511390      -15       -15         0       45
            Worst cost_group: rclk, WNS: -15.1
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D
 gate_comp                511388      -15       -15         0       45
            Worst cost_group: rclk, WNS: -15.1
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D
 glob_area                511387      -15       -15         0       45
            Worst cost_group: rclk, WNS: -15.1
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D
 area_down                511385      -15       -15         0       45
            Worst cost_group: rclk, WNS: -15.1
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         6  (        0 /        0 )  0.04
         rem_buf        33  (        2 /        2 )  0.08
         rem_inv        19  (        1 /        1 )  0.06
        merge_bi        10  (        4 /        4 )  0.04
      rem_inv_qb        21  (        0 /        0 )  0.04
        io_phase        20  (        1 /        3 )  0.07
       gate_comp        40  (        2 /        2 )  0.21
       gcomp_mog         2  (        0 /        0 )  0.03
       glob_area        16  (        8 /       16 )  0.10
       area_down        26  (        2 /        2 )  0.14
      size_n_buf         2  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511385      -15       -15         0       45
            Worst cost_group: rclk, WNS: -15.1
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        10  (        0 /        0 )  0.05
       crit_upsz        10  (        0 /        0 )  0.02
       crit_slew        10  (        0 /        0 )  0.02
        setup_dn        10  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        10  (        0 /        0 )  0.00
    plc_st_fence        10  (        0 /        0 )  0.00
        plc_star        10  (        0 /        0 )  0.00
      plc_laf_st        10  (        0 /        0 )  0.00
 plc_laf_st_fence        10  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        10  (        0 /        0 )  0.00
       plc_lo_st        10  (        0 /        0 )  0.00
            fopt        10  (        0 /        0 )  0.00
       crit_swap        10  (        0 /        0 )  0.02
       mux2_swap        10  (        0 /        0 )  0.01
       crit_dnsz         6  (        0 /        0 )  0.01
       load_swap        10  (        0 /        0 )  0.01
            fopt        10  (        0 /        1 )  0.01
        setup_dn        10  (        0 /        0 )  0.00
       load_isol        10  (        0 /        0 )  0.06
       load_isol        10  (        0 /        0 )  0.00
        move_for        10  (        0 /        0 )  0.00
        move_for        10  (        0 /        0 )  0.00
          rem_bi        10  (        0 /        0 )  0.00
         offload        10  (        0 /        0 )  0.00
          rem_bi        10  (        0 /        1 )  0.02
         offload        10  (        0 /        0 )  0.01
           phase        10  (        0 /        0 )  0.00
        in_phase        10  (        0 /        0 )  0.00
       merge_bit        10  (        0 /        0 )  0.00
     merge_idrvr        10  (        0 /        0 )  0.00
     merge_iload        10  (        0 /        0 )  0.00
    merge_idload        10  (        0 /        0 )  0.00
      merge_drvr        10  (        0 /        1 )  0.04
      merge_load        10  (        0 /        1 )  0.03
          decomp        10  (        0 /        0 )  0.06
        p_decomp        10  (        0 /        0 )  0.01
        levelize        10  (        0 /        1 )  0.02
        mb_split        10  (        0 /        0 )  0.00
             dup        10  (        0 /        0 )  0.03
      mux_retime        10  (        0 /        1 )  0.01
         buf2inv        10  (        0 /        0 )  0.00
             exp         5  (        0 /        0 )  0.00
       gate_deco        11  (        0 /        0 )  0.13
       gcomp_tim         4  (        0 /        0 )  0.02
  inv_pair_2_buf        10  (        0 /        0 )  0.00

 init_drc                 511385      -15       -15         0       45
            Worst cost_group: rclk, WNS: -15.1
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        64  (        0 /        0 )  0.00
        plc_star        64  (        0 /        0 )  0.00
        drc_bufs       128  (        0 /       64 )  0.00
        drc_fopt        64  (        0 /        0 )  0.01
        drc_bufb        64  (        0 /        0 )  0.00
      simple_buf        64  (        0 /        0 )  0.00
             dup        64  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        0 )  0.01
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------
|   Id    |Sev  |Count |                 Message Text                  |
------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                  |
| CFM-5   |Info |    1 |Wrote formal verification information.         |
| PA-7    |Info |    4 |Resetting power analysis results.              |
|         |     |      |All computed switching activities are removed. |
| SYNTH-5 |Info |    1 |Done mapping.                                  |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                      |
------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'fifo1_sramb'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_opt
@file(genus.tcl) 103: set stage genus
@file(genus.tcl) 104: report_qor > ../reports/${top_design}.$stage.qor.rpt
@file(genus.tcl) 106: report_timing -max_path 1000 > ../reports/${top_design}.$stage.timing.max.rpt
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
@file(genus.tcl) 107: check_timing_intent -verbose  > ../reports/${top_design}.$stage.check_timing.rpt
@file(genus.tcl) 108: check_design  > ../reports/${top_design}.$stage.check_design.rpt


 No LEF file read in.
@file(genus.tcl) 112: write_hdl $top_design > ../outputs/${top_design}.$stage.vg
@file(genus.tcl) 113: if { [info exists enable_dft] &&  $enable_dft  } {
   # output scan def. 
   write_scandef $top_design > ../outputs/${top_design}.$stage.scan.def
   write_sdc $top_design > ../outputs/${top_design}.$stage.sdc
}
@file(genus.tcl) 119: write_db -all_root_attributes -verbose ../outputs/${top_design}.$stage.db
Finished exporting design database to file '../outputs/fifo1_sramb.genus.db' for 'fifo1_sramb' (command execution time mm:ss cpu = 00:00, real = 00:00).
#@ End verbose source scripts/genus.tcl
@genus:root: 3> report_timing -from rrst_n
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  07:00:03 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.


Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 290s, ST: 181s, FG: 181s, CPU: 9.6%}, MEM {curr: 1.1G, peak: 1.4G, phys curr: 0.3G, phys peak: 0.3G}, SYS {load: 4.3, cpu: 32, total: 83.4G, free: 24.4G}
@genus:root: 4> report_timing -to rrst_n\

Error   : Invalid path specification.  A 'to' object is invalid. [TIM-234] [report_timing]
        : The object is 'port:fifo1_sramb/rrst_n'.
        : The following types of objects may be used in a 'to' path specification:  external delays, clocks, output ports, sequential instances, and pins which are timing endpoints.
1
@genus:root: 5> 
@genus:root: 5> 
@genus:root: 5> report_timing -to rrst_n
Error   : Invalid path specification.  A 'to' object is invalid. [TIM-234] [report_timing]
        : The object is 'port:fifo1_sramb/rrst_n'.
1
@genus:root: 6> report_timing -from ifo1_sramb/rrst_n
Error   : A required object parameter could not be found. [TUI-61] [report_timing]
        : An object of type 'inst|hinst|external_delay|clock|port|pin|hpin' named 'ifo1_sramb/rrst_n' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
  report_timing: print a timing report 

Usage: report_timing [-fields <string>] [-output_format <string>] [-path_type <string>] [-split_delay] [-stage_delay] [-hpins] [-nets] [-exception_data] [-unconstrained] [-physical] [-user_derate] [-gui] [-max_paths <integer>]
           [-nworst <integer>] [-logic_levels <integer>] [-skip_buf] [-skip_inv] [-logic_levels_tcl_list] [-max_slack <float>] [-min_slack <float>] [-paths <string>] [-domain <clock_domain>] [-views <analysis_view>+] [-collection]
           [ -from <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -from_rise <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -from_fall <inst|hinst|external_delay|clock|port|pin|hpin>+ ]
           [ -through <inst|hinst|hnet|port|pin|hpin>+ |
             -through_rise <inst|hinst|hnet|port|pin|hpin>+ |
             -through_fall <inst|hinst|hnet|port|pin|hpin>+ ]+
           [ -to <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -to_rise <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -to_fall <inst|hinst|external_delay|clock|port|pin|hpin>+ ]
           [ -capture_clock_pins <pin|hpin>+ |
             -capture_clock_pins_rise_clock <pin|hpin>+ |
             -capture_clock_pins_fall_clock <pin|hpin>+ |
             -capture_clock_pins_rise_pin <pin|hpin>+ |
             -capture_clock_pins_fall_pin <pin|hpin>+ ]
           [-exceptions <exception>+] [-group <cost_group>+] [-timing_bin <timing_bin>] [-timing_path <timing_bin_path>] [<timing_path>+] [> file]

    [-fields <string>]:
        fields 
    [-output_format <string>]:
        supported output format types are <gtd|text> 
    [-path_type <string>]:
        supported path types are <full|summary|full_clock|endpoint> 
    [-split_delay]:
        displays both drivers and loads in the data path 
    [-stage_delay]:
        displays only drivers in the data path 
    [-hpins]:
        displays hierarchical pins in the data path 
    [-nets]:
        displays nets in the data path 
    [-exception_data]:
        displays the exception cross-linking information 
    [-unconstrained]:
        displays the unconstrained paths 
    [-physical]:
        include physical information in report 
    [-user_derate]:
        show 'user_derate' column in timing reports 
    [-gui]:
        invoke GUI timing report dialog 
    [-max_paths <integer>]:
        number of paths 
    [-nworst <integer>]:
        number of worst paths to each endpoint (inapplicable to path_type endpoint) 
    [-logic_levels <integer>]:
        number of paths to report in the output 
    [-skip_buf]:
        skip buffers when computing logic levels 
    [-skip_inv]:
        skip inverters when computing logic levels 
    [-logic_levels_tcl_list]:
        list output 
    [-max_slack <float>]:
        only paths with less than this slack 
    [-min_slack <float>]:
        only paths with greater than this slack 
    [-paths <string>]:
        a path identifier result from the specify_paths command 
    [-domain <clock_domain>]:
        a clock domain the paths should be restricted to 
    [-views <analysis_view>+]:
        a view the paths should be restricted to 
    [-collection]:
        return a collection of timing paths 
    -from <inst|hinst|external_delay|clock|port|pin|hpin>+:
        a set of startpoints for the paths 
    -from_rise <inst|hinst|external_delay|clock|port|pin|hpin>+:
        startpoints with a rise transition at the pin itself 
    -from_fall <inst|hinst|external_delay|clock|port|pin|hpin>+:
        startpoints with a fall transition at the pin itself 
    -through <inst|hinst|hnet|port|pin|hpin>+:
        specifies paths that pass through these pins or instances. This option can be repeated indicating that the path must go through at least one element of each through list (in the order the options were specified). Objects must be 
        ports, hierarchical pins, pins on sequential/mapped combinational cells, or sequential/mapped combinational instances 
    -through_rise <inst|hinst|hnet|port|pin|hpin>+:
        this option specifies paths that contain a rise transition in one of these objects and it can be repeated and can be combined with -through and/or -through_fall_pin 
    -through_fall <inst|hinst|hnet|port|pin|hpin>+:
        this option specifies paths that contain a fall transition in one of these objects and it can be repeated and can be combined with -through and/or -through_rise_pin 
    -to <inst|hinst|external_delay|clock|port|pin|hpin>+:
        a set of endpoints for the paths 
    -to_rise <inst|hinst|external_delay|clock|port|pin|hpin>+:
        endpoints with a rise transition at the pin itself 
    -to_fall <inst|hinst|external_delay|clock|port|pin|hpin>+:
        endpoints with a fall transition at the pin itself 
    -capture_clock_pins <pin|hpin>+:
        sequential clock pins at the path endpoint 
    -capture_clock_pins_rise_clock <pin|hpin>+:
        pins that capture with rising clock edge 
    -capture_clock_pins_fall_clock <pin|hpin>+:
        pins that capture with falling clock edge 
    -capture_clock_pins_rise_pin <pin|hpin>+:
        pins that capture with rise transition at the pin itself 
    -capture_clock_pins_fall_pin <pin|hpin>+:
        pins that capture with fall transition at the pin itself 
    [-exceptions <exception>+]:
        report paths for exceptions 
    [-group <cost_group>+]:
        report paths for the specified cost groups/path groups 
    [-timing_bin <timing_bin>]:
        timing bin to report 
    [-timing_path <timing_bin_path>]:
        timing path to report 
    [<timing_path>+]:
        path_collection 
Fields presented are controlled by the '-fields' switch or the attribute
'timing_report_fields' and 'timing_report_endpoint_fields'
Valid full report fields are:
  - timing_point:        names of pins
  - flags:               flags associated with the column timing_point
  - arc:                 timing arc for which timing information was applied
  - edge:                rising/falling edge
  - cell:                cell type, exception type, etc.
  - fanout:              fanout of leaf cells
  - load:                load of leaf cells
  - transition:          slew of leaf cell outputs
  - transition_mean:     mean slew of leaf cell outputs
  - transition_sigma:    sigma slew of leaf cell outputs
  - delay:               delay through a leaf cell
  - delay_mean:          mean delay through a leaf cell
  - delay_sigma:         sigma delay through a leaf cell
  - arrival:             arrival time at a leaf cell
  - arrival_mean:        mean arrival time at a leaf cell
  - arrival_sigma:       sigma arrival time at a leaf cell
  - lib_set:             display the library set of the cell
  - user_derate:         derating information
  - total_derate:        total derating information
  - aocv_derate:         aocv derating information
  - socv_derate:         socv spatial derating information
  - stage_count:         aocv stage depth
  - power_domain:        power domain associated with the object
  - wire_length:         wire length
  - instance_location:       instance location
  - pin_location:        pin location
  - module:              name of the subdesign
  - frc:                 file row column information
1
@genus:root: 7> 
@genus:root: 7> 
@genus:root: 7> 
@genus:root: 7> source ../scripts/genus.tcl
Sourcing '../scripts/genus.tcl' (Thu Jan 26 19:02:59 PST 2023)...
#@ Begin verbose source scripts/genus.tcl
@file(genus.tcl) 1: history keep 100
@file(genus.tcl) 2: set_db timing_report_fields "delay arrival transition fanout load cell timing_point"
  Setting attribute of root '/': 'timing_report_fields' = delay arrival transition fanout load cell timing_point
@file(genus.tcl) 4: source -echo -verbose ../../$top_design.design_config.tcl
Sourcing '../../fifo1_sramb.design_config.tcl' (Thu Jan 26 19:02:59 PST 2023)...
#@ Begin verbose source fifo1_sramb.design_config.tcl
@file(fifo1_sramb.design_config.tcl) 1: set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
@file(fifo1_sramb.design_config.tcl) 24: set add_ios 1
set add_ios 1
@file(fifo1_sramb.design_config.tcl) 25: set pad_design 1
set pad_design 1
@file(fifo1_sramb.design_config.tcl) 26: set design_size { 580 580  } 
set design_size { 580 580  } 
@file(fifo1_sramb.design_config.tcl) 27: set design_io_border 310
set design_io_border 310
@file(fifo1_sramb.design_config.tcl) 28: set dc_floorplanning 1
set dc_floorplanning 1
@file(fifo1_sramb.design_config.tcl) 29: set enable_dft 0
set enable_dft 0
@file(fifo1_sramb.design_config.tcl) 30: set innovus_enable_manual_macro_placement 0
set innovus_enable_manual_macro_placement 0
@file(fifo1_sramb.design_config.tcl) 32: set rtl_list [list ../rtl/$top_design.sv ]
set rtl_list [list ../rtl/$top_design.sv ]
@file(fifo1_sramb.design_config.tcl) 33: set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
@file(fifo1_sramb.design_config.tcl) 34: set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
@file(fifo1_sramb.design_config.tcl) 35: set synth_corners $slow_corner
set synth_corners $slow_corner
@file(fifo1_sramb.design_config.tcl) 36: set synth_corners_target "ss0p95v125c" 
set synth_corners_target "ss0p95v125c" 
@file(fifo1_sramb.design_config.tcl) 38: set synth_corners_slow $slow_corner
set synth_corners_slow $slow_corner
@file(fifo1_sramb.design_config.tcl) 39: set synth_corners_fast $fast_corner
set synth_corners_fast $fast_corner
@file(fifo1_sramb.design_config.tcl) 40: set slow_metal Cmax_125
set slow_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 41: set fast_metal Cmax_125
set fast_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 42: set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
@file(fifo1_sramb.design_config.tcl) 43: set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
@file(fifo1_sramb.design_config.tcl) 44: set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
@file(fifo1_sramb.design_config.tcl) 46: set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
@file(fifo1_sramb.design_config.tcl) 47: set sub_lib_type_target "saed32rvt_"
set sub_lib_type_target "saed32rvt_"
@file(fifo1_sramb.design_config.tcl) 49: set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
@file(fifo1_sramb.design_config.tcl) 57: set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef"
set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef"
@file(fifo1_sramb.design_config.tcl) 58: set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
@file(fifo1_sramb.design_config.tcl) 64: set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
@file(fifo1_sramb.design_config.tcl) 67: set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
@file(fifo1_sramb.design_config.tcl) 68: set FCL 0
set FCL 0
@file(fifo1_sramb.design_config.tcl) 69: set split_constraints 0
set split_constraints 0
#@ End verbose source fifo1_sramb.design_config.tcl
@file(genus.tcl) 6: set designs [get_db designs * ]
@file(genus.tcl) 7: if { $designs != "" } {
  delete_obj $designs
}
@file(genus.tcl) 11: source ../scripts/genus-get-timlibslefs.tcl
Sourcing '../scripts/genus-get-timlibslefs.tcl' (Thu Jan 26 19:02:59 PST 2023)...
#@ Begin verbose source scripts/genus-get-timlibslefs.tcl
@file(genus-get-timlibslefs.tcl) 9: set search_path ""
@file(genus-get-timlibslefs.tcl) 10: foreach i $lib_types { lappend search_path $i }
@file(genus-get-timlibslefs.tcl) 20: set link_library ""
@file(genus-get-timlibslefs.tcl) 21: foreach i $search_path {
  foreach k $synth_corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 32: foreach i $lib_types_target { 
   lappend search_path_target $i 
   lappend search_path $i 
}
@file(genus-get-timlibslefs.tcl) 45: set target_library ""
@file(genus-get-timlibslefs.tcl) 46: foreach i $search_path_target {
  foreach k $synth_corners_target {
      foreach m $sub_lib_type_target {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend target_library [file tail $j ]
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 58: set lef_path ""
@file(genus-get-timlibslefs.tcl) 59: foreach k $lef_types {
  foreach m $sub_lef_type {
    foreach j [glob -nocomplain $k/$m ] {
      lappend lef_path  $j 
    }
  }
}
@file(genus-get-timlibslefs.tcl) 69: lappend search_path .
#@ End verbose source scripts/genus-get-timlibslefs.tcl
@file(genus.tcl) 13: set_db init_lib_search_path $search_path
Warning : Cannot modify library search path after reading library(s). [TUI-83]
        : Cannot modify 'init_lib_search_path' attribute to '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .'
        : You must set the 'init_lib_search_path' attribute before you set the 'library' attribute.
  Setting attribute of root '/': 'init_lib_search_path' = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .
@file(genus.tcl) 15: set_db library $link_library
Freeing libraries in memory (saed32io_wb_ss0p95v125c_2p25v.lib saed32sramlp_ss0p75v125c_i0p75v.lib saed32pll_ss0p95v125c_2p25v.lib saed32rvt_ss0p95v125c.lib)

Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32io_wb_ss0p95v125c_2p25v' and 'saed32sramlp_ss0p75v125c_i0p75v'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32io_wb_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, 125.000000) in library 'saed32sramlp_ss0p75v125c_i0p75v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32pll_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32rvt_ss0p95v125c.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX2_RVT'.  Ignoring the test_cell.
  Setting attribute of root '/': 'library' = saed32io_wb_ss0p95v125c_2p25v.lib saed32sramlp_ss0p75v125c_i0p75v.lib saed32pll_ss0p95v125c_2p25v.lib saed32rvt_ss0p95v125c.lib saed32rvt_ss0p95v125c.lib
@file(genus.tcl) 17: set_db dft_opcg_domain_blocking true
  Setting attribute of root '/': 'dft_opcg_domain_blocking' = true
@file(genus.tcl) 19: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(genus.tcl) 22: read_hdl -language sv ../rtl/${top_design}.sv
@file(genus.tcl) 34: elaborate $top_design
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_1X_n91' between pins 'REF_CLK' and 'CLK_1X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_2X_n93' between pins 'REF_CLK' and 'CLK_2X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_4X_n95' between pins 'REF_CLK' and 'CLK_4X' in libcell 'PLL'.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX8_RVT' is a sequential timing arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SI' has no incoming setup arc.
  Libraries have 130 usable logic and 108 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'fifo1_sramb' from file '../rtl/fifo1_sramb.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'fifo1_sramb' with default parameters value.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 71.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 86.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[0]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[1]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[2]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[3]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[4]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[5]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[6]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[7]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'fifo1_sramb'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(genus.tcl) 38: if { [info exists enable_dft] &&  $enable_dft  } {

   if { [file exists ../../${top_design}.dft_eco.tcl] == 1 } {
      # Make eco changes like instantiating a PLL.
      source -echo -verbose ../../${top_design}.dft_eco.tcl
   } 
   # Setup DFT/OPCG dependencies.
   source -echo -verbose ../../${top_design}.dft_config.tcl
}
@file(genus.tcl) 48: if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/genus-add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
Sourcing '../scripts/genus-add_ios.tcl' (Thu Jan 26 19:03:00 PST 2023)...
#@ Begin verbose source scripts/genus-add_ios.tcl
@file(genus-add_ios.tcl) 2: proc insert_io ...
proc insert_io { port side} {
global top_design
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design 
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "b"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if {  $side == "r"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "l"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design 
   }
  }



  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_db [get_port $port ] .direction ] == "in" } {
     # Disconnect all pins related to the old port and make a new net name and connect them up to that new net.
     
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     foreach_in i $pins { 
        # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
        connect -net ${this_io}_net ${this_io}/DOUT [get_db $i .name ]
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $port $this_io/PADIO
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect 1 ${this_io}/R_EN
  } else {
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
     connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $this_io/DIN
     # This internal driver might drive to other loads other than the port.  It might drive back into other spots in the design.
     set other_receivers [get_db $pins -if ".direction==in" ]
     if {$other_receivers!=""} { 
        connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $other_receivers
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $this_io/PADIO $port
     connect 1 $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
  }
}
#@ End verbose source scripts/genus-add_ios.tcl
Sourcing '../../fifo1_sramb.add_ios.tcl' (Thu Jan 26 19:03:00 PST 2023)...
#@ Begin verbose source fifo1_sramb.add_ios.tcl
@file(fifo1_sramb.add_ios.tcl) 2: proc get_port_names ...
@file(fifo1_sramb.add_ios.tcl) 11: foreach i [get_port_names [ get_ports rdata* ] ]  {
  insert_io  $i l 
}
@file(fifo1_sramb.add_ios.tcl) 14: foreach i [ get_port_names [ get_ports wdata* ] ] {
  insert_io  $i r 
}
@file(fifo1_sramb.add_ios.tcl) 17: foreach i { rempty wfull }  {
  insert_io  $i t 
}
@file(fifo1_sramb.add_ios.tcl) 20: foreach i { rrst_n rclk rinc wrst_n wclk2x wclk winc }  {
  insert_io  $i b 
}
#@ End verbose source fifo1_sramb.add_ios.tcl
@file(genus.tcl) 55: update_names -map { {"." "_" }} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 56: update_names -map {{"[" "_"} {"]" "_"}} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 57: update_names -map {{"[" "_"} {"]" "_"}} -port_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 58: update_names -map {{"[" "_"} {"]" "_"}} -hport_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 59: update_names -inst -hnet -restricted {[} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 60: update_names -inst -hnet -restricted {]} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 64: sh echo "hellohere"
hellohere
@file(genus.tcl) 65: source -echo -verbose ../../constraints/${top_design}.sdc
Sourcing '../../constraints/fifo1_sramb.sdc' (Thu Jan 26 19:03:00 PST 2023)...
#@ Begin verbose source constraints/fifo1_sramb.sdc
@file(fifo1_sramb.sdc) 1: if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
@file(fifo1_sramb.sdc) 18: set wclk_period 0.80
set wclk_period 0.80
@file(fifo1_sramb.sdc) 19: set rclk_period 0.80
set rclk_period 0.80
@file(fifo1_sramb.sdc) 20: set wclk2x_period [ expr $wclk_period / 2 ]
set wclk2x_period [ expr $wclk_period / 2 ]
@file(fifo1_sramb.sdc) 22: create_clock -name "wclk" -period $wclk_period  wclk
create_clock -name "wclk" -period $wclk_period  wclk
@file(fifo1_sramb.sdc) 24: create_clock -name "rclk" -period $rclk_period rclk
create_clock -name "rclk" -period $rclk_period rclk
@file(fifo1_sramb.sdc) 27: create_clock -name "wclk2x" -period $wclk2x_period wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
@file(fifo1_sramb.sdc) 29: set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
@file(fifo1_sramb.sdc) 30: set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
@file(fifo1_sramb.sdc) 44: group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
@file(fifo1_sramb.sdc) 45: group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
@file(fifo1_sramb.sdc) 48: set_input_delay -max -1 -clock wclk2x {wdata_in[*]}
set_input_delay -max -1 -clock wclk2x {wdata_in[*]}
@file(fifo1_sramb.sdc) 49: set_input_delay -max -1 -clock rclk {rinc}
set_input_delay -max -1 -clock rclk {rinc}
@file(fifo1_sramb.sdc) 50: set_input_delay -max -1 -clock wclk {winc}
set_input_delay -max -1 -clock wclk {winc}
@file(fifo1_sramb.sdc) 53: set_input_delay -min -0.5 -clock wclk2x {wdata_in[*]}
set_input_delay -min -0.5 -clock wclk2x {wdata_in[*]}
@file(fifo1_sramb.sdc) 54: set_input_delay -min -0.5 -clock rclk {rinc}
set_input_delay -min -0.5 -clock rclk {rinc}
@file(fifo1_sramb.sdc) 55: set_input_delay -min -0.5 -clock wclk {winc}
set_input_delay -min -0.5 -clock wclk {winc}
@file(fifo1_sramb.sdc) 58: set_output_delay -max -0.95 -clock rclk {rdata[*]}
set_output_delay -max -0.95 -clock rclk {rdata[*]}
@file(fifo1_sramb.sdc) 59: set_output_delay -max -0.95 -clock rclk {rempty}
set_output_delay -max -0.95 -clock rclk {rempty}
@file(fifo1_sramb.sdc) 60: set_output_delay -max -0.95 -clock wclk {wfull}
set_output_delay -max -0.95 -clock wclk {wfull}
@file(fifo1_sramb.sdc) 62: set_output_delay -min -0.55 -clock rclk {rdata[*]}
set_output_delay -min -0.55 -clock rclk {rdata[*]}
@file(fifo1_sramb.sdc) 63: set_output_delay -min -0.55 -clock rclk {rempty}
set_output_delay -min -0.55 -clock rclk {rempty}
@file(fifo1_sramb.sdc) 64: set_output_delay -min -0.55 -clock wclk {wfull}
set_output_delay -min -0.55 -clock wclk {wfull}
@file(fifo1_sramb.sdc) 67: set_load 0.0001 [get_ports -filter "direction == out"]
set_load 0.0001 [get_ports -filter "direction == out"]
@file(fifo1_sramb.sdc) 70: set_drive 0.0001 [get_ports -filter "direction == in"]
set_drive 0.0001 [get_ports -filter "direction == in"]
@file(fifo1_sramb.sdc) 73: set_clock_latency 1 [get_clocks *clk*]
set_clock_latency 1 [get_clocks *clk*]
@file(fifo1_sramb.sdc) 75: set_clock_uncertainty -setup 0.01 [get_clocks *clk*]
set_clock_uncertainty -setup 0.01 [get_clocks *clk*]
@file(fifo1_sramb.sdc) 76: set_clock_uncertainty -hold 0.005 [get_clocks *clk*]
set_clock_uncertainty -hold 0.005 [get_clocks *clk*]
@file(fifo1_sramb.sdc) 78: set_clock_transition 0.33 [get_clocks *clk*]
set_clock_transition 0.33 [get_clocks *clk*]
#@ End verbose source constraints/fifo1_sramb.sdc
@file(genus.tcl) 67: set_dont_use [get_lib_cells */DELLN* ]
@file(genus.tcl) 69: syn_gen
  Libraries have 127 usable logic and 108 usable sequential lib-cells.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 11 hierarchical instances.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'fifo1_sramb' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) |   2.0(  1.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:00) |  00:00:04(00:00:04) |   2.6(  1.0) |   18:56:29 (Jan26) |  304.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:02(00:00:02) |   1.2(  0.5) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:01) |  -0.0(  0.2) |   18:56:32 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:32 (Jan26) |  304.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:07(00:07:32) |  00:02:43(00:06:29) |  94.2( 97.2) |   19:03:01 (Jan26) |  296.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config:  at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'fifo1_sramb':
          sop(2) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'fifo1_sramb'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_16'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_16'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'fifo1_sramb'.
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: fifo1_sramb, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.029s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                                                                Message Text                                                                                                  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-362    |Info    |    2 |Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity list.                                                                                                              |
| CDFG-372    |Info    |    5 |Bitwidth mismatch in assignment.                                                                                                                                                                              |
|             |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For  |
|             |        |      | example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit          |
|             |        |      | assignment.                                                                                                                                                                                                  |
| CDFG-472    |Warning |    2 |Unreachable statements for case item.                                                                                                                                                                         |
| CDFG-500    |Info    |    1 |Unused module input port.                                                                                                                                                                                     |
|             |        |      |In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.                                                             |
| CDFG-769    |Info    |    2 |Identified sum-of-products logic to be optimized during syn_generic.                                                                                                                                          |
| CDFG-818    |Warning |    1 |Using default parameter value for module elaboration.                                                                                                                                                         |
| CDFG2G-622  |Warning |    8 |Signal or variable has multiple drivers.                                                                                                                                                                      |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                                                                                            |
| CHNM-102    |Info    |  468 |Changed names successfully.                                                                                                                                                                                   |
| CHNM-107    |Warning |    2 |Option 'convert_string' is obsolete.                                                                                                                                                                          |
|             |        |      |The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use new option.                                            |
| CHNM-108    |Warning |    6 |Port names affected by change_names do not automatically get updated in written out SV wrapper module.                                                                                                        |
|             |        |      |If user is setting write_sv_port_wrapper = true then the port names affected by usage of change_name need to be updated manually in the written out SV wrapper module.                                        |
| CHNM-110    |Warning |   66 |Failed to change names.                                                                                                                                                                                       |
|             |        |      |Add 'set_attribute ui_respects_preserve false' (legacy_ui) or 'set_db ui_respects_preserve false'(common_ui) to allow name changes on preserved objects.                                                      |
| CWD-19      |Info    |   14 |An implementation was inferred.                                                                                                                                                                               |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                                                                                                    |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                                               |
| DPOPT-3     |Info    |    2 |Implementing datapath configurations.                                                                                                                                                                         |
| DPOPT-4     |Info    |    2 |Done implementing datapath configurations.                                                                                                                                                                    |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                                                 |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                                                                                                           |
| ELAB-2      |Info    |    5 |Elaborating Subdesign.                                                                                                                                                                                        |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                                                                                                      |
| ELABUTL-132 |Info    |    8 |Unused instance port.                                                                                                                                                                                         |
|             |        |      |Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.                                                                                                  |
| GLO-34      |Info    |    2 |Deleting instances not driving any primary outputs.                                                                                                                                                           |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical  |
|             |        |      | instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the    |
|             |        |      | 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                                                                                                      |
| GLO-42      |Info    |    2 |Equivalent sequential instances have been merged.                                                                                                                                                             |
|             |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.                 |
| LBR-126     |Warning |    3 |Found a combinational arc in a sequential cell.                                                                                                                                                               |
|             |        |      |The timing arc connects two pins that are already connected by a sequential arc. It is not recommended to mix combinational arcs with sequential arcs in a sequential cell.                                   |
| LBR-155     |Info    |   60 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                                                      |
|             |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                                               |
| LBR-162     |Info    |   30 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                                                       |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                                                                      |
| LBR-170     |Info    |    8 |Ignoring specified timing sense.                                                                                                                                                                              |
|             |        |      |Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.                                                                                                                            |
| LBR-30      |Info    |    2 |Promoting a setup arc to recovery.                                                                                                                                                                            |
|             |        |      |Setup arcs to asynchronous input pins are not supported.                                                                                                                                                      |
| LBR-31      |Info    |    2 |Promoting a hold arc to removal.                                                                                                                                                                              |
|             |        |      |Hold arcs to asynchronous input pins are not supported.                                                                                                                                                       |
| LBR-34      |Warning |   10 |Missing an incoming setup timing arc for next_state library pin.                                                                                                                                              |
|             |        |      |Pin used in a next_state function must have an incoming setup timing arc. Otherwise, the library cell will be treated as a timing model.                                                                      |
| LBR-38      |Warning |    1 |Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective      |
|             |        |      | values of the 2 given .libs differ.                                                                                                                                                                          |
|             |        |      |This is a common source of delay calculation confusion and should be avoided.                                                                                                                                 |
| LBR-41      |Info    | 1424 |An output library pin lacks a function attribute.                                                                                                                                                             |
|             |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.                                   |
| LBR-412     |Info    |    4 |Created nominal operating condition.                                                                                                                                                                          |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)                               |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                                                |
| LBR-64      |Warning |   16 |Malformed test_cell.                                                                                                                                                                                          |
|             |        |      |Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.                                                                         |
| LBR-76      |Warning |   12 |Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable.                        |
|             |        |      |The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have dual-functionality, it cannot be unmapped or   |
|             |        |      | automatically inferred.                                                                                                                                                                                      |
| LBR-9       |Warning |   82 |Library cell has no output pins defined.                                                                                                                                                                      |
|             |        |      |Add the missing output pin(s)                                                                                                                                                                                 |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will    |
|             |        |      | mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. |
|             |        |      | If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus |
|             |        |      | will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                |
| MESG-10     |Warning |    2 |Unknown message ID.                                                                                                                                                                                           |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                                                  |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                                                                                                 |
| SYNTH-8     |Info    |    1 |Done incrementally optimizing.                                                                                                                                                                                |
| TIM-11      |Warning |    3 |Timing problems have been detected in this design.                                                                                                                                                            |
|             |        |      |Use 'check_timing_intent' or 'report timing -lint' to report more information.                                                                                                                                |
| TIM-234     |Error   |    2 |Invalid path specification.  A 'to' object is invalid.                                                                                                                                                        |
|             |        |      |The following types of objects may be used in a 'to' path specification:  external delays, clocks, output ports, sequential instances, and pins which are timing endpoints.                                   |
| TUI-58      |Info    |    1 |Removed object.                                                                                                                                                                                               |
| TUI-61      |Error   |    2 |A required object parameter could not be found.                                                                                                                                                               |
|             |        |      |Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.                                                                  |
| TUI-83      |Warning |    1 |Cannot modify library search path after reading library(s).                                                                                                                                                   |
|             |        |      |You must set the 'init_lib_search_path' attribute before you set the 'library' attribute.                                                                                                                     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads, 8 of 32 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------
|  Id  |Sev  |Count |              Message Text               |
---------------------------------------------------------------
| GB-6 |Info |    2 |A datapath component has been ungrouped. |
---------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack:    21 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'INPUTS' target slack:    24 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'wclk' target slack:  -127 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'rclk' target slack:  -124 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

PBS_Generic_Opt-Post - Elapsed_Time 3, CPU_Time 3.493909000000002
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) |   2.0(  1.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:00) |  00:00:04(00:00:04) |   2.6(  1.0) |   18:56:29 (Jan26) |  304.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:02(00:00:02) |   1.1(  0.5) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:01) |  -0.0(  0.2) |   18:56:32 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:32 (Jan26) |  304.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:07(00:07:32) |  00:02:43(00:06:29) |  92.4( 96.5) |   19:03:01 (Jan26) |  296.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:03(00:00:03) |   2.0(  0.7) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) |   2.0(  1.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:00) |  00:00:04(00:00:04) |   2.6(  1.0) |   18:56:29 (Jan26) |  304.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:02(00:00:02) |   1.1(  0.5) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:01) |  -0.0(  0.2) |   18:56:32 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:32 (Jan26) |  304.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:07(00:07:32) |  00:02:43(00:06:29) |  92.4( 96.5) |   19:03:01 (Jan26) |  296.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:03(00:00:03) |   2.0(  0.7) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -       462    511883       296
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       444    511605       296
##>G:Misc                               3
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        4
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'fifo1_sramb' to generic gates.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_gen
@file(genus.tcl) 74: uniquify $top_design
Info    : The given (sub)design is already uniquified. [TUI-296]
        : design:fifo1_sramb.
@file(genus.tcl) 76: if { [info exists enable_dft] &&  $enable_dft  } {

   check_dft_rules
   # Need to have test_mode port defined to run this command. 
   fix_dft_violations -clock -async_set -async_reset -test_control test_mode  
   report dft_registers

}
@file(genus.tcl) 86: syn_map
Info    : Mapping. [SYNTH-4]
        : Mapping 'fifo1_sramb' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config:  at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) |   2.0(  1.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:00) |  00:00:04(00:00:04) |   2.6(  1.0) |   18:56:29 (Jan26) |  304.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:02(00:00:02) |   1.1(  0.5) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:01) |  -0.0(  0.2) |   18:56:32 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:32 (Jan26) |  304.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:07(00:07:32) |  00:02:43(00:06:29) |  92.4( 96.5) |   19:03:01 (Jan26) |  296.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:03(00:00:03) |   2.0(  0.7) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) |   2.0(  1.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:00) |  00:00:04(00:00:04) |   2.6(  1.0) |   18:56:29 (Jan26) |  304.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:02(00:00:02) |   1.1(  0.5) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:01) |  -0.0(  0.2) |   18:56:32 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:32 (Jan26) |  304.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:07(00:07:32) |  00:02:43(00:06:29) |  92.4( 96.5) |   19:03:01 (Jan26) |  296.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:03(00:00:03) |   2.0(  0.7) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 32 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack:    21 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'INPUTS' target slack:    24 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

Cost Group 'wclk' target slack:  -147 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'rclk' target slack:  -147 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 32 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map               511201     -378 
            Worst cost_group: rclk, WNS: -199.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
          rclk              -147     -200      -6%      800 
          wclk              -147     -179      -3%      800 
       OUTPUTS                21       52               800 
        INPUTS                24      374               800 

 
Global incremental target info
==============================
Cost Group 'OUTPUTS' target slack:    55 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'INPUTS' target slack:    27 ps
Target path end-point (Pin: wptr_full/wfull_reg/D (DFFARX2_RVT/D))

Cost Group 'rclk' target slack:  -178 ps
Target path end-point (Pin: rptr_empty/rempty_reg/D (DFFASX2_RVT/D))

Cost Group 'wclk' target slack:  -171 ps
Target path end-point (Pin: wptr_full/wfull_reg/D (DFFARX2_RVT/D))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |Sev  |Count |                                                  Message Text                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------
| PA-7     |Info |   16 |Resetting power analysis results.                                                                                 |
|          |     |      |All computed switching activities are removed.                                                                    |
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped.                                                                      |
| SYNTH-2  |Info |    1 |Done synthesizing.                                                                                                |
| SYNTH-4  |Info |    1 |Mapping.                                                                                                          |
| TUI-296  |Info |    1 |The given (sub)design is already uniquified.                                                                      |
|          |     |      |Try running the 'edit_netlist uniquify' command on the parent hierarchy of this (sub)design, if there exists any. |
--------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr              511159     -383 
            Worst cost_group: rclk, WNS: -203.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
          rclk              -178     -204      -3%      800 
          wclk              -171     -179      -1%      800 
       OUTPUTS                55       52               800 
        INPUTS                27      365               800 

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 5, CPU_Time 5.073456999999991
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) |   1.9(  1.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:00) |  00:00:04(00:00:04) |   2.5(  1.0) |   18:56:29 (Jan26) |  304.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:02(00:00:02) |   1.1(  0.5) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:01) |  -0.0(  0.2) |   18:56:32 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:32 (Jan26) |  304.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:07(00:07:32) |  00:02:43(00:06:29) |  89.8( 95.3) |   19:03:01 (Jan26) |  296.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:03(00:00:03) |   1.9(  0.7) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:40) |  00:00:05(00:00:05) |   2.8(  1.2) |   19:03:09 (Jan26) |  314.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Existing dofile found. Copied as fv/fifo1_sramb/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/fifo1_sramb/rtl_to_fv_map.do'.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) |   1.9(  1.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:00) |  00:00:04(00:00:04) |   2.5(  1.0) |   18:56:29 (Jan26) |  304.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:02(00:00:02) |   1.1(  0.5) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:01) |  -0.0(  0.2) |   18:56:32 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:32 (Jan26) |  304.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:07(00:07:32) |  00:02:43(00:06:29) |  89.8( 95.1) |   19:03:01 (Jan26) |  296.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:03(00:00:03) |   1.9(  0.7) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:40) |  00:00:05(00:00:05) |   2.8(  1.2) |   19:03:09 (Jan26) |  314.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:01) |   0.0(  0.2) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.011169999999992797
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) |   1.9(  1.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:00) |  00:00:04(00:00:04) |   2.5(  1.0) |   18:56:29 (Jan26) |  304.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:02(00:00:02) |   1.1(  0.5) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:01) |  -0.0(  0.2) |   18:56:32 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:32 (Jan26) |  304.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:07(00:07:32) |  00:02:43(00:06:29) |  89.8( 95.1) |   19:03:01 (Jan26) |  296.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:03(00:00:03) |   1.9(  0.7) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:40) |  00:00:05(00:00:05) |   2.8(  1.2) |   19:03:09 (Jan26) |  314.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:01) |   0.0(  0.2) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:fifo1_sramb ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) |   1.9(  1.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:00) |  00:00:04(00:00:04) |   2.5(  1.0) |   18:56:29 (Jan26) |  304.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:02(00:00:02) |   1.1(  0.5) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:01) |  -0.0(  0.2) |   18:56:32 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:32 (Jan26) |  304.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:07(00:07:32) |  00:02:43(00:06:29) |  89.8( 95.1) |   19:03:01 (Jan26) |  296.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:03(00:00:03) |   1.9(  0.7) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:40) |  00:00:05(00:00:05) |   2.8(  1.2) |   19:03:09 (Jan26) |  314.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:01) |   0.0(  0.2) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                511159     -383      -383         0       90
            Worst cost_group: rclk, WNS: -203.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511159     -383      -383         0       90
            Worst cost_group: rclk, WNS: -203.9
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511173     -276      -276         0       90
            Worst cost_group: wclk, WNS: -179.3
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511186     -196      -196         0       90
            Worst cost_group: wclk, WNS: -99.8
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511199     -182      -182         0       90
            Worst cost_group: rclk, WNS: -97.0
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511211     -178      -178         0       90
            Worst cost_group: rclk, WNS: -97.0
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       146  (       43 /       43 )  0.30
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        69  (        0 /        0 )  0.00
    plc_st_fence        69  (        0 /        0 )  0.00
        plc_star        69  (        0 /        0 )  0.00
      plc_laf_st        69  (        0 /        0 )  0.00
 plc_laf_st_fence        69  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        80  (       11 /       16 )  0.12
   plc_laf_lo_st        65  (        0 /        0 )  0.00
       plc_lo_st        65  (        0 /        0 )  0.00
        mb_split        65  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                 511211     -178      -178         0       90
            Worst cost_group: rclk, WNS: -97.0
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_tns                 511213     -175      -175         0       90
            Worst cost_group: rclk, WNS: -94.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_tns                 511214     -167      -167         0       90
            Worst cost_group: rclk, WNS: -94.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz        48  (        2 /        6 )  0.09
   plc_laf_lo_st        46  (        0 /        0 )  0.00
       plc_lo_st        46  (        0 /        0 )  0.00
            fopt        46  (        0 /        0 )  0.01
       crit_dnsz        65  (        6 /       14 )  0.12
             dup        40  (        1 /        1 )  0.01
        setup_dn        39  (        0 /        0 )  0.00
        mb_split        39  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time 0.9855190000000107
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) |   1.9(  1.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:00) |  00:00:04(00:00:04) |   2.5(  1.0) |   18:56:29 (Jan26) |  304.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:02(00:00:02) |   1.1(  0.5) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:01) |  -0.0(  0.2) |   18:56:32 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:32 (Jan26) |  304.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:07(00:07:32) |  00:02:43(00:06:29) |  89.3( 95.1) |   19:03:01 (Jan26) |  296.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:03(00:00:03) |   1.9(  0.7) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:40) |  00:00:05(00:00:05) |   2.8(  1.2) |   19:03:09 (Jan26) |  314.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:01) |   0.0(  0.2) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:17(00:07:41) |  00:00:00(00:00:00) |   0.5(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) |   1.9(  1.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:00) |  00:00:04(00:00:04) |   2.5(  1.0) |   18:56:29 (Jan26) |  304.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:02(00:00:02) |   1.1(  0.5) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:01) |  -0.0(  0.2) |   18:56:32 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:32 (Jan26) |  304.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:07(00:07:32) |  00:02:43(00:06:29) |  89.3( 94.9) |   19:03:01 (Jan26) |  296.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:03(00:00:03) |   1.9(  0.7) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:40) |  00:00:05(00:00:05) |   2.8(  1.2) |   19:03:09 (Jan26) |  314.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:01) |   0.0(  0.2) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:17(00:07:41) |  00:00:00(00:00:00) |   0.5(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:17(00:07:42) |  00:00:00(00:00:01) |   0.0(  0.2) |   19:03:11 (Jan26) |  314.9 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       444    511605       296
##>M:Pre Cleanup                        0         -         -       444    511605       296
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       403    511158       314
##>M:Const Prop                         0      -203       383       403    511158       314
##>M:Cleanup                            0       -94       167       416    511213       314
##>M:MBCI                               0         -         -       416    511213       314
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               6
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        7
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'fifo1_sramb'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_map
@file(genus.tcl) 88: if { [info exists enable_dft] &&  $enable_dft  } {
   if { [file exists ../../${top_design}.reg_eco.tcl] == 1 } {
      # Make eco changes to registers.
      source -echo -verbose ../../${top_design}.reg_eco.tcl
   } 

   check_dft_rules
   # Connect the scan chain. 
   connect_scan_chains -auto_create_chains 
   report_scan_chains
}
@file(genus.tcl) 100: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'fifo1_sramb' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                511214     -167      -167         0       90
            Worst cost_group: rclk, WNS: -94.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
-------------------------------------------------------------------------------
 const_prop               511214     -167      -167         0       90
            Worst cost_group: rclk, WNS: -94.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
-------------------------------------------------------------------------------
 hi_fo_buf                511214     -167      -167         0       90
            Worst cost_group: rclk, WNS: -94.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511214     -167      -167         0       90
            Worst cost_group: rclk, WNS: -94.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511218     -161      -161         0       90
            Worst cost_group: rclk, WNS: -88.0
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511218     -160      -160         0       90
            Worst cost_group: rclk, WNS: -87.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511258     -151      -151         0       90
            Worst cost_group: rclk, WNS: -87.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511265     -149      -149         0       90
            Worst cost_group: rclk, WNS: -87.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511267     -148      -148         0       90
            Worst cost_group: rclk, WNS: -87.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        98  (       12 /       12 )  0.39
       crit_upsz        79  (        4 /        4 )  0.14
       crit_slew        74  (        0 /        4 )  0.11
        setup_dn        79  (        1 /        1 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        76  (        0 /        0 )  0.00
    plc_st_fence        76  (        0 /        0 )  0.00
        plc_star        76  (        0 /        0 )  0.00
      plc_laf_st        76  (        0 /        0 )  0.00
 plc_laf_st_fence        76  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        76  (        0 /        0 )  0.00
       plc_lo_st        76  (        0 /        0 )  0.00
            fopt        76  (        0 /        0 )  0.00
       crit_swap        76  (        0 /        0 )  0.06
       mux2_swap        76  (        0 /        0 )  0.00
       crit_dnsz       111  (        0 /        0 )  0.17
       load_swap        79  (        1 /        1 )  0.09
            fopt       104  (       13 /       21 )  0.16
        setup_dn        75  (        0 /        0 )  0.00
       load_isol        82  (        3 /        3 )  0.52
       load_isol        72  (        0 /        0 )  0.14
        move_for        72  (        0 /        0 )  0.01
        move_for        72  (        0 /        0 )  0.00
          rem_bi        72  (        0 /        0 )  0.00
         offload        72  (        0 /        0 )  0.00
          rem_bi        72  (        0 /        4 )  0.04
         offload        72  (        0 /        0 )  0.03
           phase        72  (        0 /        0 )  0.00
        in_phase        72  (        0 /        0 )  0.00
       merge_bit        73  (        0 /        0 )  0.00
     merge_idrvr        72  (        0 /        0 )  0.00
     merge_iload        72  (        0 /        0 )  0.00
    merge_idload        72  (        0 /        0 )  0.00
      merge_drvr        72  (        0 /        6 )  0.13
      merge_load        72  (        0 /        6 )  0.13
          decomp        72  (        0 /        0 )  0.18
        p_decomp        72  (        0 /        0 )  0.12
        levelize        72  (        0 /        0 )  0.00
        mb_split        72  (        0 /        0 )  0.00
             dup        86  (        2 /        5 )  0.14
      mux_retime        82  (        0 /        0 )  0.00
         buf2inv        82  (        0 /        0 )  0.00
             exp        39  (        0 /       19 )  0.08
       gate_deco        44  (        0 /        0 )  0.44
       gcomp_tim        44  (        0 /        0 )  0.19
  inv_pair_2_buf        82  (        0 /        0 )  0.00

 incr_delay               511318     -133      -133         0       90
            Worst cost_group: rclk, WNS: -71.7
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511322     -114      -114         0       90
            Worst cost_group: wclk, WNS: -61.3
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511323     -110      -110         0       90
            Worst cost_group: wclk, WNS: -61.3
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511323     -110      -110         0       90
            Worst cost_group: wclk, WNS: -61.3
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511324     -109      -109         0       90
            Worst cost_group: wclk, WNS: -61.3
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511334     -101      -101         0       90
            Worst cost_group: wclk, WNS: -61.3
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511334     -101      -101         0       90
            Worst cost_group: wclk, WNS: -61.3
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511339      -98       -98         0       90
            Worst cost_group: wclk, WNS: -61.3
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511339      -98       -98         0       90
            Worst cost_group: wclk, WNS: -61.3
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511339      -98       -98         0       90
            Worst cost_group: wclk, WNS: -61.3
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511339      -96       -96         0       90
            Worst cost_group: wclk, WNS: -61.3
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511343      -95       -95         0       90
            Worst cost_group: wclk, WNS: -61.3
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511353      -93       -93         0       90
            Worst cost_group: wclk, WNS: -61.3
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511356      -93       -93         0       90
            Worst cost_group: wclk, WNS: -61.3
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511357      -92       -92         0       90
            Worst cost_group: wclk, WNS: -61.3
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511357      -92       -92         0       90
            Worst cost_group: wclk, WNS: -61.3
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511357      -92       -92         0       90
            Worst cost_group: wclk, WNS: -61.3
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511390      -74       -74         0       90
            Worst cost_group: wclk, WNS: -42.5
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511403      -65       -65         0       90
            Worst cost_group: wclk, WNS: -33.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511403      -64       -64         0       90
            Worst cost_group: wclk, WNS: -33.3
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511409      -56       -56         0       90
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511411      -55       -55         0       90
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511425      -50       -50         0       90
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511432      -48       -48         0       90
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511449      -44       -44         0       90
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220       108  (       21 /       85 )  21.40
        crr_glob       172  (       18 /       21 )  0.69
         crr_200       107  (       28 /       82 )  3.71
        crr_glob       169  (       26 /       28 )  0.30
         crr_300        50  (        5 /       36 )  2.33
        crr_glob        97  (        5 /        5 )  0.13
         crr_400        37  (        0 /       24 )  1.83
        crr_glob        80  (        0 /        0 )  0.08
         crr_111        89  (        4 /       74 )  9.11
        crr_glob        91  (        2 /        4 )  0.32
         crr_210        58  (        1 /       43 )  6.24
        crr_glob        86  (        1 /        1 )  0.18
         crr_110       124  (       21 /      102 )  8.43
        crr_glob       169  (       19 /       21 )  0.40
         crr_101       107  (       11 /       83 )  4.82
        crr_glob       121  (        9 /       11 )  0.25
         crr_201        59  (        2 /       46 )  3.44
        crr_glob        84  (        1 /        2 )  0.14
         crr_211        57  (        1 /       45 )  9.13
        crr_glob        78  (        0 /        1 )  0.22
        crit_msz        98  (       14 /       15 )  0.47
       crit_upsz        94  (        4 /        5 )  0.18
       crit_slew        79  (        0 /        1 )  0.11
        setup_dn       160  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        79  (        0 /        0 )  0.00
    plc_st_fence        79  (        0 /        0 )  0.00
        plc_star        79  (        0 /        0 )  0.00
      plc_laf_st        79  (        0 /        0 )  0.00
 plc_laf_st_fence        79  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        79  (        0 /        0 )  0.00
            fopt       171  (        6 /       13 )  0.18
       crit_swap        79  (        1 /        1 )  0.08
       mux2_swap        75  (        0 /        0 )  0.00
       crit_dnsz       120  (        5 /        5 )  0.19
       load_swap        76  (        0 /        0 )  0.08
            fopt       171  (        6 /       13 )  0.18
        setup_dn       160  (        0 /        0 )  0.00
       load_isol       174  (        4 /        4 )  0.80
       load_isol       174  (        4 /        4 )  0.80
        move_for       156  (        0 /        0 )  0.07
        move_for       156  (        0 /        0 )  0.07
          rem_bi       156  (        0 /        4 )  0.05
         offload       156  (        0 /        0 )  0.04
          rem_bi       156  (        0 /        4 )  0.05
         offload       156  (        0 /        0 )  0.04
       merge_bit        80  (        1 /        1 )  0.00
     merge_idrvr        78  (        0 /        0 )  0.00
     merge_iload        78  (        0 /        0 )  0.00
    merge_idload        78  (        0 /        0 )  0.00
      merge_drvr        78  (        0 /        9 )  0.22
      merge_load        78  (        0 /        9 )  0.20
           phase        78  (        0 /        0 )  0.00
          decomp        78  (        0 /        0 )  0.26
        p_decomp        78  (        0 /        0 )  0.19
        levelize        83  (        1 /       12 )  0.15
        mb_split        77  (        0 /        0 )  0.00
        in_phase        77  (        0 /        0 )  0.00
             dup        78  (        1 /        3 )  0.15
      mux_retime        76  (        0 /        1 )  0.01
         buf2inv        76  (        0 /        0 )  0.00
             exp        47  (        2 /       19 )  0.06
       gate_deco        64  (        0 /        0 )  0.75
       gcomp_tim        46  (        0 /        0 )  0.21
  inv_pair_2_buf        82  (        0 /        0 )  0.00
 init_drc                 511449      -44       -44         0       90
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00

 incr_max_cap             511439      -44       -44         0       45
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        72  (        0 /        0 )  0.00
        plc_star        72  (        0 /        0 )  0.00
      drc_buf_sp       144  (        0 /       72 )  0.01
        drc_bufs       144  (        0 /       72 )  0.00
        drc_fopt        72  (        0 /        0 )  0.02
        drc_bufb        72  (        0 /        0 )  0.00
      simple_buf        72  (        0 /        0 )  0.00
             dup        72  (        0 /        0 )  0.00
       crit_dnsz        16  (        8 /        8 )  0.05
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 511439      -44       -44         0       45
            Worst cost_group: rclk, WNS: -31.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_tns                 511439      -42       -42         0       45
            Worst cost_group: rclk, WNS: -29.8
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        38  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        38  (        2 /        4 )  0.17
       crit_upsz        36  (        0 /        1 )  0.07
   plc_laf_lo_st        36  (        0 /        0 )  0.00
       plc_lo_st        36  (        0 /        0 )  0.00
       crit_swap        36  (        0 /        0 )  0.05
       mux2_swap        36  (        0 /        0 )  0.00
       crit_dnsz        44  (        4 /        5 )  0.08
       load_swap        32  (        0 /        1 )  0.03
            fopt        32  (        0 /        4 )  0.07
        setup_dn        32  (        0 /        0 )  0.00
       load_isol        32  (        0 /        1 )  0.20
       load_isol        32  (        0 /        1 )  0.05
        move_for        32  (        0 /        0 )  0.03
        move_for        32  (        0 /        0 )  0.00
          rem_bi        32  (        0 /        0 )  0.00
         offload        32  (        0 /        0 )  0.00
          rem_bi        32  (        0 /        0 )  0.01
         offload        32  (        0 /        0 )  0.03
       merge_bit        32  (        0 /        0 )  0.00
     merge_idrvr        32  (        0 /        0 )  0.00
     merge_iload        32  (        0 /        0 )  0.00
    merge_idload        32  (        0 /        0 )  0.00
      merge_drvr        32  (        0 /        0 )  0.04
      merge_load        32  (        0 /        0 )  0.03
           phase        32  (        0 /        0 )  0.00
          decomp        32  (        0 /        0 )  0.10
        p_decomp        32  (        0 /        0 )  0.09
        levelize        32  (        0 /        0 )  0.02
        mb_split        32  (        0 /        0 )  0.00
             dup        32  (        0 /        1 )  0.07
      mux_retime        32  (        0 /        0 )  0.00
       crr_local        32  (        0 /        1 )  1.86
         buf2inv        32  (        0 /        0 )  0.00

 init_area                511439      -42       -42         0       45
            Worst cost_group: rclk, WNS: -29.8
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 rem_buf                  511419      -42       -42         0       45
            Worst cost_group: rclk, WNS: -29.8
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 rem_inv                  511398      -42       -42         0       45
            Worst cost_group: rclk, WNS: -29.8
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 merge_bi                 511392      -42       -42         0       45
            Worst cost_group: rclk, WNS: -29.8
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 rem_inv_qb               511381      -42       -42         0       45
            Worst cost_group: rclk, WNS: -29.7
            Path: rptr_empty/rbin_reg_5_/CLK --> rptr_empty/rempty_reg/D
 seq_res_area             511386      -41       -41         0       45
            Worst cost_group: rclk, WNS: -28.7
            Path: rptr_empty/rbin_reg_5_/CLK --> rptr_empty/rempty_reg/D
 io_phase                 511381      -41       -41         0       45
            Worst cost_group: rclk, WNS: -28.7
            Path: rptr_empty/rbin_reg_5_/CLK --> rptr_empty/rempty_reg/D
 gate_comp                511379      -41       -41         0       45
            Worst cost_group: rclk, WNS: -28.7
            Path: rptr_empty/rbin_reg_5_/CLK --> rptr_empty/rempty_reg/D
 glob_area                511371      -41       -41         0       45
            Worst cost_group: rclk, WNS: -28.7
            Path: rptr_empty/rbin_reg_5_/CLK --> rptr_empty/rempty_reg/D
 area_down                511366      -41       -41         0       45
            Worst cost_group: rclk, WNS: -28.7
            Path: rptr_empty/rbin_reg_5_/CLK --> rptr_empty/rempty_reg/D
 rem_buf                  511362      -41       -41         0       45
            Worst cost_group: rclk, WNS: -28.7
            Path: rptr_empty/rbin_reg_5_/CLK --> rptr_empty/rempty_reg/D
 rem_inv                  511358      -41       -41         0       45
            Worst cost_group: rclk, WNS: -28.7
            Path: rptr_empty/rbin_reg_5_/CLK --> rptr_empty/rempty_reg/D
 merge_bi                 511357      -41       -41         0       45
            Worst cost_group: rclk, WNS: -28.7
            Path: rptr_empty/rbin_reg_5_/CLK --> rptr_empty/rempty_reg/D
 rem_inv_qb               511355      -41       -41         0       45
            Worst cost_group: rclk, WNS: -28.7
            Path: rptr_empty/rbin_reg_5_/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         5  (        0 /        2 )  0.03
         rem_buf        40  (        9 /        9 )  0.10
         rem_inv        48  (       15 /       16 )  0.14
        merge_bi        17  (        5 /        5 )  0.05
      rem_inv_qb        27  (        2 /        2 )  0.06
    seq_res_area        10  (        1 /        3 )  0.89
        io_phase        25  (        5 /        5 )  0.08
       gate_comp        41  (        2 /        2 )  0.20
       gcomp_mog         4  (        0 /        0 )  0.04
       glob_area        18  (       12 /       18 )  0.08
       area_down        26  (        6 /        6 )  0.12
      size_n_buf         2  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        31  (        2 /        2 )  0.06
         rem_inv        30  (        3 /        3 )  0.08
        merge_bi         9  (        1 /        1 )  0.03
      rem_inv_qb        25  (        1 /        1 )  0.05

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511355      -41       -41         0       45
            Worst cost_group: rclk, WNS: -28.7
            Path: rptr_empty/rbin_reg_5_/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511360      -40       -40         0       45
            Worst cost_group: rclk, WNS: -28.2
            Path: rptr_empty/rbin_reg_4_/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511371      -35       -35         0       45
            Worst cost_group: rclk, WNS: -23.3
            Path: rptr_empty/rbin_reg_5_/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511371      -35       -35         0       45
            Worst cost_group: rclk, WNS: -23.1
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511371      -35       -35         0       45
            Worst cost_group: rclk, WNS: -22.8
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511370      -34       -34         0       45
            Worst cost_group: rclk, WNS: -22.4
            Path: rptr_empty/rbin_reg_3_/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511373      -34       -34         0       45
            Worst cost_group: rclk, WNS: -21.5
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511375      -33       -33         0       45
            Worst cost_group: rclk, WNS: -21.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511374      -33       -33         0       45
            Worst cost_group: rclk, WNS: -21.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511379      -32       -32         0       45
            Worst cost_group: rclk, WNS: -20.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511376      -31       -31         0       45
            Worst cost_group: rclk, WNS: -19.0
            Path: rptr_empty/rbin_reg_3_/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511376      -28       -28         0       45
            Worst cost_group: rclk, WNS: -15.9
            Path: rptr_empty/rbin_reg_3_/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511374      -28       -28         0       45
            Worst cost_group: rclk, WNS: -15.5
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511369      -27       -27         0       45
            Worst cost_group: rclk, WNS: -15.5
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511375      -26       -26         0       45
            Worst cost_group: rclk, WNS: -15.5
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511379      -24       -24         0       45
            Worst cost_group: rclk, WNS: -15.5
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        61  (        5 /       45 )  12.54
        crr_glob        91  (        5 /        5 )  0.28
         crr_200        51  (        6 /       39 )  1.78
        crr_glob        88  (        5 /        6 )  0.10
         crr_300        30  (        1 /       22 )  1.51
        crr_glob        60  (        0 /        1 )  0.08
         crr_400        26  (        1 /       18 )  1.04
        crr_glob        60  (        0 /        1 )  0.07
         crr_111        70  (        2 /       61 )  7.86
        crr_glob        79  (        2 /        2 )  0.27
         crr_210        39  (        0 /       28 )  4.59
        crr_glob        59  (        0 /        0 )  0.12
         crr_110        95  (       13 /       78 )  6.95
        crr_glob       114  (       11 /       13 )  0.29
         crr_101        66  (        3 /       52 )  2.73
        crr_glob        69  (        2 /        3 )  0.14
         crr_201        38  (        0 /       30 )  2.65
        crr_glob        58  (        0 /        0 )  0.09
         crr_211        38  (        1 /       30 )  6.62
        crr_glob        58  (        0 /        1 )  0.19
        crit_msz        85  (        7 /        7 )  0.35
       crit_upsz        67  (        3 /        3 )  0.16
       crit_slew        55  (        0 /        0 )  0.07
        setup_dn       115  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        55  (        0 /        0 )  0.00
    plc_st_fence        55  (        0 /        0 )  0.00
        plc_star        55  (        0 /        0 )  0.00
      plc_laf_st        55  (        0 /        0 )  0.00
 plc_laf_st_fence        55  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        55  (        0 /        0 )  0.00
            fopt       122  (        3 /        8 )  0.11
       crit_swap        55  (        0 /        0 )  0.10
       mux2_swap        55  (        0 /        0 )  0.00
       crit_dnsz        67  (        1 /        1 )  0.10
       load_swap        57  (        0 /        0 )  0.06
            fopt       122  (        3 /        8 )  0.11
        setup_dn       115  (        0 /        0 )  0.00
       load_isol       120  (        0 /        0 )  0.49
       load_isol       120  (        0 /        0 )  0.49
        move_for       120  (        0 /        0 )  0.01
        move_for       120  (        0 /        0 )  0.01
          rem_bi       120  (        0 /        7 )  0.11
         offload       120  (        0 /        0 )  0.09
          rem_bi       120  (        0 /        7 )  0.11
         offload       120  (        0 /        0 )  0.09
       merge_bit        60  (        0 /        0 )  0.00
     merge_idrvr        60  (        0 /        0 )  0.00
     merge_iload        60  (        0 /        0 )  0.00
    merge_idload        60  (        0 /        0 )  0.00
      merge_drvr        60  (        0 /        5 )  0.13
      merge_load        60  (        0 /        5 )  0.13
           phase        60  (        0 /        0 )  0.00
          decomp        60  (        0 /        0 )  0.23
        p_decomp        60  (        0 /        0 )  0.14
        levelize        60  (        0 /        4 )  0.05
        mb_split        60  (        0 /        0 )  0.00
        in_phase        60  (        0 /        0 )  0.00
             dup        68  (        2 /        2 )  0.14
      mux_retime        62  (        0 /        0 )  0.00
         buf2inv        62  (        0 /        0 )  0.00
             exp        29  (        0 /       13 )  0.07
       gate_deco        50  (        0 /        0 )  0.55
       gcomp_tim        36  (        1 /        1 )  0.17
  inv_pair_2_buf        61  (        0 /        0 )  0.00
 init_drc                 511379      -24       -24         0       45
            Worst cost_group: rclk, WNS: -15.5
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        64  (        0 /        0 )  0.00
        plc_star        64  (        0 /        0 )  0.00
        drc_bufs       128  (        0 /       64 )  0.01
        drc_fopt        64  (        0 /        0 )  0.01
        drc_bufb        64  (        0 /        0 )  0.00
      simple_buf        64  (        0 /        0 )  0.00
             dup        64  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        0 )  0.01
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 511379      -24       -24         0       45
            Worst cost_group: rclk, WNS: -15.5
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D
 incr_tns                 511383      -23       -23         0       45
            Worst cost_group: rclk, WNS: -15.1
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        35  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        35  (        1 /        1 )  0.14
       crit_upsz        34  (        1 /        2 )  0.07
   plc_laf_lo_st        33  (        0 /        0 )  0.00
       plc_lo_st        33  (        0 /        0 )  0.00
       crit_swap        33  (        0 /        1 )  0.06
       mux2_swap        33  (        0 /        0 )  0.01
       crit_dnsz        33  (        2 /        3 )  0.05
       load_swap        31  (        0 /        0 )  0.02
            fopt        31  (        0 /        2 )  0.04
        setup_dn        31  (        0 /        0 )  0.00
       load_isol        31  (        0 /        0 )  0.15
       load_isol        31  (        0 /        0 )  0.01
        move_for        31  (        0 /        0 )  0.00
        move_for        31  (        0 /        0 )  0.00
          rem_bi        31  (        0 /        0 )  0.00
         offload        31  (        0 /        0 )  0.00
          rem_bi        31  (        0 /        0 )  0.01
         offload        31  (        0 /        0 )  0.01
       merge_bit        31  (        0 /        0 )  0.00
     merge_idrvr        31  (        0 /        0 )  0.00
     merge_iload        31  (        0 /        0 )  0.00
    merge_idload        31  (        0 /        0 )  0.00
      merge_drvr        31  (        0 /        0 )  0.05
      merge_load        31  (        0 /        0 )  0.02
           phase        31  (        0 /        0 )  0.00
          decomp        31  (        0 /        0 )  0.11
        p_decomp        31  (        0 /        0 )  0.09
        levelize        31  (        0 /        0 )  0.00
        mb_split        31  (        0 /        0 )  0.00
             dup        31  (        0 /        1 )  0.07
      mux_retime        31  (        0 /        1 )  0.01
       crr_local        31  (        0 /        2 )  1.65
         buf2inv        31  (        0 /        0 )  0.00

 init_area                511383      -23       -23         0       45
            Worst cost_group: rclk, WNS: -15.1
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D
 rem_buf                  511381      -23       -23         0       45
            Worst cost_group: rclk, WNS: -15.1
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D
 rem_inv                  511376      -23       -23         0       45
            Worst cost_group: rclk, WNS: -15.1
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D
 merge_bi                 511374      -23       -23         0       45
            Worst cost_group: rclk, WNS: -15.1
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D
 io_phase                 511372      -23       -23         0       45
            Worst cost_group: rclk, WNS: -15.1
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D
 gate_comp                511370      -23       -23         0       45
            Worst cost_group: rclk, WNS: -15.1
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D
 glob_area                511369      -23       -23         0       45
            Worst cost_group: rclk, WNS: -15.1
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D
 area_down                511365      -23       -23         0       45
            Worst cost_group: rclk, WNS: -15.1
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         5  (        0 /        0 )  0.03
         rem_buf        30  (        1 /        1 )  0.06
         rem_inv        34  (        4 /        4 )  0.08
        merge_bi         6  (        2 /        2 )  0.02
      rem_inv_qb        22  (        0 /        0 )  0.04
        io_phase        17  (        1 /        1 )  0.05
       gate_comp        37  (        2 /        2 )  0.18
       gcomp_mog         4  (        0 /        0 )  0.03
       glob_area        16  (        8 /       16 )  0.08
       area_down        27  (        4 /        4 )  0.12
      size_n_buf         1  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511365      -23       -23         0       45
            Worst cost_group: rclk, WNS: -15.1
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        22  (        0 /        0 )  0.08
       crit_upsz        22  (        0 /        0 )  0.04
       crit_slew        22  (        0 /        0 )  0.03
        setup_dn        22  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        22  (        0 /        0 )  0.00
    plc_st_fence        22  (        0 /        0 )  0.00
        plc_star        22  (        0 /        0 )  0.00
      plc_laf_st        22  (        0 /        0 )  0.00
 plc_laf_st_fence        22  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        22  (        0 /        0 )  0.00
       plc_lo_st        22  (        0 /        0 )  0.00
            fopt        22  (        0 /        0 )  0.00
       crit_swap        22  (        0 /        0 )  0.03
       mux2_swap        22  (        0 /        0 )  0.01
       crit_dnsz        20  (        0 /        0 )  0.03
       load_swap        22  (        0 /        0 )  0.01
            fopt        22  (        0 /        3 )  0.04
        setup_dn        22  (        0 /        0 )  0.00
       load_isol        22  (        0 /        0 )  0.13
       load_isol        22  (        0 /        0 )  0.02
        move_for        22  (        0 /        0 )  0.00
        move_for        22  (        0 /        0 )  0.00
          rem_bi        22  (        0 /        0 )  0.00
         offload        22  (        0 /        0 )  0.00
          rem_bi        22  (        0 /        3 )  0.04
         offload        22  (        0 /        0 )  0.03
           phase        22  (        0 /        0 )  0.00
        in_phase        22  (        0 /        0 )  0.00
       merge_bit        22  (        0 /        0 )  0.00
     merge_idrvr        22  (        0 /        0 )  0.00
     merge_iload        22  (        0 /        0 )  0.00
    merge_idload        22  (        0 /        0 )  0.00
      merge_drvr        22  (        0 /        2 )  0.06
      merge_load        22  (        0 /        2 )  0.06
          decomp        22  (        0 /        0 )  0.08
        p_decomp        22  (        0 /        0 )  0.04
        levelize        22  (        0 /        2 )  0.03
        mb_split        22  (        0 /        0 )  0.00
             dup        22  (        0 /        0 )  0.03
      mux_retime        22  (        0 /        1 )  0.01
         buf2inv        22  (        0 /        0 )  0.00
             exp         6  (        0 /        1 )  0.01
       gate_deco        21  (        0 /        0 )  0.21
       gcomp_tim        12  (        0 /        0 )  0.05
  inv_pair_2_buf        22  (        0 /        0 )  0.00

 init_drc                 511365      -23       -23         0       45
            Worst cost_group: rclk, WNS: -15.1
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        64  (        0 /        0 )  0.00
        plc_star        64  (        0 /        0 )  0.00
        drc_bufs       128  (        0 /       64 )  0.00
        drc_fopt        64  (        0 /        0 )  0.01
        drc_bufb        64  (        0 /        0 )  0.00
      simple_buf        64  (        0 /        0 )  0.00
             dup        64  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        0 )  0.01
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------
|   Id    |Sev  |Count |                 Message Text                  |
------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                  |
| PA-7    |Info |    4 |Resetting power analysis results.              |
|         |     |      |All computed switching activities are removed. |
| SYNTH-5 |Info |    1 |Done mapping.                                  |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                      |
------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'fifo1_sramb'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_opt
@file(genus.tcl) 103: set stage genus
@file(genus.tcl) 104: report_qor > ../reports/${top_design}.$stage.qor.rpt
@file(genus.tcl) 106: report_timing -max_path 1000 > ../reports/${top_design}.$stage.timing.max.rpt
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
@file(genus.tcl) 107: check_timing_intent -verbose  > ../reports/${top_design}.$stage.check_timing.rpt
@file(genus.tcl) 108: check_design  > ../reports/${top_design}.$stage.check_design.rpt


 No LEF file read in.
@file(genus.tcl) 112: write_hdl $top_design > ../outputs/${top_design}.$stage.vg
@file(genus.tcl) 113: if { [info exists enable_dft] &&  $enable_dft  } {
   # output scan def. 
   write_scandef $top_design > ../outputs/${top_design}.$stage.scan.def
   write_sdc $top_design > ../outputs/${top_design}.$stage.sdc
}
@file(genus.tcl) 119: write_db -all_root_attributes -verbose ../outputs/${top_design}.$stage.db
Finished exporting design database to file '../outputs/fifo1_sramb.genus.db' for 'fifo1_sramb' (command execution time mm:ss cpu = 00:00, real = 00:00).
#@ End verbose source scripts/genus.tcl
@genus:root: 8> get_ports
0x135
port:fifo1_sramb/wdata_in[7] port:fifo1_sramb/wdata_in[6] port:fifo1_sramb/wdata_in[5] port:fifo1_sramb/wdata_in[4] port:fifo1_sramb/wdata_in[3] port:fifo1_sramb/wdata_in[2] port:fifo1_sramb/wdata_in[1] port:fifo1_sramb/wdata_in[0] port:fifo1_sramb/winc port:fifo1_sramb/wclk port:fifo1_sramb/wclk2x port:fifo1_sramb/wrst_n port:fifo1_sramb/rinc port:fifo1_sramb/rclk port:fifo1_sramb/rrst_n port:fifo1_sramb/rdata[7] port:fifo1_sramb/rdata[6] port:fifo1_sramb/rdata[5] port:fifo1_sramb/rdata[4] port:fifo1_sramb/rdata[3] port:fifo1_sramb/rdata[2] port:fifo1_sramb/rdata[1] port:fifo1_sramb/rdata[0] port:fifo1_sramb/wfull port:fifo1_sramb/rempty 
@genus:root: 9> get_ports -filter "direction == in"
0x136
port:fifo1_sramb/wdata_in[7] port:fifo1_sramb/wdata_in[6] port:fifo1_sramb/wdata_in[5] port:fifo1_sramb/wdata_in[4] port:fifo1_sramb/wdata_in[3] port:fifo1_sramb/wdata_in[2] port:fifo1_sramb/wdata_in[1] port:fifo1_sramb/wdata_in[0] port:fifo1_sramb/winc port:fifo1_sramb/wclk port:fifo1_sramb/wclk2x port:fifo1_sramb/wrst_n port:fifo1_sramb/rinc port:fifo1_sramb/rclk port:fifo1_sramb/rrst_n 
@genus:root: 10> set_input_transition 0.13 get_ports -filter "direction == in"
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port' named 'get_ports' could not be found.

Usage: set_input_transition [-rise] [-fall] [-min] [-max] [-clock <clock>+] [-clock_fall] <float> <port>+

    [-rise]:
        rise value 
    [-fall]:
        fall value 
    [-min]:
        minimum value 
    [-max]:
        maximum value 
    [-clock <clock>+]:
        the clock waveform 
    [-clock_fall]:
        fall clock edge 
    <float>:
        value 
    <port>+:
        objects 
@genus:root: 11> set_input_transition -max 0.13 get_ports -filter "direction == in"
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port' named 'get_ports' could not be found.

Usage: set_input_transition [-rise] [-fall] [-min] [-max] [-clock <clock>+] [-clock_fall] <float> <port>+

    [-rise]:
        rise value 
    [-fall]:
        fall value 
    [-min]:
        minimum value 
    [-max]:
        maximum value 
    [-clock <clock>+]:
        the clock waveform 
    [-clock_fall]:
        fall clock edge 
    <float>:
        value 
    <port>+:
        objects 
@genus:root: 12> set_input_transition -max 0.13 [get_ports -filter "direction == in"]
@genus:root: 13> source ../scripts/genus.tcl
Sourcing '../scripts/genus.tcl' (Thu Jan 26 19:12:44 PST 2023)...
#@ Begin verbose source scripts/genus.tcl
@file(genus.tcl) 1: history keep 100
@file(genus.tcl) 2: set_db timing_report_fields "delay arrival transition fanout load cell timing_point"
  Setting attribute of root '/': 'timing_report_fields' = delay arrival transition fanout load cell timing_point
@file(genus.tcl) 4: source -echo -verbose ../../$top_design.design_config.tcl
Sourcing '../../fifo1_sramb.design_config.tcl' (Thu Jan 26 19:12:44 PST 2023)...
#@ Begin verbose source fifo1_sramb.design_config.tcl
@file(fifo1_sramb.design_config.tcl) 1: set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
@file(fifo1_sramb.design_config.tcl) 24: set add_ios 1
set add_ios 1
@file(fifo1_sramb.design_config.tcl) 25: set pad_design 1
set pad_design 1
@file(fifo1_sramb.design_config.tcl) 26: set design_size { 580 580  } 
set design_size { 580 580  } 
@file(fifo1_sramb.design_config.tcl) 27: set design_io_border 310
set design_io_border 310
@file(fifo1_sramb.design_config.tcl) 28: set dc_floorplanning 1
set dc_floorplanning 1
@file(fifo1_sramb.design_config.tcl) 29: set enable_dft 0
set enable_dft 0
@file(fifo1_sramb.design_config.tcl) 30: set innovus_enable_manual_macro_placement 0
set innovus_enable_manual_macro_placement 0
@file(fifo1_sramb.design_config.tcl) 32: set rtl_list [list ../rtl/$top_design.sv ]
set rtl_list [list ../rtl/$top_design.sv ]
@file(fifo1_sramb.design_config.tcl) 33: set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
@file(fifo1_sramb.design_config.tcl) 34: set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
@file(fifo1_sramb.design_config.tcl) 35: set synth_corners $slow_corner
set synth_corners $slow_corner
@file(fifo1_sramb.design_config.tcl) 36: set synth_corners_target "ss0p95v125c" 
set synth_corners_target "ss0p95v125c" 
@file(fifo1_sramb.design_config.tcl) 38: set synth_corners_slow $slow_corner
set synth_corners_slow $slow_corner
@file(fifo1_sramb.design_config.tcl) 39: set synth_corners_fast $fast_corner
set synth_corners_fast $fast_corner
@file(fifo1_sramb.design_config.tcl) 40: set slow_metal Cmax_125
set slow_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 41: set fast_metal Cmax_125
set fast_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 42: set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
@file(fifo1_sramb.design_config.tcl) 43: set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
@file(fifo1_sramb.design_config.tcl) 44: set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
@file(fifo1_sramb.design_config.tcl) 46: set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
@file(fifo1_sramb.design_config.tcl) 47: set sub_lib_type_target "saed32rvt_"
set sub_lib_type_target "saed32rvt_"
@file(fifo1_sramb.design_config.tcl) 49: set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
@file(fifo1_sramb.design_config.tcl) 57: set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef"
set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef"
@file(fifo1_sramb.design_config.tcl) 58: set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
@file(fifo1_sramb.design_config.tcl) 64: set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
@file(fifo1_sramb.design_config.tcl) 67: set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
@file(fifo1_sramb.design_config.tcl) 68: set FCL 0
set FCL 0
@file(fifo1_sramb.design_config.tcl) 69: set split_constraints 0
set split_constraints 0
#@ End verbose source fifo1_sramb.design_config.tcl
@file(genus.tcl) 6: set designs [get_db designs * ]
@file(genus.tcl) 7: if { $designs != "" } {
  delete_obj $designs
}
@file(genus.tcl) 11: source ../scripts/genus-get-timlibslefs.tcl
Sourcing '../scripts/genus-get-timlibslefs.tcl' (Thu Jan 26 19:12:44 PST 2023)...
#@ Begin verbose source scripts/genus-get-timlibslefs.tcl
@file(genus-get-timlibslefs.tcl) 9: set search_path ""
@file(genus-get-timlibslefs.tcl) 10: foreach i $lib_types { lappend search_path $i }
@file(genus-get-timlibslefs.tcl) 20: set link_library ""
@file(genus-get-timlibslefs.tcl) 21: foreach i $search_path {
  foreach k $synth_corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 32: foreach i $lib_types_target { 
   lappend search_path_target $i 
   lappend search_path $i 
}
@file(genus-get-timlibslefs.tcl) 45: set target_library ""
@file(genus-get-timlibslefs.tcl) 46: foreach i $search_path_target {
  foreach k $synth_corners_target {
      foreach m $sub_lib_type_target {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend target_library [file tail $j ]
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 58: set lef_path ""
@file(genus-get-timlibslefs.tcl) 59: foreach k $lef_types {
  foreach m $sub_lef_type {
    foreach j [glob -nocomplain $k/$m ] {
      lappend lef_path  $j 
    }
  }
}
@file(genus-get-timlibslefs.tcl) 69: lappend search_path .
#@ End verbose source scripts/genus-get-timlibslefs.tcl
@file(genus.tcl) 13: set_db init_lib_search_path $search_path
Warning : Cannot modify library search path after reading library(s). [TUI-83]
        : Cannot modify 'init_lib_search_path' attribute to '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .'
  Setting attribute of root '/': 'init_lib_search_path' = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .
@file(genus.tcl) 15: set_db library $link_library
Freeing libraries in memory (saed32io_wb_ss0p95v125c_2p25v.lib saed32sramlp_ss0p75v125c_i0p75v.lib saed32pll_ss0p95v125c_2p25v.lib saed32rvt_ss0p95v125c.lib saed32rvt_ss0p95v125c.lib)

Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32io_wb_ss0p95v125c_2p25v' and 'saed32sramlp_ss0p75v125c_i0p75v'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32io_wb_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, 125.000000) in library 'saed32sramlp_ss0p75v125c_i0p75v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32pll_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32rvt_ss0p95v125c.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX2_RVT'.  Ignoring the test_cell.
  Setting attribute of root '/': 'library' = saed32io_wb_ss0p95v125c_2p25v.lib saed32sramlp_ss0p75v125c_i0p75v.lib saed32pll_ss0p95v125c_2p25v.lib saed32rvt_ss0p95v125c.lib saed32rvt_ss0p95v125c.lib saed32rvt_ss0p95v125c.lib
@file(genus.tcl) 17: set_db dft_opcg_domain_blocking true
  Setting attribute of root '/': 'dft_opcg_domain_blocking' = true
@file(genus.tcl) 19: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(genus.tcl) 22: read_hdl -language sv ../rtl/${top_design}.sv
@file(genus.tcl) 34: elaborate $top_design
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_1X_n91' between pins 'REF_CLK' and 'CLK_1X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_2X_n93' between pins 'REF_CLK' and 'CLK_2X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_4X_n95' between pins 'REF_CLK' and 'CLK_4X' in libcell 'PLL'.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX8_RVT' is a sequential timing arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SI' has no incoming setup arc.
  Libraries have 130 usable logic and 108 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'fifo1_sramb' from file '../rtl/fifo1_sramb.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'fifo1_sramb' with default parameters value.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 71.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 86.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[0]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[1]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[2]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[3]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[4]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[5]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[6]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[7]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'fifo1_sramb'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(genus.tcl) 38: if { [info exists enable_dft] &&  $enable_dft  } {

   if { [file exists ../../${top_design}.dft_eco.tcl] == 1 } {
      # Make eco changes like instantiating a PLL.
      source -echo -verbose ../../${top_design}.dft_eco.tcl
   } 
   # Setup DFT/OPCG dependencies.
   source -echo -verbose ../../${top_design}.dft_config.tcl
}
@file(genus.tcl) 48: if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/genus-add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
Sourcing '../scripts/genus-add_ios.tcl' (Thu Jan 26 19:12:45 PST 2023)...
#@ Begin verbose source scripts/genus-add_ios.tcl
@file(genus-add_ios.tcl) 2: proc insert_io ...
proc insert_io { port side} {
global top_design
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design 
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "b"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if {  $side == "r"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "l"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design 
   }
  }



  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_db [get_port $port ] .direction ] == "in" } {
     # Disconnect all pins related to the old port and make a new net name and connect them up to that new net.
     
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     foreach_in i $pins { 
        # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
        connect -net ${this_io}_net ${this_io}/DOUT [get_db $i .name ]
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $port $this_io/PADIO
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect 1 ${this_io}/R_EN
  } else {
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
     connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $this_io/DIN
     # This internal driver might drive to other loads other than the port.  It might drive back into other spots in the design.
     set other_receivers [get_db $pins -if ".direction==in" ]
     if {$other_receivers!=""} { 
        connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $other_receivers
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $this_io/PADIO $port
     connect 1 $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
  }
}
#@ End verbose source scripts/genus-add_ios.tcl
Sourcing '../../fifo1_sramb.add_ios.tcl' (Thu Jan 26 19:12:45 PST 2023)...
#@ Begin verbose source fifo1_sramb.add_ios.tcl
@file(fifo1_sramb.add_ios.tcl) 2: proc get_port_names ...
@file(fifo1_sramb.add_ios.tcl) 11: foreach i [get_port_names [ get_ports rdata* ] ]  {
  insert_io  $i l 
}
@file(fifo1_sramb.add_ios.tcl) 14: foreach i [ get_port_names [ get_ports wdata* ] ] {
  insert_io  $i r 
}
@file(fifo1_sramb.add_ios.tcl) 17: foreach i { rempty wfull }  {
  insert_io  $i t 
}
@file(fifo1_sramb.add_ios.tcl) 20: foreach i { rrst_n rclk rinc wrst_n wclk2x wclk winc }  {
  insert_io  $i b 
}
#@ End verbose source fifo1_sramb.add_ios.tcl
@file(genus.tcl) 55: update_names -map { {"." "_" }} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 56: update_names -map {{"[" "_"} {"]" "_"}} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 57: update_names -map {{"[" "_"} {"]" "_"}} -port_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 58: update_names -map {{"[" "_"} {"]" "_"}} -hport_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 59: update_names -inst -hnet -restricted {[} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 60: update_names -inst -hnet -restricted {]} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 64: sh echo "hellohere"
hellohere
@file(genus.tcl) 65: source -echo -verbose ../../constraints/${top_design}.sdc
Sourcing '../../constraints/fifo1_sramb.sdc' (Thu Jan 26 19:12:45 PST 2023)...
#@ Begin verbose source constraints/fifo1_sramb.sdc
@file(fifo1_sramb.sdc) 1: if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
@file(fifo1_sramb.sdc) 18: set wclk_period 0.80
set wclk_period 0.80
@file(fifo1_sramb.sdc) 19: set rclk_period 0.80
set rclk_period 0.80
@file(fifo1_sramb.sdc) 20: set wclk2x_period [ expr $wclk_period / 2 ]
set wclk2x_period [ expr $wclk_period / 2 ]
@file(fifo1_sramb.sdc) 22: create_clock -name "wclk" -period $wclk_period  wclk
create_clock -name "wclk" -period $wclk_period  wclk
@file(fifo1_sramb.sdc) 24: create_clock -name "rclk" -period $rclk_period rclk
create_clock -name "rclk" -period $rclk_period rclk
@file(fifo1_sramb.sdc) 27: create_clock -name "wclk2x" -period $wclk2x_period wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
@file(fifo1_sramb.sdc) 29: set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
@file(fifo1_sramb.sdc) 30: set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
@file(fifo1_sramb.sdc) 31: set_false_path -from [get_clocks wclk2x ] -to [get_clocks rclk]
set_false_path -from [get_clocks wclk2x ] -to [get_clocks rclk]
@file(fifo1_sramb.sdc) 32: set_false_path -from [get_clocks rclk ] -to [get_clocks wclk2x ]
set_false_path -from [get_clocks rclk ] -to [get_clocks wclk2x ]
@file(fifo1_sramb.sdc) 44: group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
@file(fifo1_sramb.sdc) 45: group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
@file(fifo1_sramb.sdc) 48: set_input_delay -max -1 -clock wclk2x {wdata_in[*]}
set_input_delay -max -1 -clock wclk2x {wdata_in[*]}
@file(fifo1_sramb.sdc) 49: set_input_delay -max -1 -clock rclk {rinc}
set_input_delay -max -1 -clock rclk {rinc}
@file(fifo1_sramb.sdc) 50: set_input_delay -max -1 -clock wclk {winc}
set_input_delay -max -1 -clock wclk {winc}
@file(fifo1_sramb.sdc) 53: set_input_delay -min -0.5 -clock wclk2x {wdata_in[*]}
set_input_delay -min -0.5 -clock wclk2x {wdata_in[*]}
@file(fifo1_sramb.sdc) 54: set_input_delay -min -0.5 -clock rclk {rinc}
set_input_delay -min -0.5 -clock rclk {rinc}
@file(fifo1_sramb.sdc) 55: set_input_delay -min -0.5 -clock wclk {winc}
set_input_delay -min -0.5 -clock wclk {winc}
@file(fifo1_sramb.sdc) 58: set_output_delay -max -0.95 -clock rclk {rdata[*]}
set_output_delay -max -0.95 -clock rclk {rdata[*]}
@file(fifo1_sramb.sdc) 59: set_output_delay -max -0.95 -clock rclk {rempty}
set_output_delay -max -0.95 -clock rclk {rempty}
@file(fifo1_sramb.sdc) 60: set_output_delay -max -0.95 -clock wclk {wfull}
set_output_delay -max -0.95 -clock wclk {wfull}
@file(fifo1_sramb.sdc) 62: set_output_delay -min -0.55 -clock rclk {rdata[*]}
set_output_delay -min -0.55 -clock rclk {rdata[*]}
@file(fifo1_sramb.sdc) 63: set_output_delay -min -0.55 -clock rclk {rempty}
set_output_delay -min -0.55 -clock rclk {rempty}
@file(fifo1_sramb.sdc) 64: set_output_delay -min -0.55 -clock wclk {wfull}
set_output_delay -min -0.55 -clock wclk {wfull}
@file(fifo1_sramb.sdc) 67: set_load 0.0001 [get_ports -filter "direction == out"]
set_load 0.0001 [get_ports -filter "direction == out"]
@file(fifo1_sramb.sdc) 70: set_drive 0.0001 [get_ports -filter "direction == in"]
set_drive 0.0001 [get_ports -filter "direction == in"]
@file(fifo1_sramb.sdc) 71: set_input_transition -max 0.13 [get_ports -filter "direction == in"]
set_input_transition -max 0.13 [get_ports -filter "direction == in"]
@file(fifo1_sramb.sdc) 72: set_input_transition -min 0.05 [get_ports -filter "direction == in"]
set_input_transition -min 0.05 [get_ports -filter "direction == in"]
@file(fifo1_sramb.sdc) 74: set_clock_latency 1 [get_clocks *clk*]
set_clock_latency 1 [get_clocks *clk*]
@file(fifo1_sramb.sdc) 76: set_clock_uncertainty -setup 0.01 [get_clocks *clk*]
set_clock_uncertainty -setup 0.01 [get_clocks *clk*]
@file(fifo1_sramb.sdc) 77: set_clock_uncertainty -hold 0.005 [get_clocks *clk*]
set_clock_uncertainty -hold 0.005 [get_clocks *clk*]
@file(fifo1_sramb.sdc) 79: set_clock_transition 0.33 [get_clocks *clk*]
set_clock_transition 0.33 [get_clocks *clk*]
#@ End verbose source constraints/fifo1_sramb.sdc
@file(genus.tcl) 67: set_dont_use [get_lib_cells */DELLN* ]
@file(genus.tcl) 69: syn_gen
  Libraries have 127 usable logic and 108 usable sequential lib-cells.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 11 hierarchical instances.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'fifo1_sramb' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) |   1.0(  0.4) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:00) |  00:00:04(00:00:04) |   1.3(  0.4) |   18:56:29 (Jan26) |  304.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:02(00:00:02) |   0.6(  0.2) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:01) |  -0.0(  0.1) |   18:56:32 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:32 (Jan26) |  304.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:07(00:07:32) |  00:02:43(00:06:29) |  47.2( 39.5) |   19:03:01 (Jan26) |  296.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:03(00:00:03) |   1.0(  0.3) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:40) |  00:00:05(00:00:05) |   1.5(  0.5) |   19:03:09 (Jan26) |  314.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:01) |   0.0(  0.1) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:17(00:07:41) |  00:00:00(00:00:00) |   0.3(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:17(00:07:42) |  00:00:00(00:00:01) |   0.0(  0.1) |   19:03:11 (Jan26) |  314.9 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:01(00:17:16) |  00:02:43(00:09:34) |  47.2( 58.3) |   19:12:45 (Jan26) |  297.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config:  at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'fifo1_sramb':
          sop(2) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'fifo1_sramb'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_16'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_16'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'fifo1_sramb'.
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: fifo1_sramb, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.029s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                                                                Message Text                                                                                                  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-362    |Info    |    2 |Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity list.                                                                                                              |
| CDFG-372    |Info    |    5 |Bitwidth mismatch in assignment.                                                                                                                                                                              |
|             |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For  |
|             |        |      | example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit          |
|             |        |      | assignment.                                                                                                                                                                                                  |
| CDFG-472    |Warning |    2 |Unreachable statements for case item.                                                                                                                                                                         |
| CDFG-500    |Info    |    1 |Unused module input port.                                                                                                                                                                                     |
|             |        |      |In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.                                                             |
| CDFG-769    |Info    |    2 |Identified sum-of-products logic to be optimized during syn_generic.                                                                                                                                          |
| CDFG-818    |Warning |    1 |Using default parameter value for module elaboration.                                                                                                                                                         |
| CDFG2G-622  |Warning |    8 |Signal or variable has multiple drivers.                                                                                                                                                                      |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                                                                                            |
| CHNM-102    |Info    |  468 |Changed names successfully.                                                                                                                                                                                   |
| CHNM-107    |Warning |    2 |Option 'convert_string' is obsolete.                                                                                                                                                                          |
|             |        |      |The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use new option.                                            |
| CHNM-108    |Warning |    6 |Port names affected by change_names do not automatically get updated in written out SV wrapper module.                                                                                                        |
|             |        |      |If user is setting write_sv_port_wrapper = true then the port names affected by usage of change_name need to be updated manually in the written out SV wrapper module.                                        |
| CHNM-110    |Warning |   66 |Failed to change names.                                                                                                                                                                                       |
|             |        |      |Add 'set_attribute ui_respects_preserve false' (legacy_ui) or 'set_db ui_respects_preserve false'(common_ui) to allow name changes on preserved objects.                                                      |
| CWD-19      |Info    |   14 |An implementation was inferred.                                                                                                                                                                               |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                                                                                                    |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                                               |
| DPOPT-3     |Info    |    2 |Implementing datapath configurations.                                                                                                                                                                         |
| DPOPT-4     |Info    |    2 |Done implementing datapath configurations.                                                                                                                                                                    |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                                                 |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                                                                                                           |
| ELAB-2      |Info    |    5 |Elaborating Subdesign.                                                                                                                                                                                        |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                                                                                                      |
| ELABUTL-132 |Info    |    8 |Unused instance port.                                                                                                                                                                                         |
|             |        |      |Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.                                                                                                  |
| GLO-34      |Info    |    2 |Deleting instances not driving any primary outputs.                                                                                                                                                           |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical  |
|             |        |      | instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the    |
|             |        |      | 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                                                                                                      |
| GLO-42      |Info    |    2 |Equivalent sequential instances have been merged.                                                                                                                                                             |
|             |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.                 |
| LBR-126     |Warning |    3 |Found a combinational arc in a sequential cell.                                                                                                                                                               |
|             |        |      |The timing arc connects two pins that are already connected by a sequential arc. It is not recommended to mix combinational arcs with sequential arcs in a sequential cell.                                   |
| LBR-155     |Info    |   60 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                                                      |
|             |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                                               |
| LBR-162     |Info    |   30 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                                                       |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                                                                      |
| LBR-170     |Info    |    8 |Ignoring specified timing sense.                                                                                                                                                                              |
|             |        |      |Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.                                                                                                                            |
| LBR-30      |Info    |    2 |Promoting a setup arc to recovery.                                                                                                                                                                            |
|             |        |      |Setup arcs to asynchronous input pins are not supported.                                                                                                                                                      |
| LBR-31      |Info    |    2 |Promoting a hold arc to removal.                                                                                                                                                                              |
|             |        |      |Hold arcs to asynchronous input pins are not supported.                                                                                                                                                       |
| LBR-34      |Warning |   10 |Missing an incoming setup timing arc for next_state library pin.                                                                                                                                              |
|             |        |      |Pin used in a next_state function must have an incoming setup timing arc. Otherwise, the library cell will be treated as a timing model.                                                                      |
| LBR-38      |Warning |    1 |Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective      |
|             |        |      | values of the 2 given .libs differ.                                                                                                                                                                          |
|             |        |      |This is a common source of delay calculation confusion and should be avoided.                                                                                                                                 |
| LBR-41      |Info    | 1424 |An output library pin lacks a function attribute.                                                                                                                                                             |
|             |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.                                   |
| LBR-412     |Info    |    4 |Created nominal operating condition.                                                                                                                                                                          |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)                               |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                                                |
| LBR-64      |Warning |   16 |Malformed test_cell.                                                                                                                                                                                          |
|             |        |      |Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.                                                                         |
| LBR-76      |Warning |   12 |Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable.                        |
|             |        |      |The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have dual-functionality, it cannot be unmapped or   |
|             |        |      | automatically inferred.                                                                                                                                                                                      |
| LBR-9       |Warning |   82 |Library cell has no output pins defined.                                                                                                                                                                      |
|             |        |      |Add the missing output pin(s)                                                                                                                                                                                 |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will    |
|             |        |      | mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. |
|             |        |      | If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus |
|             |        |      | will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                |
| MESG-10     |Warning |    2 |Unknown message ID.                                                                                                                                                                                           |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                                                  |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                                                                                                 |
| SYNTH-8     |Info    |    1 |Done incrementally optimizing.                                                                                                                                                                                |
| TIM-11      |Warning |    3 |Timing problems have been detected in this design.                                                                                                                                                            |
|             |        |      |Use 'check_timing_intent' or 'report timing -lint' to report more information.                                                                                                                                |
| TUI-58      |Info    |    1 |Removed object.                                                                                                                                                                                               |
| TUI-61      |Error   |    3 |A required object parameter could not be found.                                                                                                                                                               |
|             |        |      |Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.                                                                  |
| TUI-83      |Warning |    1 |Cannot modify library search path after reading library(s).                                                                                                                                                   |
|             |        |      |You must set the 'init_lib_search_path' attribute before you set the 'library' attribute.                                                                                                                     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads, 8 of 32 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------
|  Id  |Sev  |Count |              Message Text               |
---------------------------------------------------------------
| GB-6 |Info |    2 |A datapath component has been ungrouped. |
---------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack:    21 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'INPUTS' target slack:    24 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

Cost Group 'wclk' target slack:  -104 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'rclk' target slack:  -124 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

PBS_Generic_Opt-Post - Elapsed_Time 3, CPU_Time 3.5280630000000315
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) |   1.0(  0.4) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:00) |  00:00:04(00:00:04) |   1.3(  0.4) |   18:56:29 (Jan26) |  304.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:02(00:00:02) |   0.6(  0.2) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:01) |  -0.0(  0.1) |   18:56:32 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:32 (Jan26) |  304.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:07(00:07:32) |  00:02:43(00:06:29) |  46.7( 39.4) |   19:03:01 (Jan26) |  296.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:03(00:00:03) |   1.0(  0.3) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:40) |  00:00:05(00:00:05) |   1.4(  0.5) |   19:03:09 (Jan26) |  314.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:01) |   0.0(  0.1) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:17(00:07:41) |  00:00:00(00:00:00) |   0.3(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:17(00:07:42) |  00:00:00(00:00:01) |   0.0(  0.1) |   19:03:11 (Jan26) |  314.9 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:01(00:17:16) |  00:02:43(00:09:34) |  46.7( 58.1) |   19:12:45 (Jan26) |  297.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:03(00:00:04) |   1.0(  0.4) |   19:12:49 (Jan26) |  297.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) |   1.0(  0.4) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:00) |  00:00:04(00:00:04) |   1.3(  0.4) |   18:56:29 (Jan26) |  304.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:02(00:00:02) |   0.6(  0.2) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:01) |  -0.0(  0.1) |   18:56:32 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:32 (Jan26) |  304.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:07(00:07:32) |  00:02:43(00:06:29) |  46.7( 39.4) |   19:03:01 (Jan26) |  296.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:03(00:00:03) |   1.0(  0.3) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:40) |  00:00:05(00:00:05) |   1.4(  0.5) |   19:03:09 (Jan26) |  314.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:01) |   0.0(  0.1) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:17(00:07:41) |  00:00:00(00:00:00) |   0.3(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:17(00:07:42) |  00:00:00(00:00:01) |   0.0(  0.1) |   19:03:11 (Jan26) |  314.9 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:01(00:17:16) |  00:02:43(00:09:34) |  46.7( 58.1) |   19:12:45 (Jan26) |  297.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:03(00:00:04) |   1.0(  0.4) |   19:12:49 (Jan26) |  297.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:12:49 (Jan26) |  297.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -       462    511883       297
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       444    511605       297
##>G:Misc                               3
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        4
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'fifo1_sramb' to generic gates.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_gen
@file(genus.tcl) 74: uniquify $top_design
Info    : The given (sub)design is already uniquified. [TUI-296]
        : design:fifo1_sramb.
@file(genus.tcl) 76: if { [info exists enable_dft] &&  $enable_dft  } {

   check_dft_rules
   # Need to have test_mode port defined to run this command. 
   fix_dft_violations -clock -async_set -async_reset -test_control test_mode  
   report dft_registers

}
@file(genus.tcl) 86: syn_map
Info    : Mapping. [SYNTH-4]
        : Mapping 'fifo1_sramb' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config:  at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) |   1.0(  0.4) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:00) |  00:00:04(00:00:04) |   1.3(  0.4) |   18:56:29 (Jan26) |  304.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:02(00:00:02) |   0.6(  0.2) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:01) |  -0.0(  0.1) |   18:56:32 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:32 (Jan26) |  304.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:07(00:07:32) |  00:02:43(00:06:29) |  46.7( 39.4) |   19:03:01 (Jan26) |  296.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:03(00:00:03) |   1.0(  0.3) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:40) |  00:00:05(00:00:05) |   1.4(  0.5) |   19:03:09 (Jan26) |  314.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:01) |   0.0(  0.1) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:17(00:07:41) |  00:00:00(00:00:00) |   0.3(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:17(00:07:42) |  00:00:00(00:00:01) |   0.0(  0.1) |   19:03:11 (Jan26) |  314.9 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:01(00:17:16) |  00:02:43(00:09:34) |  46.7( 58.1) |   19:12:45 (Jan26) |  297.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:03(00:00:04) |   1.0(  0.4) |   19:12:49 (Jan26) |  297.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:12:49 (Jan26) |  297.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:12:49 (Jan26) |  297.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) |   1.0(  0.4) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:00) |  00:00:04(00:00:04) |   1.3(  0.4) |   18:56:29 (Jan26) |  304.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:02(00:00:02) |   0.6(  0.2) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:01) |  -0.0(  0.1) |   18:56:32 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:32 (Jan26) |  304.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:07(00:07:32) |  00:02:43(00:06:29) |  46.7( 39.4) |   19:03:01 (Jan26) |  296.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:03(00:00:03) |   1.0(  0.3) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:40) |  00:00:05(00:00:05) |   1.4(  0.5) |   19:03:09 (Jan26) |  314.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:01) |   0.0(  0.1) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:17(00:07:41) |  00:00:00(00:00:00) |   0.3(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:17(00:07:42) |  00:00:00(00:00:01) |   0.0(  0.1) |   19:03:11 (Jan26) |  314.9 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:01(00:17:16) |  00:02:43(00:09:34) |  46.7( 58.1) |   19:12:45 (Jan26) |  297.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:03(00:00:04) |   1.0(  0.4) |   19:12:49 (Jan26) |  297.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:12:49 (Jan26) |  297.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:12:49 (Jan26) |  297.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:12:49 (Jan26) |  297.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 32 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack:    21 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'wclk' target slack:  -136 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'INPUTS' target slack:    24 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

Cost Group 'rclk' target slack:  -146 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 32 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map               511183     -359 
            Worst cost_group: rclk, WNS: -206.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
          rclk              -146     -206      -6%      800 
          wclk              -136     -153      -2%      800 
       OUTPUTS                21       52               800 
        INPUTS                24      663               800 

 
Global incremental target info
==============================
Cost Group 'OUTPUTS' target slack:    55 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'INPUTS' target slack:    27 ps
Target path end-point (Pin: rptr_empty/rempty_reg/D (DFFASX2_RVT/D))

Cost Group 'rclk' target slack:  -190 ps
Target path end-point (Pin: rptr_empty/rempty_reg/D (DFFASX2_RVT/D))

Cost Group 'wclk' target slack:  -143 ps
Target path end-point (Pin: wptr_full/wfull_reg/D (DFFARX2_RVT/D))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |Sev  |Count |                                                  Message Text                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------
| PA-7     |Info |   16 |Resetting power analysis results.                                                                                 |
|          |     |      |All computed switching activities are removed.                                                                    |
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped.                                                                      |
| SYNTH-2  |Info |    1 |Done synthesizing.                                                                                                |
| SYNTH-4  |Info |    1 |Mapping.                                                                                                          |
| TUI-296  |Info |    1 |The given (sub)design is already uniquified.                                                                      |
|          |     |      |Try running the 'edit_netlist uniquify' command on the parent hierarchy of this (sub)design, if there exists any. |
--------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr              511135     -384 
            Worst cost_group: rclk, WNS: -221.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
          rclk              -190     -221      -3%      800 
          wclk              -143     -163      -2%      800 
       OUTPUTS                55       52               800 
        INPUTS                27      647               800 

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 4, CPU_Time 4.370740999999953
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) |   1.0(  0.4) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:00) |  00:00:04(00:00:04) |   1.3(  0.4) |   18:56:29 (Jan26) |  304.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:02(00:00:02) |   0.6(  0.2) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:01) |  -0.0(  0.1) |   18:56:32 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:32 (Jan26) |  304.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:07(00:07:32) |  00:02:43(00:06:29) |  46.1( 39.2) |   19:03:01 (Jan26) |  296.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:03(00:00:03) |   1.0(  0.3) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:40) |  00:00:05(00:00:05) |   1.4(  0.5) |   19:03:09 (Jan26) |  314.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:01) |   0.0(  0.1) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:17(00:07:41) |  00:00:00(00:00:00) |   0.3(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:17(00:07:42) |  00:00:00(00:00:01) |   0.0(  0.1) |   19:03:11 (Jan26) |  314.9 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:01(00:17:16) |  00:02:43(00:09:34) |  46.1( 57.9) |   19:12:45 (Jan26) |  297.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:03(00:00:04) |   1.0(  0.4) |   19:12:49 (Jan26) |  297.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:12:49 (Jan26) |  297.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:12:49 (Jan26) |  297.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:12:49 (Jan26) |  297.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:08(00:17:24) |  00:00:04(00:00:04) |   1.2(  0.4) |   19:12:53 (Jan26) |  316.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Existing dofile found. Copied as fv/fifo1_sramb/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/fifo1_sramb/rtl_to_fv_map.do'.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) |   1.0(  0.4) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:00) |  00:00:04(00:00:04) |   1.3(  0.4) |   18:56:29 (Jan26) |  304.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:02(00:00:02) |   0.6(  0.2) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:01) |  -0.0(  0.1) |   18:56:32 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:32 (Jan26) |  304.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:07(00:07:32) |  00:02:43(00:06:29) |  46.0( 39.2) |   19:03:01 (Jan26) |  296.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:03(00:00:03) |   1.0(  0.3) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:40) |  00:00:05(00:00:05) |   1.4(  0.5) |   19:03:09 (Jan26) |  314.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:01) |   0.0(  0.1) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:17(00:07:41) |  00:00:00(00:00:00) |   0.3(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:17(00:07:42) |  00:00:00(00:00:01) |   0.0(  0.1) |   19:03:11 (Jan26) |  314.9 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:01(00:17:16) |  00:02:43(00:09:34) |  46.0( 57.8) |   19:12:45 (Jan26) |  297.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:03(00:00:04) |   1.0(  0.4) |   19:12:49 (Jan26) |  297.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:12:49 (Jan26) |  297.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:12:49 (Jan26) |  297.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:12:49 (Jan26) |  297.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:08(00:17:24) |  00:00:04(00:00:04) |   1.2(  0.4) |   19:12:53 (Jan26) |  316.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:09(00:17:25) |  00:00:01(00:00:01) |   0.3(  0.1) |   19:12:54 (Jan26) |  316.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.010740999999995893
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) |   1.0(  0.4) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:00) |  00:00:04(00:00:04) |   1.3(  0.4) |   18:56:29 (Jan26) |  304.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:02(00:00:02) |   0.6(  0.2) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:01) |  -0.0(  0.1) |   18:56:32 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:32 (Jan26) |  304.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:07(00:07:32) |  00:02:43(00:06:29) |  46.0( 39.2) |   19:03:01 (Jan26) |  296.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:03(00:00:03) |   1.0(  0.3) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:40) |  00:00:05(00:00:05) |   1.4(  0.5) |   19:03:09 (Jan26) |  314.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:01) |   0.0(  0.1) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:17(00:07:41) |  00:00:00(00:00:00) |   0.3(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:17(00:07:42) |  00:00:00(00:00:01) |   0.0(  0.1) |   19:03:11 (Jan26) |  314.9 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:01(00:17:16) |  00:02:43(00:09:34) |  46.0( 57.8) |   19:12:45 (Jan26) |  297.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:03(00:00:04) |   1.0(  0.4) |   19:12:49 (Jan26) |  297.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:12:49 (Jan26) |  297.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:12:49 (Jan26) |  297.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:12:49 (Jan26) |  297.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:08(00:17:24) |  00:00:04(00:00:04) |   1.2(  0.4) |   19:12:53 (Jan26) |  316.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:09(00:17:25) |  00:00:01(00:00:01) |   0.3(  0.1) |   19:12:54 (Jan26) |  316.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:09(00:17:25) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:12:54 (Jan26) |  316.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:fifo1_sramb ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) |   1.0(  0.4) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:00) |  00:00:04(00:00:04) |   1.3(  0.4) |   18:56:29 (Jan26) |  304.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:02(00:00:02) |   0.6(  0.2) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:01) |  -0.0(  0.1) |   18:56:32 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:32 (Jan26) |  304.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:07(00:07:32) |  00:02:43(00:06:29) |  46.0( 39.2) |   19:03:01 (Jan26) |  296.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:03(00:00:03) |   1.0(  0.3) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:40) |  00:00:05(00:00:05) |   1.4(  0.5) |   19:03:09 (Jan26) |  314.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:01) |   0.0(  0.1) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:17(00:07:41) |  00:00:00(00:00:00) |   0.3(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:17(00:07:42) |  00:00:00(00:00:01) |   0.0(  0.1) |   19:03:11 (Jan26) |  314.9 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:01(00:17:16) |  00:02:43(00:09:34) |  46.0( 57.8) |   19:12:45 (Jan26) |  297.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:03(00:00:04) |   1.0(  0.4) |   19:12:49 (Jan26) |  297.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:12:49 (Jan26) |  297.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:12:49 (Jan26) |  297.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:12:49 (Jan26) |  297.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:08(00:17:24) |  00:00:04(00:00:04) |   1.2(  0.4) |   19:12:53 (Jan26) |  316.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:09(00:17:25) |  00:00:01(00:00:01) |   0.3(  0.1) |   19:12:54 (Jan26) |  316.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:09(00:17:25) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:12:54 (Jan26) |  316.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:09(00:17:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:12:54 (Jan26) |  316.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                511135     -384      -384         0       90
            Worst cost_group: rclk, WNS: -221.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511135     -384      -384         0       90
            Worst cost_group: rclk, WNS: -221.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511139     -274      -274         0       90
            Worst cost_group: wclk, WNS: -162.9
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511149     -224      -224         0       90
            Worst cost_group: wclk, WNS: -112.8
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511171     -175      -175         0       90
            Worst cost_group: rclk, WNS: -111.8
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511174     -169      -169         0       90
            Worst cost_group: rclk, WNS: -111.8
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       119  (       38 /       39 )  0.27
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        59  (        0 /        0 )  0.00
    plc_st_fence        59  (        0 /        0 )  0.00
        plc_star        59  (        0 /        0 )  0.00
      plc_laf_st        59  (        0 /        0 )  0.00
 plc_laf_st_fence        59  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        73  (       10 /       15 )  0.10
   plc_laf_lo_st        58  (        0 /        0 )  0.00
       plc_lo_st        58  (        0 /        0 )  0.00
        mb_split        58  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                 511174     -169      -169         0       90
            Worst cost_group: rclk, WNS: -111.8
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_tns                 511176     -166      -166         0       90
            Worst cost_group: rclk, WNS: -108.8
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_tns                 511176     -165      -165         0       90
            Worst cost_group: rclk, WNS: -108.8
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_tns                 511176     -165      -165         0       90
            Worst cost_group: rclk, WNS: -108.8
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz        34  (        2 /        3 )  0.06
   plc_laf_lo_st        32  (        0 /        0 )  0.00
       plc_lo_st        32  (        0 /        0 )  0.00
            fopt        32  (        0 /        0 )  0.01
       crit_dnsz        48  (        8 /       10 )  0.10
             dup        24  (        0 /        0 )  0.01
        setup_dn        24  (        0 /        0 )  0.00
        mb_split        24  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time -0.014394999999979063
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) |   1.0(  0.4) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:00) |  00:00:04(00:00:04) |   1.3(  0.4) |   18:56:29 (Jan26) |  304.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:02(00:00:02) |   0.6(  0.2) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:01) |  -0.0(  0.1) |   18:56:32 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:32 (Jan26) |  304.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:07(00:07:32) |  00:02:43(00:06:29) |  46.0( 39.1) |   19:03:01 (Jan26) |  296.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:03(00:00:03) |   1.0(  0.3) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:40) |  00:00:05(00:00:05) |   1.4(  0.5) |   19:03:09 (Jan26) |  314.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:01) |   0.0(  0.1) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:17(00:07:41) |  00:00:00(00:00:00) |   0.3(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:17(00:07:42) |  00:00:00(00:00:01) |   0.0(  0.1) |   19:03:11 (Jan26) |  314.9 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:01(00:17:16) |  00:02:43(00:09:34) |  46.0( 57.7) |   19:12:45 (Jan26) |  297.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:03(00:00:04) |   1.0(  0.4) |   19:12:49 (Jan26) |  297.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:12:49 (Jan26) |  297.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:12:49 (Jan26) |  297.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:12:49 (Jan26) |  297.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:08(00:17:24) |  00:00:04(00:00:04) |   1.2(  0.4) |   19:12:53 (Jan26) |  316.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:09(00:17:25) |  00:00:01(00:00:01) |   0.3(  0.1) |   19:12:54 (Jan26) |  316.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:09(00:17:25) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:12:54 (Jan26) |  316.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:09(00:17:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:12:54 (Jan26) |  316.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:09(00:17:26) |  00:00:00(00:00:01) |  -0.0(  0.1) |   19:12:55 (Jan26) |  316.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:21 (Jan26) |  286.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:03(00:00:04) |   1.0(  0.4) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:25 (Jan26) |  286.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:00) |  00:00:04(00:00:04) |   1.3(  0.4) |   18:56:29 (Jan26) |  304.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:02(00:00:02) |   0.6(  0.2) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:31 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:01) |  -0.0(  0.1) |   18:56:32 (Jan26) |  304.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:56:32 (Jan26) |  304.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:07(00:07:32) |  00:02:43(00:06:29) |  46.0( 39.1) |   19:03:01 (Jan26) |  296.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:03(00:00:03) |   1.0(  0.3) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:11(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:04 (Jan26) |  296.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:40) |  00:00:05(00:00:05) |   1.4(  0.5) |   19:03:09 (Jan26) |  314.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:01) |   0.0(  0.1) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:07:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:17(00:07:41) |  00:00:00(00:00:00) |   0.3(  0.0) |   19:03:10 (Jan26) |  314.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:17(00:07:42) |  00:00:00(00:00:01) |   0.0(  0.1) |   19:03:11 (Jan26) |  314.9 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:01(00:17:16) |  00:02:43(00:09:34) |  46.0( 57.7) |   19:12:45 (Jan26) |  297.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:03(00:00:04) |   1.0(  0.4) |   19:12:49 (Jan26) |  297.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:12:49 (Jan26) |  297.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:12:49 (Jan26) |  297.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:04(00:17:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:12:49 (Jan26) |  297.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:08(00:17:24) |  00:00:04(00:00:04) |   1.2(  0.4) |   19:12:53 (Jan26) |  316.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:09(00:17:25) |  00:00:01(00:00:01) |   0.3(  0.1) |   19:12:54 (Jan26) |  316.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:09(00:17:25) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:12:54 (Jan26) |  316.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:09(00:17:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:12:54 (Jan26) |  316.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:09(00:17:26) |  00:00:00(00:00:01) |  -0.0(  0.1) |   19:12:55 (Jan26) |  316.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:09(00:17:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:12:55 (Jan26) |  316.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       444    511605       297
##>M:Pre Cleanup                        0         -         -       444    511605       297
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       373    511135       316
##>M:Const Prop                         0      -221       384       373    511135       316
##>M:Cleanup                            1      -108       165       387    511176       316
##>M:MBCI                               0         -         -       387    511176       316
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               4
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        6
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'fifo1_sramb'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_map
@file(genus.tcl) 88: if { [info exists enable_dft] &&  $enable_dft  } {
   if { [file exists ../../${top_design}.reg_eco.tcl] == 1 } {
      # Make eco changes to registers.
      source -echo -verbose ../../${top_design}.reg_eco.tcl
   } 

   check_dft_rules
   # Connect the scan chain. 
   connect_scan_chains -auto_create_chains 
   report_scan_chains
}
@file(genus.tcl) 100: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'fifo1_sramb' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                511176     -165      -165         0       90
            Worst cost_group: rclk, WNS: -108.8
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
-------------------------------------------------------------------------------
 const_prop               511176     -165      -165         0       90
            Worst cost_group: rclk, WNS: -108.8
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
-------------------------------------------------------------------------------
 hi_fo_buf                511176     -165      -165         0       90
            Worst cost_group: rclk, WNS: -108.8
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511176     -165      -165         0       90
            Worst cost_group: rclk, WNS: -108.8
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511175     -158      -158         0       90
            Worst cost_group: rclk, WNS: -101.8
            Path: rptr_empty/rbin_reg_2_/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511189     -148      -148         0       90
            Worst cost_group: rclk, WNS: -92.0
            Path: rptr_empty/rbin_reg_7_/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511224     -137      -137         0       90
            Worst cost_group: rclk, WNS: -80.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511232     -136      -136         0       90
            Worst cost_group: rclk, WNS: -79.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511233     -135      -135         0       90
            Worst cost_group: rclk, WNS: -79.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       102  (       18 /       19 )  0.40
       crit_upsz        89  (        8 /        8 )  0.15
       crit_slew        69  (        0 /        3 )  0.09
        setup_dn        70  (        1 /        1 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        69  (        0 /        0 )  0.00
    plc_st_fence        69  (        0 /        0 )  0.00
        plc_star        69  (        0 /        0 )  0.00
      plc_laf_st        69  (        0 /        0 )  0.00
 plc_laf_st_fence        69  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        69  (        0 /        0 )  0.00
       plc_lo_st        69  (        0 /        0 )  0.00
            fopt        69  (        0 /        0 )  0.00
       crit_swap        69  (        0 /        0 )  0.05
       mux2_swap        76  (        2 /        2 )  0.06
       crit_dnsz        89  (        1 /        1 )  0.14
       load_swap        69  (        0 /        0 )  0.05
            fopt        89  (       10 /       17 )  0.12
        setup_dn        68  (        0 /        0 )  0.00
       load_isol        68  (        0 /        0 )  0.38
       load_isol        68  (        0 /        0 )  0.10
        move_for        68  (        0 /        0 )  0.01
        move_for        68  (        0 /        0 )  0.01
          rem_bi        68  (        0 /        0 )  0.00
         offload        68  (        0 /        0 )  0.00
          rem_bi        68  (        0 /        2 )  0.02
         offload        68  (        0 /        0 )  0.01
           phase        68  (        0 /        0 )  0.00
        in_phase        68  (        0 /        0 )  0.00
       merge_bit        71  (        0 /        0 )  0.01
     merge_idrvr        68  (        0 /        0 )  0.00
     merge_iload        68  (        0 /        0 )  0.00
    merge_idload        68  (        0 /        1 )  0.01
      merge_drvr        68  (        0 /       10 )  0.24
      merge_load        68  (        0 /       10 )  0.24
          decomp        72  (        1 /        1 )  0.29
        p_decomp        67  (        0 /        0 )  0.01
        levelize        67  (        0 /       12 )  0.14
        mb_split        67  (        0 /        0 )  0.00
             dup        67  (        1 /        1 )  0.07
      mux_retime        65  (        0 /        4 )  0.02
         buf2inv        65  (        0 /        0 )  0.00
             exp        32  (        1 /       15 )  0.07
       gate_deco        44  (        0 /        0 )  0.44
       gcomp_tim        67  (        3 /        3 )  0.28
  inv_pair_2_buf        69  (        0 /        0 )  0.00

 incr_delay               511256     -127      -127         0       90
            Worst cost_group: rclk, WNS: -71.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511267     -125      -125         0       90
            Worst cost_group: rclk, WNS: -69.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511288     -108      -108         0       90
            Worst cost_group: wclk, WNS: -56.4
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511288     -107      -107         0       90
            Worst cost_group: wclk, WNS: -56.4
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511291     -107      -107         0       90
            Worst cost_group: wclk, WNS: -56.4
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511298     -106      -106         0       90
            Worst cost_group: wclk, WNS: -56.4
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511309     -105      -105         0       90
            Worst cost_group: wclk, WNS: -56.4
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511309     -105      -105         0       90
            Worst cost_group: wclk, WNS: -56.4
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511303      -98       -98         0       90
            Worst cost_group: wclk, WNS: -56.4
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511304      -98       -98         0       90
            Worst cost_group: wclk, WNS: -56.4
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511309      -97       -97         0       90
            Worst cost_group: wclk, WNS: -56.4
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511310      -94       -94         0       90
            Worst cost_group: wclk, WNS: -56.4
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511313      -93       -93         0       90
            Worst cost_group: wclk, WNS: -56.4
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511326      -92       -92         0       90
            Worst cost_group: wclk, WNS: -56.4
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511326      -91       -91         0       90
            Worst cost_group: wclk, WNS: -56.4
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511326      -90       -90         0       90
            Worst cost_group: wclk, WNS: -56.4
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511326      -90       -90         0       90
            Worst cost_group: wclk, WNS: -56.4
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511331      -87       -87         0       90
            Worst cost_group: wclk, WNS: -52.9
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511338      -87       -87         0       90
            Worst cost_group: wclk, WNS: -52.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               511351      -83       -83         0       90
            Worst cost_group: wclk, WNS: -49.3
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511366      -81       -81         0       90
            Worst cost_group: wclk, WNS: -47.1
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511370      -79       -79         0       90
            Worst cost_group: wclk, WNS: -44.9
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511367      -78       -78         0       90
            Worst cost_group: wclk, WNS: -44.3
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511373      -76       -76         0       90
            Worst cost_group: wclk, WNS: -42.1
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511371      -76       -76         0       90
            Worst cost_group: wclk, WNS: -41.9
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511370      -75       -75         0       90
            Worst cost_group: wclk, WNS: -41.1
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511379      -74       -74         0       90
            Worst cost_group: wclk, WNS: -40.1
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511384      -72       -72         0       90
            Worst cost_group: wclk, WNS: -38.4
            Path: wptr_full/wbin_reg_0_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511387      -71       -71         0       90
            Worst cost_group: wclk, WNS: -37.2
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511385      -62       -62         0       90
            Worst cost_group: rclk, WNS: -34.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511387      -60       -60         0       90
            Worst cost_group: rclk, WNS: -34.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511387      -60       -60         0       90
            Worst cost_group: rclk, WNS: -34.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511387      -59       -59         0       90
            Worst cost_group: rclk, WNS: -34.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511388      -59       -59         0       90
            Worst cost_group: rclk, WNS: -34.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511399      -59       -59         0       90
            Worst cost_group: rclk, WNS: -34.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511399      -58       -58         0       90
            Worst cost_group: rclk, WNS: -34.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511398      -58       -58         0       90
            Worst cost_group: rclk, WNS: -34.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        88  (        4 /       67 )  18.85
        crr_glob       130  (        2 /        4 )  0.43
         crr_200       139  (       30 /      118 )  6.06
        crr_glob       254  (       28 /       30 )  0.35
         crr_300        74  (        1 /       53 )  3.48
        crr_glob       136  (        1 /        1 )  0.16
         crr_400        68  (        1 /       51 )  3.71
        crr_glob       133  (        1 /        1 )  0.18
         crr_111       180  (       14 /      164 )  19.16
        crr_glob       202  (       13 /       14 )  0.70
         crr_210        85  (        2 /       64 )  9.27
        crr_glob       133  (        1 /        2 )  0.26
         crr_110       177  (       26 /      148 )  17.14
        crr_glob       210  (       21 /       26 )  0.54
         crr_101       178  (       20 /      153 )  7.87
        crr_glob       216  (       20 /       20 )  0.44
         crr_201        97  (        3 /       84 )  5.25
        crr_glob       147  (        3 /        3 )  0.25
         crr_211        95  (        3 /       81 )  13.23
        crr_glob       144  (        2 /        3 )  0.39
        crit_msz       168  (       23 /       26 )  0.70
       crit_upsz       147  (        5 /        5 )  0.28
       crit_slew       124  (        0 /        6 )  0.18
        setup_dn       272  (        1 /        1 )  0.02
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       124  (        0 /        0 )  0.00
    plc_st_fence       124  (        0 /        0 )  0.00
        plc_star       124  (        0 /        0 )  0.00
      plc_laf_st       124  (        0 /        0 )  0.00
 plc_laf_st_fence       124  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st       124  (        0 /        0 )  0.00
            fopt       271  (        4 /       19 )  0.22
       crit_swap       124  (        0 /        0 )  0.13
       mux2_swap       124  (        0 /        0 )  0.01
       crit_dnsz       165  (        1 /        1 )  0.25
       load_swap       125  (        0 /        0 )  0.13
            fopt       271  (        4 /       19 )  0.22
        setup_dn       272  (        1 /        1 )  0.02
       load_isol       280  (        1 /        1 )  1.02
       load_isol       280  (        1 /        1 )  1.02
        move_for       278  (        0 /        0 )  0.07
        move_for       278  (        0 /        0 )  0.07
          rem_bi       278  (        0 /        9 )  0.09
         offload       278  (        0 /        0 )  0.04
          rem_bi       278  (        0 /        9 )  0.09
         offload       278  (        0 /        0 )  0.04
       merge_bit       147  (        0 /        0 )  0.02
     merge_idrvr       139  (        0 /        0 )  0.00
     merge_iload       139  (        0 /        0 )  0.00
    merge_idload       139  (        0 /        0 )  0.00
      merge_drvr       133  (        1 /       11 )  0.27
      merge_load       129  (        0 /       10 )  0.24
           phase       129  (        0 /        0 )  0.00
          decomp       129  (        0 /        0 )  0.35
        p_decomp       129  (        0 /        0 )  0.33
        levelize       129  (        0 /       13 )  0.15
        mb_split       129  (        0 /        0 )  0.00
        in_phase       129  (        0 /        0 )  0.00
             dup       128  (        1 /        1 )  0.18
      mux_retime       127  (        0 /        1 )  0.01
         buf2inv       127  (        0 /        0 )  0.00
             exp        73  (        1 /       32 )  0.14
       gate_deco        94  (        0 /        0 )  0.99
       gcomp_tim        94  (        3 /        3 )  0.39
  inv_pair_2_buf       129  (        0 /        0 )  0.00
 init_drc                 511398      -58       -58         0       90
            Worst cost_group: rclk, WNS: -34.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00

 incr_max_cap             511388      -58       -58         0       45
            Worst cost_group: rclk, WNS: -34.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        72  (        0 /        0 )  0.00
        plc_star        72  (        0 /        0 )  0.00
      drc_buf_sp       144  (        0 /       72 )  0.00
        drc_bufs       144  (        0 /       72 )  0.00
        drc_fopt        72  (        0 /        0 )  0.02
        drc_bufb        72  (        0 /        0 )  0.00
      simple_buf        72  (        0 /        0 )  0.00
             dup        72  (        0 /        0 )  0.00
       crit_dnsz        16  (        8 /        8 )  0.04
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 511388      -58       -58         0       45
            Worst cost_group: rclk, WNS: -34.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_tns                 511398      -55       -55         0       45
            Worst cost_group: rclk, WNS: -31.0
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_tns                 511398      -54       -54         0       45
            Worst cost_group: rclk, WNS: -31.0
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        45  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        45  (        4 /        7 )  0.20
       crit_upsz        41  (        0 /        1 )  0.09
   plc_laf_lo_st        41  (        0 /        0 )  0.00
       plc_lo_st        41  (        0 /        0 )  0.00
       crit_swap        41  (        0 /        0 )  0.02
       mux2_swap        41  (        0 /        0 )  0.00
       crit_dnsz        49  (        3 /        4 )  0.08
       load_swap        38  (        0 /        1 )  0.03
            fopt        38  (        0 /        4 )  0.06
        setup_dn        38  (        0 /        0 )  0.00
       load_isol        38  (        0 /        0 )  0.21
       load_isol        38  (        0 /        0 )  0.05
        move_for        38  (        0 /        1 )  0.03
        move_for        38  (        0 /        1 )  0.01
          rem_bi        38  (        0 /        0 )  0.00
         offload        38  (        0 /        0 )  0.00
          rem_bi        38  (        0 /        0 )  0.01
         offload        38  (        0 /        0 )  0.01
       merge_bit        40  (        1 /        1 )  0.01
     merge_idrvr        37  (        0 /        0 )  0.00
     merge_iload        37  (        0 /        0 )  0.00
    merge_idload        37  (        0 /        0 )  0.00
      merge_drvr        37  (        0 /        0 )  0.02
      merge_load        37  (        0 /        0 )  0.03
           phase        37  (        0 /        0 )  0.00
          decomp        37  (        0 /        0 )  0.10
        p_decomp        37  (        0 /        0 )  0.10
        levelize        37  (        0 /        0 )  0.02
        mb_split        37  (        0 /        0 )  0.00
             dup        37  (        0 /        0 )  0.04
      mux_retime        37  (        0 /        0 )  0.00
       crr_local        37  (        3 /        5 )  2.62
         buf2inv        34  (        0 /        0 )  0.00

 init_area                511398      -54       -54         0       45
            Worst cost_group: rclk, WNS: -31.0
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 undup                    511397      -54       -54         0       45
            Worst cost_group: rclk, WNS: -31.0
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 rem_buf                  511383      -54       -54         0       45
            Worst cost_group: rclk, WNS: -31.0
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 rem_inv                  511364      -54       -54         0       45
            Worst cost_group: rclk, WNS: -31.0
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 merge_bi                 511348      -54       -54         0       45
            Worst cost_group: rclk, WNS: -31.0
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 rem_inv_qb               511331      -54       -54         0       45
            Worst cost_group: rclk, WNS: -30.1
            Path: rptr_empty/rbin_reg_0_/CLK --> rptr_empty/rempty_reg/D
 io_phase                 511323      -54       -54         0       45
            Worst cost_group: rclk, WNS: -30.1
            Path: rptr_empty/rbin_reg_0_/CLK --> rptr_empty/rempty_reg/D
 gate_comp                511321      -54       -54         0       45
            Worst cost_group: rclk, WNS: -30.1
            Path: rptr_empty/rbin_reg_0_/CLK --> rptr_empty/rempty_reg/D
 glob_area                511314      -54       -54         0       45
            Worst cost_group: rclk, WNS: -30.1
            Path: rptr_empty/rbin_reg_0_/CLK --> rptr_empty/rempty_reg/D
 area_down                511311      -54       -54         0       45
            Worst cost_group: rclk, WNS: -30.1
            Path: rptr_empty/rbin_reg_0_/CLK --> rptr_empty/rempty_reg/D
 rem_buf                  511309      -54       -54         0       45
            Worst cost_group: rclk, WNS: -30.1
            Path: rptr_empty/rbin_reg_0_/CLK --> rptr_empty/rempty_reg/D
 rem_inv                  511307      -54       -54         0       45
            Worst cost_group: rclk, WNS: -30.1
            Path: rptr_empty/rbin_reg_0_/CLK --> rptr_empty/rempty_reg/D
 rem_inv_qb               511306      -54       -54         0       45
            Worst cost_group: rclk, WNS: -30.1
            Path: rptr_empty/rbin_reg_0_/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         6  (        1 /        1 )  0.04
         rem_buf        32  (        6 /        6 )  0.07
         rem_inv        35  (       13 /       13 )  0.10
        merge_bi        17  (       13 /       15 )  0.06
      rem_inv_qb        25  (        2 /        2 )  0.05
    seq_res_area        10  (        0 /        3 )  0.85
        io_phase        22  (        6 /        6 )  0.07
       gate_comp        36  (        1 /        1 )  0.21
       gcomp_mog         1  (        0 /        0 )  0.04
       glob_area        19  (       12 /       19 )  0.11
       area_down        26  (        6 /        7 )  0.14
      size_n_buf         2  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        26  (        1 /        1 )  0.06
         rem_inv        15  (        2 /        2 )  0.05
        merge_bi         2  (        0 /        0 )  0.01
      rem_inv_qb        18  (        1 /        1 )  0.05

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511306      -54       -54         0       45
            Worst cost_group: rclk, WNS: -30.1
            Path: rptr_empty/rbin_reg_0_/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511307      -50       -50         0       45
            Worst cost_group: rclk, WNS: -26.8
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511309      -47       -47         0       45
            Worst cost_group: wclk, WNS: -23.9
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511315      -46       -46         0       45
            Worst cost_group: wclk, WNS: -23.9
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511315      -46       -46         0       45
            Worst cost_group: wclk, WNS: -23.9
            Path: wptr_full/wbin_reg_1_/CLK --> wptr_full/wfull_reg/D
 incr_delay               511332      -39       -39         0       45
            Worst cost_group: rclk, WNS: -22.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511330      -38       -38         0       45
            Worst cost_group: rclk, WNS: -22.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511329      -34       -34         0       45
            Worst cost_group: rclk, WNS: -22.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511329      -34       -34         0       45
            Worst cost_group: rclk, WNS: -22.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511329      -34       -34         0       45
            Worst cost_group: rclk, WNS: -22.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511332      -32       -32         0       45
            Worst cost_group: rclk, WNS: -22.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511338      -31       -31         0       45
            Worst cost_group: rclk, WNS: -22.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511339      -31       -31         0       45
            Worst cost_group: rclk, WNS: -22.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511340      -30       -30         0       45
            Worst cost_group: rclk, WNS: -22.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        66  (        7 /       49 )  11.97
        crr_glob        96  (        6 /        7 )  0.29
         crr_200        78  (       10 /       61 )  2.57
        crr_glob       113  (       10 /       10 )  0.17
         crr_300        46  (        2 /       31 )  2.10
        crr_glob        77  (        2 /        2 )  0.09
         crr_400        38  (        0 /       28 )  2.06
        crr_glob        67  (        0 /        0 )  0.09
         crr_111        70  (        1 /       62 )  6.27
        crr_glob        70  (        1 /        1 )  0.24
         crr_210        48  (        0 /       36 )  6.46
        crr_glob        68  (        0 /        0 )  0.13
         crr_110        68  (        0 /       54 )  5.65
        crr_glob        68  (        0 /        0 )  0.15
         crr_101        68  (        0 /       60 )  2.47
        crr_glob        68  (        0 /        0 )  0.14
         crr_201        48  (        0 /       41 )  2.42
        crr_glob        68  (        0 /        0 )  0.11
         crr_211        58  (        6 /       48 )  7.08
        crr_glob        84  (        6 /        6 )  0.29
        crit_msz        79  (       10 /       13 )  0.32
       crit_upsz        88  (        6 /        6 )  0.20
       crit_slew        69  (        0 /        2 )  0.09
        setup_dn       137  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        69  (        0 /        0 )  0.00
    plc_st_fence        69  (        0 /        0 )  0.00
        plc_star        69  (        0 /        0 )  0.00
      plc_laf_st        69  (        0 /        0 )  0.00
 plc_laf_st_fence        69  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        69  (        0 /        0 )  0.00
            fopt       140  (        2 /        5 )  0.09
       crit_swap        69  (        0 /        0 )  0.10
       mux2_swap        69  (        0 /        0 )  0.00
       crit_dnsz       102  (        0 /        0 )  0.16
       load_swap        69  (        0 /        0 )  0.11
            fopt       140  (        2 /        5 )  0.09
        setup_dn       137  (        0 /        0 )  0.00
       load_isol       136  (        0 /        0 )  0.64
       load_isol       136  (        0 /        0 )  0.64
        move_for       136  (        0 /        0 )  0.01
        move_for       136  (        0 /        0 )  0.01
          rem_bi       136  (        0 /        3 )  0.04
         offload       136  (        0 /        0 )  0.01
          rem_bi       136  (        0 /        3 )  0.04
         offload       136  (        0 /        0 )  0.01
       merge_bit        71  (        0 /        0 )  0.01
     merge_idrvr        68  (        0 /        0 )  0.00
     merge_iload        68  (        0 /        0 )  0.00
    merge_idload        68  (        0 /        0 )  0.00
      merge_drvr        68  (        0 /        1 )  0.07
      merge_load        68  (        0 /        1 )  0.07
           phase        68  (        0 /        0 )  0.00
          decomp        68  (        0 /        0 )  0.27
        p_decomp        68  (        0 /        0 )  0.18
        levelize        68  (        0 /       10 )  0.12
        mb_split        68  (        0 /        0 )  0.00
        in_phase        68  (        0 /        0 )  0.00
             dup        70  (        1 /        2 )  0.15
      mux_retime        68  (        0 /        0 )  0.00
         buf2inv        68  (        0 /        0 )  0.00
             exp        25  (        0 /       10 )  0.06
       gate_deco        68  (        0 /        0 )  0.73
       gcomp_tim        33  (        0 /        0 )  0.15
  inv_pair_2_buf        68  (        0 /        0 )  0.00
 init_drc                 511340      -30       -30         0       45
            Worst cost_group: rclk, WNS: -22.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        64  (        0 /        0 )  0.00
        plc_star        64  (        0 /        0 )  0.00
        drc_bufs       128  (        0 /       64 )  0.00
        drc_fopt        64  (        0 /        0 )  0.01
        drc_bufb        64  (        0 /        0 )  0.00
      simple_buf        64  (        0 /        0 )  0.00
             dup        64  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        0 )  0.01
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 511340      -30       -30         0       45
            Worst cost_group: rclk, WNS: -22.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_tns                 511340      -29       -29         0       45
            Worst cost_group: rclk, WNS: -22.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        13  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        13  (        0 /        0 )  0.04
       crit_upsz        13  (        0 /        0 )  0.03
   plc_laf_lo_st        13  (        0 /        0 )  0.00
       plc_lo_st        13  (        0 /        0 )  0.00
       crit_swap        13  (        0 /        0 )  0.04
       mux2_swap        13  (        0 /        0 )  0.00
       crit_dnsz        18  (        1 /        1 )  0.03
       load_swap        12  (        0 /        0 )  0.02
            fopt        12  (        1 /        1 )  0.01
        setup_dn        11  (        0 /        0 )  0.00
       load_isol        11  (        1 /        1 )  0.08
       load_isol        10  (        0 /        0 )  0.02
        move_for        10  (        0 /        0 )  0.00
        move_for        10  (        0 /        0 )  0.00
          rem_bi        10  (        0 /        0 )  0.00
         offload        10  (        0 /        0 )  0.00
          rem_bi        10  (        0 /        0 )  0.00
         offload        10  (        0 /        0 )  0.00
       merge_bit        10  (        0 /        0 )  0.00
     merge_idrvr        10  (        0 /        0 )  0.00
     merge_iload        10  (        0 /        0 )  0.00
    merge_idload        10  (        0 /        0 )  0.00
      merge_drvr        10  (        0 /        0 )  0.02
      merge_load        10  (        0 /        0 )  0.01
           phase        10  (        0 /        0 )  0.00
          decomp        10  (        0 /        0 )  0.06
        p_decomp        10  (        0 /        0 )  0.02
        levelize        10  (        0 /        0 )  0.01
        mb_split        10  (        0 /        0 )  0.00
             dup        10  (        0 /        0 )  0.03
      mux_retime        10  (        0 /        0 )  0.00
       crr_local        10  (        0 /        0 )  0.78
         buf2inv        10  (        0 /        0 )  0.00

 init_area                511340      -29       -29         0       45
            Worst cost_group: rclk, WNS: -22.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 rem_buf                  511338      -29       -29         0       45
            Worst cost_group: rclk, WNS: -22.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 rem_inv                  511337      -29       -29         0       45
            Worst cost_group: rclk, WNS: -22.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 merge_bi                 511334      -29       -29         0       45
            Worst cost_group: rclk, WNS: -22.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 rem_inv_qb               511332      -29       -29         0       45
            Worst cost_group: rclk, WNS: -22.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 io_phase                 511330      -29       -29         0       45
            Worst cost_group: rclk, WNS: -22.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 gate_comp                511327      -29       -29         0       45
            Worst cost_group: rclk, WNS: -22.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 glob_area                511326      -29       -29         0       45
            Worst cost_group: rclk, WNS: -22.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 area_down                511324      -29       -29         0       45
            Worst cost_group: rclk, WNS: -22.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         5  (        0 /        0 )  0.03
         rem_buf        26  (        1 /        1 )  0.05
         rem_inv        18  (        1 /        1 )  0.05
        merge_bi         8  (        2 /        2 )  0.03
      rem_inv_qb        20  (        1 /        1 )  0.05
        io_phase        24  (        4 /        4 )  0.07
       gate_comp        39  (        1 /        1 )  0.23
       gcomp_mog         0  (        0 /        0 )  0.04
       glob_area        15  (        4 /       15 )  0.11
       area_down        25  (        4 /        5 )  0.14
      size_n_buf         2  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511324      -29       -29         0       45
            Worst cost_group: rclk, WNS: -22.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511334      -27       -27         0       45
            Worst cost_group: rclk, WNS: -22.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511334      -27       -27         0       45
            Worst cost_group: rclk, WNS: -22.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        39  (        1 /        2 )  0.16
       crit_upsz        39  (        1 /        1 )  0.09
       crit_slew        36  (        0 /        0 )  0.05
        setup_dn        36  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        36  (        0 /        0 )  0.00
    plc_st_fence        36  (        0 /        0 )  0.00
        plc_star        36  (        0 /        0 )  0.00
      plc_laf_st        36  (        0 /        0 )  0.00
 plc_laf_st_fence        36  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        36  (        0 /        0 )  0.00
       plc_lo_st        36  (        0 /        0 )  0.00
            fopt        36  (        0 /        0 )  0.00
       crit_swap        36  (        0 /        0 )  0.07
       mux2_swap        36  (        0 /        0 )  0.00
       crit_dnsz        41  (        0 /        0 )  0.07
       load_swap        36  (        0 /        0 )  0.04
            fopt        38  (        2 /        4 )  0.04
        setup_dn        36  (        0 /        0 )  0.00
       load_isol        36  (        0 /        0 )  0.22
       load_isol        36  (        0 /        0 )  0.05
        move_for        36  (        0 /        0 )  0.00
        move_for        36  (        0 /        0 )  0.00
          rem_bi        36  (        0 /        0 )  0.00
         offload        36  (        0 /        0 )  0.00
          rem_bi        36  (        0 /        1 )  0.01
         offload        36  (        0 /        0 )  0.00
           phase        36  (        0 /        0 )  0.00
        in_phase        36  (        0 /        0 )  0.00
       merge_bit        37  (        0 /        0 )  0.00
     merge_idrvr        36  (        0 /        0 )  0.00
     merge_iload        36  (        0 /        0 )  0.00
    merge_idload        36  (        0 /        0 )  0.00
      merge_drvr        36  (        0 /        3 )  0.08
      merge_load        36  (        0 /        3 )  0.08
          decomp        36  (        0 /        0 )  0.18
        p_decomp        36  (        0 /        0 )  0.07
        levelize        36  (        0 /        5 )  0.06
        mb_split        36  (        0 /        0 )  0.00
             dup        36  (        0 /        0 )  0.06
      mux_retime        36  (        0 /        0 )  0.00
         buf2inv        36  (        0 /        0 )  0.00
             exp        12  (        1 /        7 )  0.03
       gate_deco        37  (        0 /        0 )  0.37
       gcomp_tim        26  (        0 /        0 )  0.10
  inv_pair_2_buf        43  (        0 /        0 )  0.00

 init_drc                 511334      -27       -27         0       45
            Worst cost_group: rclk, WNS: -22.4
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        64  (        0 /        0 )  0.00
        plc_star        64  (        0 /        0 )  0.00
        drc_bufs       128  (        0 /       64 )  0.01
        drc_fopt        64  (        0 /        0 )  0.01
        drc_bufb        64  (        0 /        0 )  0.00
      simple_buf        64  (        0 /        0 )  0.00
             dup        64  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        0 )  0.01
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------
|   Id    |Sev  |Count |                 Message Text                  |
------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                  |
| PA-7    |Info |    4 |Resetting power analysis results.              |
|         |     |      |All computed switching activities are removed. |
| SYNTH-5 |Info |    1 |Done mapping.                                  |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                      |
------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'fifo1_sramb'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_opt
@file(genus.tcl) 103: set stage genus
@file(genus.tcl) 104: report_qor > ../reports/${top_design}.$stage.qor.rpt
@file(genus.tcl) 106: report_timing -max_path 1000 > ../reports/${top_design}.$stage.timing.max.rpt
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
@file(genus.tcl) 107: check_timing_intent -verbose  > ../reports/${top_design}.$stage.check_timing.rpt
@file(genus.tcl) 108: check_design  > ../reports/${top_design}.$stage.check_design.rpt


 No LEF file read in.
@file(genus.tcl) 112: write_hdl $top_design > ../outputs/${top_design}.$stage.vg
@file(genus.tcl) 113: if { [info exists enable_dft] &&  $enable_dft  } {
   # output scan def. 
   write_scandef $top_design > ../outputs/${top_design}.$stage.scan.def
   write_sdc $top_design > ../outputs/${top_design}.$stage.sdc
}
@file(genus.tcl) 119: write_db -all_root_attributes -verbose ../outputs/${top_design}.$stage.db
Finished exporting design database to file '../outputs/fifo1_sramb.genus.db' for 'fifo1_sramb' (command execution time mm:ss cpu = 00:00, real = 00:01).
#@ End verbose source scripts/genus.tcl
@genus:root: 14> 
@genus:root: 14> 
@genus:root: 14> 
@genus:root: 14> 
@genus:root: 14> 
@genus:root: 14> 
@genus:root: 14> 
@genus:root: 14> 
@genus:root: 14> 
@genus:root: 14> 
@genus:root: 14> exit 1
Abnormal exit.Abnormal exit.
