<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>MNIST</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.360</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1735</Best-caseLatency>
            <Average-caseLatency>1735</Average-caseLatency>
            <Worst-caseLatency>1735</Worst-caseLatency>
            <Best-caseRealTimeLatency>17.350 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>17.350 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>17.350 us</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>1297</DataflowPipelineThroughput>
            <Interval-min>1297</Interval-min>
            <Interval-max>1297</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>22</BRAM_18K>
            <DSP>75</DSP>
            <FF>22449</FF>
            <LUT>20171</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_AWVALID</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_AWREADY</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_AWADDR</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_WVALID</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_WREADY</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_WDATA</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_WSTRB</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_ARVALID</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_ARREADY</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_ARADDR</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_RVALID</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_RREADY</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_RDATA</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_RRESP</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_BVALID</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_BREADY</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BUS_BRESP</name>
            <Object>CONTROL_BUS</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>MNIST</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>MNIST</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>MNIST</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>istrm_TDATA</name>
            <Object>istrm_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>istrm_TKEEP</name>
            <Object>istrm_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>istrm_TSTRB</name>
            <Object>istrm_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>istrm_TUSER</name>
            <Object>istrm_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>istrm_TLAST</name>
            <Object>istrm_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>istrm_TID</name>
            <Object>istrm_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>istrm_TDEST</name>
            <Object>istrm_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>istrm_TVALID</name>
            <Object>istrm_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>istrm_TREADY</name>
            <Object>istrm_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wstrm_TDATA</name>
            <Object>wstrm_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wstrm_TKEEP</name>
            <Object>wstrm_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wstrm_TSTRB</name>
            <Object>wstrm_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wstrm_TUSER</name>
            <Object>wstrm_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wstrm_TLAST</name>
            <Object>wstrm_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wstrm_TID</name>
            <Object>wstrm_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wstrm_TDEST</name>
            <Object>wstrm_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wstrm_TVALID</name>
            <Object>wstrm_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wstrm_TREADY</name>
            <Object>wstrm_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ostrm_TDATA</name>
            <Object>ostrm_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ostrm_TKEEP</name>
            <Object>ostrm_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ostrm_TSTRB</name>
            <Object>ostrm_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ostrm_TUSER</name>
            <Object>ostrm_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ostrm_TLAST</name>
            <Object>ostrm_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ostrm_TID</name>
            <Object>ostrm_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ostrm_TDEST</name>
            <Object>ostrm_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ostrm_TVALID</name>
            <Object>ostrm_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ostrm_TREADY</name>
            <Object>ostrm_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>MNIST</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>LoadWeights_U0</InstName>
                    <ModuleName>LoadWeights</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>162</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_LoadWeights_Pipeline_VITIS_LOOP_136_1_fu_54</InstName>
                            <ModuleName>LoadWeights_Pipeline_VITIS_LOOP_136_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>54</ID>
                            <BindInstances>add_ln136_fu_101_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_LoadWeights_Pipeline_VITIS_LOOP_142_2_fu_74</InstName>
                            <ModuleName>LoadWeights_Pipeline_VITIS_LOOP_142_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>74</ID>
                            <BindInstances>add_ln142_fu_101_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_LoadWeights_Pipeline_VITIS_LOOP_148_3_fu_94</InstName>
                            <ModuleName>LoadWeights_Pipeline_VITIS_LOOP_148_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>94</ID>
                            <BindInstances>add_ln148_fu_101_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_LoadWeights_Pipeline_VITIS_LOOP_154_4_fu_114</InstName>
                            <ModuleName>LoadWeights_Pipeline_VITIS_LOOP_154_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>114</ID>
                            <BindInstances>add_ln154_fu_101_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_LoadWeights_Pipeline_VITIS_LOOP_160_5_fu_134</InstName>
                            <ModuleName>LoadWeights_Pipeline_VITIS_LOOP_160_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>134</ID>
                            <BindInstances>add_ln160_fu_101_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_LoadWeights_Pipeline_VITIS_LOOP_166_6_fu_154</InstName>
                            <ModuleName>LoadWeights_Pipeline_VITIS_LOOP_166_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>154</ID>
                            <BindInstances>add_ln166_fu_101_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>LoadInput_U0</InstName>
                    <ModuleName>LoadInput</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>186</ID>
                    <BindInstances>i_6_fu_119_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>DepthwiseConv2d_28_10_1_3_U0</InstName>
                    <ModuleName>DepthwiseConv2d_28_10_1_3_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>205</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_28_10_1_3_Pipeline_px_fu_652</InstName>
                            <ModuleName>DepthwiseConv2d_28_10_1_3_Pipeline_px</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>652</ID>
                            <BindInstances>add_ln74_fu_291_p2 empty_101_fu_313_p2 empty_102_fu_354_p2 empty_103_fu_369_p2 fmul_32ns_32ns_32_3_max_dsp_1_U87 fadd_32ns_32ns_32_4_full_dsp_1_U84 fmul_32ns_32ns_32_3_max_dsp_1_U87 fadd_32ns_32ns_32_4_full_dsp_1_U84 fmul_32ns_32ns_32_3_max_dsp_1_U87 fadd_32ns_32ns_32_4_full_dsp_1_U84 fmul_32ns_32ns_32_3_max_dsp_1_U88 fadd_32ns_32ns_32_4_full_dsp_1_U85 fmul_32ns_32ns_32_3_max_dsp_1_U88 fadd_32ns_32ns_32_4_full_dsp_1_U85 fmul_32ns_32ns_32_3_max_dsp_1_U88 fadd_32ns_32ns_32_4_full_dsp_1_U85 fmul_32ns_32ns_32_3_max_dsp_1_U89 fadd_32ns_32ns_32_4_full_dsp_1_U86 fmul_32ns_32ns_32_3_max_dsp_1_U89 fadd_32ns_32ns_32_4_full_dsp_1_U86 fmul_32ns_32ns_32_3_max_dsp_1_U89 fadd_32ns_32ns_32_4_full_dsp_1_U86</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>line_buf_U line_buf_1_U py_2_fu_690_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PointwiseConv2d_10_1_4_U0</InstName>
                    <ModuleName>PointwiseConv2d_10_1_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>212</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PointwiseConv2d_10_1_4_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_73</InstName>
                            <ModuleName>PointwiseConv2d_10_1_4_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>73</ID>
                            <BindInstances>add_ln9_fu_141_p2 fmul_32ns_32ns_32_3_max_dsp_1_U111 fadd_32ns_32ns_32_4_full_dsp_1_U110 fmul_32ns_32ns_32_3_max_dsp_1_U111 fadd_32ns_32ns_32_4_full_dsp_1_U110 fmul_32ns_32ns_32_3_max_dsp_1_U111 fadd_32ns_32ns_32_4_full_dsp_1_U110 fmul_32ns_32ns_32_3_max_dsp_1_U111 fadd_32ns_32ns_32_4_full_dsp_1_U110</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>DepthwiseConv2d_10_4_4_3_U0</InstName>
                    <ModuleName>DepthwiseConv2d_10_4_4_3_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>219</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_5_fu_651</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>651</ID>
                            <BindInstances>add_ln59_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_2_fu_656</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>656</ID>
                            <BindInstances>add_ln49_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_22_fu_663</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_22</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>663</ID>
                            <BindInstances>add_ln49_fu_79_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_23_fu_670</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_23</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>670</ID>
                            <BindInstances>add_ln49_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_24_fu_677</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_24</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>677</ID>
                            <BindInstances>add_ln49_fu_79_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_25_fu_684</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_25</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>684</ID>
                            <BindInstances>add_ln49_fu_77_p2 add_ln50_fu_91_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_26_fu_691</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_26</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>691</ID>
                            <BindInstances>add_ln49_fu_79_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_27_fu_698</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_27</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>698</ID>
                            <BindInstances>add_ln49_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_28_fu_705</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_28</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>705</ID>
                            <BindInstances>add_ln49_fu_77_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_29_fu_712</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_29</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>712</ID>
                            <BindInstances>add_ln49_fu_77_p2 add_ln50_fu_91_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_210_fu_719</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_210</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>719</ID>
                            <BindInstances>add_ln49_fu_79_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_511_fu_726</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_511</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>726</ID>
                            <BindInstances>add_ln59_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_512_fu_731</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_512</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>731</ID>
                            <BindInstances>add_ln59_fu_66_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_513_fu_736</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_513</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>736</ID>
                            <BindInstances>add_ln59_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_514_fu_741</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_514</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>741</ID>
                            <BindInstances>add_ln59_fu_66_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_515_fu_746</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_515</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>746</ID>
                            <BindInstances>add_ln59_fu_64_p2 add_ln60_fu_74_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_516_fu_751</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_516</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>751</ID>
                            <BindInstances>add_ln59_fu_66_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_517_fu_756</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_517</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>756</ID>
                            <BindInstances>add_ln59_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_518_fu_761</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_518</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>761</ID>
                            <BindInstances>add_ln59_fu_64_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_519_fu_766</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_519</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>766</ID>
                            <BindInstances>add_ln59_fu_64_p2 add_ln60_fu_74_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_520_fu_771</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_520</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>771</ID>
                            <BindInstances>add_ln59_fu_66_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_521_fu_776</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_521</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>776</ID>
                            <BindInstances>add_ln59_fu_64_p2 add_ln60_fu_74_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_7_fu_781</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>781</ID>
                            <BindInstances>add_ln68_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_722_fu_788</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_722</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>788</ID>
                            <BindInstances>add_ln68_fu_79_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_723_fu_795</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_723</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>795</ID>
                            <BindInstances>add_ln68_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_724_fu_802</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_724</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>802</ID>
                            <BindInstances>add_ln68_fu_79_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_725_fu_809</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_725</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>809</ID>
                            <BindInstances>add_ln68_fu_77_p2 add_ln69_fu_91_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_726_fu_816</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_726</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>816</ID>
                            <BindInstances>add_ln68_fu_79_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_727_fu_823</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_727</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>823</ID>
                            <BindInstances>add_ln68_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_728_fu_830</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_728</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>830</ID>
                            <BindInstances>add_ln68_fu_77_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_729_fu_837</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_729</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>837</ID>
                            <BindInstances>add_ln68_fu_77_p2 add_ln69_fu_91_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_730_fu_844</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_730</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>844</ID>
                            <BindInstances>add_ln68_fu_79_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2d_10_4_4_3_Pipeline_px_fu_851</InstName>
                            <ModuleName>DepthwiseConv2d_10_4_4_3_Pipeline_px</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>851</ID>
                            <BindInstances>add_ln74_fu_916_p2 empty_118_fu_938_p2 empty_119_fu_1020_p2 empty_120_fu_1088_p2 fmul_32ns_32ns_32_3_max_dsp_1_U178 fadd_32ns_32ns_32_4_full_dsp_1_U175 fmul_32ns_32ns_32_3_max_dsp_1_U178 fadd_32ns_32ns_32_4_full_dsp_1_U175 fmul_32ns_32ns_32_3_max_dsp_1_U178 fadd_32ns_32ns_32_4_full_dsp_1_U175 fmul_32ns_32ns_32_3_max_dsp_1_U179 fadd_32ns_32ns_32_4_full_dsp_1_U176 fmul_32ns_32ns_32_3_max_dsp_1_U179 fadd_32ns_32ns_32_4_full_dsp_1_U176 fmul_32ns_32ns_32_3_max_dsp_1_U179 fadd_32ns_32ns_32_4_full_dsp_1_U176 fmul_32ns_32ns_32_3_max_dsp_1_U178 fadd_32ns_32ns_32_4_full_dsp_1_U177 fmul_32ns_32ns_32_3_max_dsp_1_U178 fadd_32ns_32ns_32_4_full_dsp_1_U177 fmul_32ns_32ns_32_3_max_dsp_1_U178 fadd_32ns_32ns_32_4_full_dsp_1_U177 fmul_32ns_32ns_32_3_max_dsp_1_U178 fadd_32ns_32ns_32_4_full_dsp_1_U175 fmul_32ns_32ns_32_3_max_dsp_1_U178 fadd_32ns_32ns_32_4_full_dsp_1_U175 fmul_32ns_32ns_32_3_max_dsp_1_U178 fadd_32ns_32ns_32_4_full_dsp_1_U175 fmul_32ns_32ns_32_3_max_dsp_1_U179 fadd_32ns_32ns_32_4_full_dsp_1_U176 fmul_32ns_32ns_32_3_max_dsp_1_U179 fadd_32ns_32ns_32_4_full_dsp_1_U176 fmul_32ns_32ns_32_3_max_dsp_1_U179 fadd_32ns_32ns_32_4_full_dsp_1_U176 fmul_32ns_32ns_32_3_max_dsp_1_U180 fadd_32ns_32ns_32_4_full_dsp_1_U177 fmul_32ns_32ns_32_3_max_dsp_1_U180 fadd_32ns_32ns_32_4_full_dsp_1_U177 fmul_32ns_32ns_32_3_max_dsp_1_U180 fadd_32ns_32ns_32_4_full_dsp_1_U177 fmul_32ns_32ns_32_3_max_dsp_1_U178 fadd_32ns_32ns_32_4_full_dsp_1_U175 fmul_32ns_32ns_32_3_max_dsp_1_U178 fadd_32ns_32ns_32_4_full_dsp_1_U175 fmul_32ns_32ns_32_3_max_dsp_1_U178 fadd_32ns_32ns_32_4_full_dsp_1_U175 fmul_32ns_32ns_32_3_max_dsp_1_U179 fadd_32ns_32ns_32_4_full_dsp_1_U176 fmul_32ns_32ns_32_3_max_dsp_1_U179 fadd_32ns_32ns_32_4_full_dsp_1_U176 fmul_32ns_32ns_32_3_max_dsp_1_U179 fadd_32ns_32ns_32_4_full_dsp_1_U176 fmul_32ns_32ns_32_3_max_dsp_1_U180 fadd_32ns_32ns_32_4_full_dsp_1_U177 fmul_32ns_32ns_32_3_max_dsp_1_U180 fadd_32ns_32ns_32_4_full_dsp_1_U177 fmul_32ns_32ns_32_3_max_dsp_1_U180 fadd_32ns_32ns_32_4_full_dsp_1_U177 fmul_32ns_32ns_32_3_max_dsp_1_U179 fadd_32ns_32ns_32_4_full_dsp_1_U175 fmul_32ns_32ns_32_3_max_dsp_1_U179 fadd_32ns_32ns_32_4_full_dsp_1_U175 fmul_32ns_32ns_32_3_max_dsp_1_U179 fadd_32ns_32ns_32_4_full_dsp_1_U175 fmul_32ns_32ns_32_3_max_dsp_1_U180 fadd_32ns_32ns_32_4_full_dsp_1_U176 fmul_32ns_32ns_32_3_max_dsp_1_U180 fadd_32ns_32ns_32_4_full_dsp_1_U176 fmul_32ns_32ns_32_3_max_dsp_1_U180 fadd_32ns_32ns_32_4_full_dsp_1_U176 fmul_32ns_32ns_32_3_max_dsp_1_U180 fadd_32ns_32ns_32_4_full_dsp_1_U177 fmul_32ns_32ns_32_3_max_dsp_1_U180 fadd_32ns_32ns_32_4_full_dsp_1_U177 fmul_32ns_32ns_32_3_max_dsp_1_U180 fadd_32ns_32ns_32_4_full_dsp_1_U177</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>line_buf_U line_buf_1_U py_4_fu_912_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PointwiseConv2d_4_4_12_U0</InstName>
                    <ModuleName>PointwiseConv2d_4_4_12_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>226</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PointwiseConv2d_4_4_12_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_557</InstName>
                            <ModuleName>PointwiseConv2d_4_4_12_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>557</ID>
                            <BindInstances>add_ln9_fu_665_p2 fmul_32ns_32ns_32_3_max_dsp_1_U230 fadd_32ns_32ns_32_4_full_dsp_1_U226 fmul_32ns_32ns_32_3_max_dsp_1_U231 fadd_32ns_32ns_32_4_full_dsp_1_U227 fmul_32ns_32ns_32_3_max_dsp_1_U232 fadd_32ns_32ns_32_4_full_dsp_1_U228 fmul_32ns_32ns_32_3_max_dsp_1_U233 fadd_32ns_32ns_32_4_full_dsp_1_U229 fmul_32ns_32ns_32_3_max_dsp_1_U230 fadd_32ns_32ns_32_4_full_dsp_1_U226 fmul_32ns_32ns_32_3_max_dsp_1_U231 fadd_32ns_32ns_32_4_full_dsp_1_U227 fmul_32ns_32ns_32_3_max_dsp_1_U230 fadd_32ns_32ns_32_4_full_dsp_1_U226 fmul_32ns_32ns_32_3_max_dsp_1_U231 fadd_32ns_32ns_32_4_full_dsp_1_U227 fmul_32ns_32ns_32_3_max_dsp_1_U230 fadd_32ns_32ns_32_4_full_dsp_1_U226 fmul_32ns_32ns_32_3_max_dsp_1_U231 fadd_32ns_32ns_32_4_full_dsp_1_U227 fmul_32ns_32ns_32_3_max_dsp_1_U230 fadd_32ns_32ns_32_4_full_dsp_1_U226 fmul_32ns_32ns_32_3_max_dsp_1_U230 fadd_32ns_32ns_32_4_full_dsp_1_U227 fmul_32ns_32ns_32_3_max_dsp_1_U232 fadd_32ns_32ns_32_4_full_dsp_1_U226 fmul_32ns_32ns_32_3_max_dsp_1_U233 fadd_32ns_32ns_32_4_full_dsp_1_U227 fmul_32ns_32ns_32_3_max_dsp_1_U232 fadd_32ns_32ns_32_4_full_dsp_1_U228 fmul_32ns_32ns_32_3_max_dsp_1_U233 fadd_32ns_32ns_32_4_full_dsp_1_U229 fmul_32ns_32ns_32_3_max_dsp_1_U232 fadd_32ns_32ns_32_4_full_dsp_1_U228 fmul_32ns_32ns_32_3_max_dsp_1_U231 fadd_32ns_32ns_32_4_full_dsp_1_U229 fmul_32ns_32ns_32_3_max_dsp_1_U232 fadd_32ns_32ns_32_4_full_dsp_1_U226 fmul_32ns_32ns_32_3_max_dsp_1_U231 fadd_32ns_32ns_32_4_full_dsp_1_U227 fmul_32ns_32ns_32_3_max_dsp_1_U230 fadd_32ns_32ns_32_4_full_dsp_1_U226 fmul_32ns_32ns_32_3_max_dsp_1_U231 fadd_32ns_32ns_32_4_full_dsp_1_U227 fmul_32ns_32ns_32_3_max_dsp_1_U230 fadd_32ns_32ns_32_4_full_dsp_1_U226 fmul_32ns_32ns_32_3_max_dsp_1_U230 fadd_32ns_32ns_32_4_full_dsp_1_U227 fmul_32ns_32ns_32_3_max_dsp_1_U233 fadd_32ns_32ns_32_4_full_dsp_1_U226 fmul_32ns_32ns_32_3_max_dsp_1_U233 fadd_32ns_32ns_32_4_full_dsp_1_U227 fmul_32ns_32ns_32_3_max_dsp_1_U232 fadd_32ns_32ns_32_4_full_dsp_1_U228 fmul_32ns_32ns_32_3_max_dsp_1_U233 fadd_32ns_32ns_32_4_full_dsp_1_U229 fmul_32ns_32ns_32_3_max_dsp_1_U232 fadd_32ns_32ns_32_4_full_dsp_1_U228 fmul_32ns_32ns_32_3_max_dsp_1_U231 fadd_32ns_32ns_32_4_full_dsp_1_U229 fmul_32ns_32ns_32_3_max_dsp_1_U232 fadd_32ns_32ns_32_4_full_dsp_1_U226 fmul_32ns_32ns_32_3_max_dsp_1_U231 fadd_32ns_32ns_32_4_full_dsp_1_U227 fmul_32ns_32ns_32_3_max_dsp_1_U230 fadd_32ns_32ns_32_4_full_dsp_1_U226 fmul_32ns_32ns_32_3_max_dsp_1_U231 fadd_32ns_32ns_32_4_full_dsp_1_U227 fmul_32ns_32ns_32_3_max_dsp_1_U230 fadd_32ns_32ns_32_4_full_dsp_1_U228 fmul_32ns_32ns_32_3_max_dsp_1_U231 fadd_32ns_32ns_32_4_full_dsp_1_U228 fmul_32ns_32ns_32_3_max_dsp_1_U233 fadd_32ns_32ns_32_4_full_dsp_1_U228 fmul_32ns_32ns_32_3_max_dsp_1_U233 fadd_32ns_32ns_32_4_full_dsp_1_U229 fmul_32ns_32ns_32_3_max_dsp_1_U232 fadd_32ns_32ns_32_4_full_dsp_1_U228 fmul_32ns_32ns_32_3_max_dsp_1_U233 fadd_32ns_32ns_32_4_full_dsp_1_U229 fmul_32ns_32ns_32_3_max_dsp_1_U232 fadd_32ns_32ns_32_4_full_dsp_1_U228 fmul_32ns_32ns_32_3_max_dsp_1_U233 fadd_32ns_32ns_32_4_full_dsp_1_U229 fmul_32ns_32ns_32_3_max_dsp_1_U232 fadd_32ns_32ns_32_4_full_dsp_1_U229 fmul_32ns_32ns_32_3_max_dsp_1_U233 fadd_32ns_32ns_32_4_full_dsp_1_U229 fmul_32ns_32ns_32_3_max_dsp_1_U230 fadd_32ns_32ns_32_4_full_dsp_1_U228 fmul_32ns_32ns_32_3_max_dsp_1_U231 fadd_32ns_32ns_32_4_full_dsp_1_U229 fmul_32ns_32ns_32_3_max_dsp_1_U232 fadd_32ns_32ns_32_4_full_dsp_1_U228 fmul_32ns_32ns_32_3_max_dsp_1_U233 fadd_32ns_32ns_32_4_full_dsp_1_U229</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>DepthwiseConv2dFinal_4_1_12_4_U0</InstName>
                    <ModuleName>DepthwiseConv2dFinal_4_1_12_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>233</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_DepthwiseConv2dFinal_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_109_2_VITIS_LOOP_111_3_fu_40</InstName>
                            <ModuleName>DepthwiseConv2dFinal_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_109_2_VITIS_LOOP_111_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>40</ID>
                            <BindInstances>add_ln107_1_fu_188_p2 add_ln107_fu_211_p2 add_ln109_fu_261_p2 add_ln111_fu_348_p2 add_ln109_1_fu_354_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_VITIS_LOOP_117_4_fu_54</InstName>
                            <ModuleName>DepthwiseConv2dFinal_4_1_12_4_Pipeline_VITIS_LOOP_117_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>54</ID>
                            <BindInstances>add_ln117_fu_482_p2 add_ln124_fu_528_p2 add_ln124_1_fu_565_p2 add_ln124_2_fu_599_p2 fmul_32ns_32ns_32_3_max_dsp_1_U295 fadd_32ns_32ns_32_4_full_dsp_1_U293 fmul_32ns_32ns_32_3_max_dsp_1_U295 fadd_32ns_32ns_32_4_full_dsp_1_U293 fmul_32ns_32ns_32_3_max_dsp_1_U295 fadd_32ns_32ns_32_4_full_dsp_1_U294 fmul_32ns_32ns_32_3_max_dsp_1_U295 fadd_32ns_32ns_32_4_full_dsp_1_U294 fmul_32ns_32ns_32_3_max_dsp_1_U296 fadd_32ns_32ns_32_4_full_dsp_1_U293 fmul_32ns_32ns_32_3_max_dsp_1_U296 fadd_32ns_32ns_32_4_full_dsp_1_U293 fmul_32ns_32ns_32_3_max_dsp_1_U295 fadd_32ns_32ns_32_4_full_dsp_1_U294 fmul_32ns_32ns_32_3_max_dsp_1_U296 fadd_32ns_32ns_32_4_full_dsp_1_U294 fmul_32ns_32ns_32_3_max_dsp_1_U295 fadd_32ns_32ns_32_4_full_dsp_1_U293 fmul_32ns_32ns_32_3_max_dsp_1_U296 fadd_32ns_32ns_32_4_full_dsp_1_U293 fmul_32ns_32ns_32_3_max_dsp_1_U295 fadd_32ns_32ns_32_4_full_dsp_1_U294 fmul_32ns_32ns_32_3_max_dsp_1_U296 fadd_32ns_32ns_32_4_full_dsp_1_U294 fmul_32ns_32ns_32_3_max_dsp_1_U295 fadd_32ns_32ns_32_4_full_dsp_1_U293 fmul_32ns_32ns_32_3_max_dsp_1_U296 fadd_32ns_32ns_32_4_full_dsp_1_U293 fmul_32ns_32ns_32_3_max_dsp_1_U296 fadd_32ns_32ns_32_4_full_dsp_1_U294 fmul_32ns_32ns_32_3_max_dsp_1_U296 fadd_32ns_32ns_32_4_full_dsp_1_U294</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>input_buf_U input_buf_1_U input_buf_2_U input_buf_3_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PointwiseConv2d_1_12_10_U0</InstName>
                    <ModuleName>PointwiseConv2d_1_12_10_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>240</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_16_4_fu_64</InstName>
                            <ModuleName>PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_16_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>64</ID>
                            <BindInstances>add_ln16_fu_373_p2 fmul_32ns_32ns_32_3_max_dsp_1_U308 fadd_32ns_32ns_32_4_full_dsp_1_U306 add_ln22_fu_388_p2 fmul_32ns_32ns_32_3_max_dsp_1_U309 fadd_32ns_32ns_32_4_full_dsp_1_U307 add_ln22_1_fu_407_p2 fmul_32ns_32ns_32_3_max_dsp_1_U308 fadd_32ns_32ns_32_4_full_dsp_1_U306 add_ln22_2_fu_418_p2 fmul_32ns_32ns_32_3_max_dsp_1_U309 fadd_32ns_32ns_32_4_full_dsp_1_U307 fmul_32ns_32ns_32_3_max_dsp_1_U308 fadd_32ns_32ns_32_4_full_dsp_1_U306 add_ln22_3_fu_453_p2 fmul_32ns_32ns_32_3_max_dsp_1_U309 fadd_32ns_32ns_32_4_full_dsp_1_U307 add_ln22_4_fu_464_p2 fmul_32ns_32ns_32_3_max_dsp_1_U308 fadd_32ns_32ns_32_4_full_dsp_1_U306 add_ln22_5_fu_474_p2 fmul_32ns_32ns_32_3_max_dsp_1_U309 fadd_32ns_32ns_32_4_full_dsp_1_U307 fmul_32ns_32ns_32_3_max_dsp_1_U308 fadd_32ns_32ns_32_4_full_dsp_1_U306 add_ln22_6_fu_500_p2 fmul_32ns_32ns_32_3_max_dsp_1_U309 fadd_32ns_32ns_32_4_full_dsp_1_U307</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_25_6_fu_82</InstName>
                            <ModuleName>PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_25_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>82</ID>
                            <BindInstances>add_ln25_fu_160_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>Loop_VITIS_LOOP_224_1_proc9_U0</InstName>
                    <ModuleName>Loop_VITIS_LOOP_224_1_proc9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>247</ID>
                    <BindInstances>i_2_fu_154_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>input_U depth1_o_U point1_o_U depth2_o_U point2_o_U depth3_o_U point3_o_U depth1_w_U point1_w_U depth2_w_U point2_w_U depth3_w_U point3_w_U pix_keep_V_U pix_strb_V_U pix_user_V_U pix_id_V_U pix_dest_V_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>LoadWeights_Pipeline_VITIS_LOOP_136_1</Name>
            <Loops>
                <VITIS_LOOP_136_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.398</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_136_1>
                        <Name>VITIS_LOOP_136_1</Name>
                        <TripCount>9</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>90.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_136_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_101_p2" SOURCE="MNIST/mnist.cpp:136" URAM="0" VARIABLE="add_ln136"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LoadWeights_Pipeline_VITIS_LOOP_142_2</Name>
            <Loops>
                <VITIS_LOOP_142_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.260</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_142_2>
                        <Name>VITIS_LOOP_142_2</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_142_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>59</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_fu_101_p2" SOURCE="MNIST/mnist.cpp:142" URAM="0" VARIABLE="add_ln142"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LoadWeights_Pipeline_VITIS_LOOP_148_3</Name>
            <Loops>
                <VITIS_LOOP_148_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.022</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>38</Best-caseLatency>
                    <Average-caseLatency>38</Average-caseLatency>
                    <Worst-caseLatency>38</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.380 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.380 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.380 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>38</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_148_3>
                        <Name>VITIS_LOOP_148_3</Name>
                        <TripCount>36</TripCount>
                        <Latency>36</Latency>
                        <AbsoluteTimeLatency>0.360 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_148_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>63</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_148_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_101_p2" SOURCE="MNIST/mnist.cpp:148" URAM="0" VARIABLE="add_ln148"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LoadWeights_Pipeline_VITIS_LOOP_154_4</Name>
            <Loops>
                <VITIS_LOOP_154_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.022</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>50</Best-caseLatency>
                    <Average-caseLatency>50</Average-caseLatency>
                    <Worst-caseLatency>50</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>50</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_154_4>
                        <Name>VITIS_LOOP_154_4</Name>
                        <TripCount>48</TripCount>
                        <Latency>48</Latency>
                        <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_154_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>63</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_154_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_fu_101_p2" SOURCE="MNIST/mnist.cpp:154" URAM="0" VARIABLE="add_ln154"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LoadWeights_Pipeline_VITIS_LOOP_160_5</Name>
            <Loops>
                <VITIS_LOOP_160_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.086</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>194</Best-caseLatency>
                    <Average-caseLatency>194</Average-caseLatency>
                    <Worst-caseLatency>194</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.940 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.940 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.940 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>194</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_160_5>
                        <Name>VITIS_LOOP_160_5</Name>
                        <TripCount>192</TripCount>
                        <Latency>192</Latency>
                        <AbsoluteTimeLatency>1.920 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_160_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_160_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_101_p2" SOURCE="MNIST/mnist.cpp:160" URAM="0" VARIABLE="add_ln160"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LoadWeights_Pipeline_VITIS_LOOP_166_6</Name>
            <Loops>
                <VITIS_LOOP_166_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.054</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>122</Best-caseLatency>
                    <Average-caseLatency>122</Average-caseLatency>
                    <Worst-caseLatency>122</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>122</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_166_6>
                        <Name>VITIS_LOOP_166_6</Name>
                        <TripCount>120</TripCount>
                        <Latency>120</Latency>
                        <AbsoluteTimeLatency>1.200 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_166_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>64</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_166_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_fu_101_p2" SOURCE="MNIST/mnist.cpp:166" URAM="0" VARIABLE="add_ln166"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LoadWeights</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.086</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>438</Best-caseLatency>
                    <Average-caseLatency>438</Average-caseLatency>
                    <Worst-caseLatency>438</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.380 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.380 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.380 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>438</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>71</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>521</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>LoadInput</Name>
            <Loops>
                <VITIS_LOOP_179_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>786</Best-caseLatency>
                    <Average-caseLatency>786</Average-caseLatency>
                    <Worst-caseLatency>786</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.860 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.860 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.860 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>786</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_179_1>
                        <Name>VITIS_LOOP_179_1</Name>
                        <TripCount>784</TripCount>
                        <Latency>784</Latency>
                        <AbsoluteTimeLatency>7.840 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_179_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>87</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>137</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_1" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_119_p2" SOURCE="MNIST/mnist.cpp:179" URAM="0" VARIABLE="i_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_28_10_1_3_Pipeline_px</Name>
            <Loops>
                <px/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>70</Best-caseLatency>
                    <Average-caseLatency>70</Average-caseLatency>
                    <Worst-caseLatency>70</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>70</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <px>
                        <Name>px</Name>
                        <TripCount>10</TripCount>
                        <Latency>68</Latency>
                        <AbsoluteTimeLatency>0.680 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>42</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </px>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>15</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>2483</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1798</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="px" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_291_p2" SOURCE="MNIST/mnist.cpp:74" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="px" OPTYPE="sub" PRAGMA="" RTLNAME="empty_101_fu_313_p2" SOURCE="MNIST/mnist.cpp:74" URAM="0" VARIABLE="empty_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="px" OPTYPE="add" PRAGMA="" RTLNAME="empty_102_fu_354_p2" SOURCE="MNIST/mnist.cpp:74" URAM="0" VARIABLE="empty_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="px" OPTYPE="add" PRAGMA="" RTLNAME="empty_103_fu_369_p2" SOURCE="MNIST/mnist.cpp:74" URAM="0" VARIABLE="empty_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U87" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U84" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U87" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U84" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U87" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U84" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U88" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U85" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U88" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U85" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U88" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U85" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U89" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U86" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U89" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U86" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U89" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U86" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_28_10_1_3_s</Name>
            <Loops>
                <py/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1296</Best-caseLatency>
                    <Average-caseLatency>1296</Average-caseLatency>
                    <Worst-caseLatency>1296</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.960 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.960 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.960 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1296</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <py>
                        <Name>py</Name>
                        <TripCount>10</TripCount>
                        <Latency>1290</Latency>
                        <AbsoluteTimeLatency>12.900 us</AbsoluteTimeLatency>
                        <IterationLatency>129</IterationLatency>
                        <PipelineDepth>129</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_DepthwiseConv2d_28_10_1_3_Pipeline_px_fu_652</Instance>
                        </InstanceList>
                    </py>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>15</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>3002</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>3083</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="line_buf_U" SOURCE="MNIST/mnist.cpp:34" URAM="0" VARIABLE="line_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="MNIST/mnist.cpp:34" URAM="0" VARIABLE="line_buf_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="py" OPTYPE="add" PRAGMA="" RTLNAME="py_2_fu_690_p2" SOURCE="MNIST/mnist.cpp:39" URAM="0" VARIABLE="py_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PointwiseConv2d_10_1_4_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2</Name>
            <Loops>
                <VITIS_LOOP_9_1_VITIS_LOOP_11_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>411</Best-caseLatency>
                    <Average-caseLatency>411</Average-caseLatency>
                    <Worst-caseLatency>411</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>411</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1_VITIS_LOOP_11_2>
                        <Name>VITIS_LOOP_9_1_VITIS_LOOP_11_2</Name>
                        <TripCount>100</TripCount>
                        <Latency>409</Latency>
                        <AbsoluteTimeLatency>4.090 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1_VITIS_LOOP_11_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>694</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>889</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_141_p2" SOURCE="MNIST/mnist.cpp:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U111" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U110" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U111" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U110" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U111" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U110" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U111" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U110" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PointwiseConv2d_10_1_4_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>414</Best-caseLatency>
                    <Average-caseLatency>414</Average-caseLatency>
                    <Worst-caseLatency>414</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>414</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>828</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>972</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_2</Name>
            <Loops>
                <VITIS_LOOP_49_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.075</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_49_2>
                        <Name>VITIS_LOOP_49_2</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_49_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>72</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_75_p2" SOURCE="MNIST/mnist.cpp:49" URAM="0" VARIABLE="add_ln49"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_22</Name>
            <Loops>
                <VITIS_LOOP_49_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.075</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_49_2>
                        <Name>VITIS_LOOP_49_2</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_49_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_79_p2" SOURCE="MNIST/mnist.cpp:49" URAM="0" VARIABLE="add_ln49"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_23</Name>
            <Loops>
                <VITIS_LOOP_49_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.075</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_49_2>
                        <Name>VITIS_LOOP_49_2</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_49_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>72</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_75_p2" SOURCE="MNIST/mnist.cpp:49" URAM="0" VARIABLE="add_ln49"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_24</Name>
            <Loops>
                <VITIS_LOOP_49_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.075</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_49_2>
                        <Name>VITIS_LOOP_49_2</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_49_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_79_p2" SOURCE="MNIST/mnist.cpp:49" URAM="0" VARIABLE="add_ln49"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_25</Name>
            <Loops>
                <VITIS_LOOP_49_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.075</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_49_2>
                        <Name>VITIS_LOOP_49_2</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_49_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>80</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_77_p2" SOURCE="MNIST/mnist.cpp:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_91_p2" SOURCE="MNIST/mnist.cpp:50" URAM="0" VARIABLE="add_ln50"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_26</Name>
            <Loops>
                <VITIS_LOOP_49_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.075</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_49_2>
                        <Name>VITIS_LOOP_49_2</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_49_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_79_p2" SOURCE="MNIST/mnist.cpp:49" URAM="0" VARIABLE="add_ln49"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_27</Name>
            <Loops>
                <VITIS_LOOP_49_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.075</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_49_2>
                        <Name>VITIS_LOOP_49_2</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_49_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>72</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_75_p2" SOURCE="MNIST/mnist.cpp:49" URAM="0" VARIABLE="add_ln49"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_28</Name>
            <Loops>
                <VITIS_LOOP_49_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.075</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_49_2>
                        <Name>VITIS_LOOP_49_2</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_49_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_77_p2" SOURCE="MNIST/mnist.cpp:49" URAM="0" VARIABLE="add_ln49"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_29</Name>
            <Loops>
                <VITIS_LOOP_49_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.075</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_49_2>
                        <Name>VITIS_LOOP_49_2</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_49_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>81</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_77_p2" SOURCE="MNIST/mnist.cpp:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_91_p2" SOURCE="MNIST/mnist.cpp:50" URAM="0" VARIABLE="add_ln50"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_210</Name>
            <Loops>
                <VITIS_LOOP_49_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.075</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_49_2>
                        <Name>VITIS_LOOP_49_2</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_49_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_79_p2" SOURCE="MNIST/mnist.cpp:49" URAM="0" VARIABLE="add_ln49"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_5</Name>
            <Loops>
                <VITIS_LOOP_59_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.821</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_59_5>
                        <Name>VITIS_LOOP_59_5</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_59_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>46</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_62_p2" SOURCE="MNIST/mnist.cpp:59" URAM="0" VARIABLE="add_ln59"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_511</Name>
            <Loops>
                <VITIS_LOOP_59_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.821</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_59_5>
                        <Name>VITIS_LOOP_59_5</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_59_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>50</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_62_p2" SOURCE="MNIST/mnist.cpp:59" URAM="0" VARIABLE="add_ln59"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_512</Name>
            <Loops>
                <VITIS_LOOP_59_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.821</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_59_5>
                        <Name>VITIS_LOOP_59_5</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_59_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>46</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_66_p2" SOURCE="MNIST/mnist.cpp:59" URAM="0" VARIABLE="add_ln59"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_513</Name>
            <Loops>
                <VITIS_LOOP_59_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.821</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_59_5>
                        <Name>VITIS_LOOP_59_5</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_59_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>50</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_62_p2" SOURCE="MNIST/mnist.cpp:59" URAM="0" VARIABLE="add_ln59"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_514</Name>
            <Loops>
                <VITIS_LOOP_59_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.821</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_59_5>
                        <Name>VITIS_LOOP_59_5</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_59_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>46</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_66_p2" SOURCE="MNIST/mnist.cpp:59" URAM="0" VARIABLE="add_ln59"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_515</Name>
            <Loops>
                <VITIS_LOOP_59_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.026</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_59_5>
                        <Name>VITIS_LOOP_59_5</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_59_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>58</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_64_p2" SOURCE="MNIST/mnist.cpp:59" URAM="0" VARIABLE="add_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_74_p2" SOURCE="MNIST/mnist.cpp:60" URAM="0" VARIABLE="add_ln60"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_516</Name>
            <Loops>
                <VITIS_LOOP_59_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.821</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_59_5>
                        <Name>VITIS_LOOP_59_5</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_59_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>46</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_66_p2" SOURCE="MNIST/mnist.cpp:59" URAM="0" VARIABLE="add_ln59"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_517</Name>
            <Loops>
                <VITIS_LOOP_59_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.821</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_59_5>
                        <Name>VITIS_LOOP_59_5</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_59_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>50</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_62_p2" SOURCE="MNIST/mnist.cpp:59" URAM="0" VARIABLE="add_ln59"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_518</Name>
            <Loops>
                <VITIS_LOOP_59_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.821</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_59_5>
                        <Name>VITIS_LOOP_59_5</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_59_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>46</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_64_p2" SOURCE="MNIST/mnist.cpp:59" URAM="0" VARIABLE="add_ln59"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_519</Name>
            <Loops>
                <VITIS_LOOP_59_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.018</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_59_5>
                        <Name>VITIS_LOOP_59_5</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_59_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>59</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_64_p2" SOURCE="MNIST/mnist.cpp:59" URAM="0" VARIABLE="add_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_74_p2" SOURCE="MNIST/mnist.cpp:60" URAM="0" VARIABLE="add_ln60"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_520</Name>
            <Loops>
                <VITIS_LOOP_59_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.821</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_59_5>
                        <Name>VITIS_LOOP_59_5</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_59_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>46</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_66_p2" SOURCE="MNIST/mnist.cpp:59" URAM="0" VARIABLE="add_ln59"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_521</Name>
            <Loops>
                <VITIS_LOOP_59_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.018</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_59_5>
                        <Name>VITIS_LOOP_59_5</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_59_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>59</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_64_p2" SOURCE="MNIST/mnist.cpp:59" URAM="0" VARIABLE="add_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_74_p2" SOURCE="MNIST/mnist.cpp:60" URAM="0" VARIABLE="add_ln60"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_7</Name>
            <Loops>
                <VITIS_LOOP_68_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.075</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_68_7>
                        <Name>VITIS_LOOP_68_7</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_68_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>72</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_75_p2" SOURCE="MNIST/mnist.cpp:68" URAM="0" VARIABLE="add_ln68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_722</Name>
            <Loops>
                <VITIS_LOOP_68_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.075</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_68_7>
                        <Name>VITIS_LOOP_68_7</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_68_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_79_p2" SOURCE="MNIST/mnist.cpp:68" URAM="0" VARIABLE="add_ln68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_723</Name>
            <Loops>
                <VITIS_LOOP_68_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.075</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_68_7>
                        <Name>VITIS_LOOP_68_7</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_68_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>72</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_75_p2" SOURCE="MNIST/mnist.cpp:68" URAM="0" VARIABLE="add_ln68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_724</Name>
            <Loops>
                <VITIS_LOOP_68_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.075</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_68_7>
                        <Name>VITIS_LOOP_68_7</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_68_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_79_p2" SOURCE="MNIST/mnist.cpp:68" URAM="0" VARIABLE="add_ln68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_725</Name>
            <Loops>
                <VITIS_LOOP_68_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.075</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_68_7>
                        <Name>VITIS_LOOP_68_7</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_68_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>80</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_77_p2" SOURCE="MNIST/mnist.cpp:68" URAM="0" VARIABLE="add_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_91_p2" SOURCE="MNIST/mnist.cpp:69" URAM="0" VARIABLE="add_ln69"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_726</Name>
            <Loops>
                <VITIS_LOOP_68_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.075</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_68_7>
                        <Name>VITIS_LOOP_68_7</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_68_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_79_p2" SOURCE="MNIST/mnist.cpp:68" URAM="0" VARIABLE="add_ln68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_727</Name>
            <Loops>
                <VITIS_LOOP_68_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.075</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_68_7>
                        <Name>VITIS_LOOP_68_7</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_68_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>72</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_75_p2" SOURCE="MNIST/mnist.cpp:68" URAM="0" VARIABLE="add_ln68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_728</Name>
            <Loops>
                <VITIS_LOOP_68_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.075</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_68_7>
                        <Name>VITIS_LOOP_68_7</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_68_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_77_p2" SOURCE="MNIST/mnist.cpp:68" URAM="0" VARIABLE="add_ln68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_729</Name>
            <Loops>
                <VITIS_LOOP_68_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.075</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_68_7>
                        <Name>VITIS_LOOP_68_7</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_68_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>81</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_77_p2" SOURCE="MNIST/mnist.cpp:68" URAM="0" VARIABLE="add_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_91_p2" SOURCE="MNIST/mnist.cpp:69" URAM="0" VARIABLE="add_ln69"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_730</Name>
            <Loops>
                <VITIS_LOOP_68_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.075</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_68_7>
                        <Name>VITIS_LOOP_68_7</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_68_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_79_p2" SOURCE="MNIST/mnist.cpp:68" URAM="0" VARIABLE="add_ln68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_Pipeline_px</Name>
            <Loops>
                <px/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.331</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>82</Best-caseLatency>
                    <Average-caseLatency>82</Average-caseLatency>
                    <Worst-caseLatency>82</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.820 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.820 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.820 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>82</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <px>
                        <Name>px</Name>
                        <TripCount>4</TripCount>
                        <Latency>80</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>12</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </px>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>15</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>4466</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2717</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="px" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_916_p2" SOURCE="MNIST/mnist.cpp:74" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="px" OPTYPE="sub" PRAGMA="" RTLNAME="empty_118_fu_938_p2" SOURCE="MNIST/mnist.cpp:74" URAM="0" VARIABLE="empty_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="px" OPTYPE="add" PRAGMA="" RTLNAME="empty_119_fu_1020_p2" SOURCE="MNIST/mnist.cpp:74" URAM="0" VARIABLE="empty_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="px" OPTYPE="add" PRAGMA="" RTLNAME="empty_120_fu_1088_p2" SOURCE="MNIST/mnist.cpp:74" URAM="0" VARIABLE="empty_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U178" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U175" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U178" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U175" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U178" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U175" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U179" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U176" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U179" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_1123_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U176" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U179" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_1123_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U176" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U178" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U177" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U178" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_2129_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U177" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U178" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_2129_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U177" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U178" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U175" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U178" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U175" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U178" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U175" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U179" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U176" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U179" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_1_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U176" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U179" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_1_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U176" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U180" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U177" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U180" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_1_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U177" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U180" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_1_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U177" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U178" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U175" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U178" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U175" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U178" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U175" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U179" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U176" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U179" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_2_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U176" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U179" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_2_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U176" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U180" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U177" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U180" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_2_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U177" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U180" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_2_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U177" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U179" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U175" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U179" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_3_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U175" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U179" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U175" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U180" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U176" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U180" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_3_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U176" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U180" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_3_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U176" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U180" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U177" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U180" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_3_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U177" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="px" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U180" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="mul213_3_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="px" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U177" SOURCE="MNIST/mnist.cpp:95" URAM="0" VARIABLE="out_43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2d_10_4_4_3_s</Name>
            <Loops>
                <py/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.331</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1127</Best-caseLatency>
                    <Average-caseLatency>1127</Average-caseLatency>
                    <Worst-caseLatency>1127</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1127</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <py>
                        <Name>py</Name>
                        <TripCount>4</TripCount>
                        <Latency>1108</Latency>
                        <AbsoluteTimeLatency>11.080 us</AbsoluteTimeLatency>
                        <IterationLatency>277</IterationLatency>
                        <PipelineDepth>277</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_5_fu_651</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_2_fu_656</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_22_fu_663</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_23_fu_670</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_24_fu_677</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_25_fu_684</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_26_fu_691</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_27_fu_698</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_28_fu_705</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_29_fu_712</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_210_fu_719</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_511_fu_726</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_512_fu_731</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_513_fu_736</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_514_fu_741</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_515_fu_746</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_516_fu_751</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_517_fu_756</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_518_fu_761</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_519_fu_766</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_520_fu_771</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_521_fu_776</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_7_fu_781</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_722_fu_788</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_723_fu_795</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_724_fu_802</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_725_fu_809</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_726_fu_816</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_727_fu_823</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_728_fu_830</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_729_fu_837</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_730_fu_844</Instance>
                            <Instance>grp_DepthwiseConv2d_10_4_4_3_Pipeline_px_fu_851</Instance>
                        </InstanceList>
                    </py>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>15</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>6017</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>6542</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="line_buf_U" SOURCE="MNIST/mnist.cpp:34" URAM="0" VARIABLE="line_buf"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="MNIST/mnist.cpp:34" URAM="0" VARIABLE="line_buf_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="py" OPTYPE="add" PRAGMA="" RTLNAME="py_4_fu_912_p2" SOURCE="MNIST/mnist.cpp:39" URAM="0" VARIABLE="py_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PointwiseConv2d_4_4_12_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2</Name>
            <Loops>
                <VITIS_LOOP_9_1_VITIS_LOOP_11_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.331</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>225</Best-caseLatency>
                    <Average-caseLatency>225</Average-caseLatency>
                    <Worst-caseLatency>225</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>225</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1_VITIS_LOOP_11_2>
                        <Name>VITIS_LOOP_9_1_VITIS_LOOP_11_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>223</Latency>
                        <AbsoluteTimeLatency>2.230 us</AbsoluteTimeLatency>
                        <PipelineII>12</PipelineII>
                        <PipelineDepth>44</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1_VITIS_LOOP_11_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>4229</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>3335</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_665_p2" SOURCE="MNIST/mnist.cpp:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U230" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U226" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U231" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U227" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U232" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U228" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U233" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U229" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U230" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U226" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U231" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U227" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U230" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U226" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U231" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U227" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U230" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U226" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U231" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U227" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U230" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U226" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U230" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U227" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U232" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U226" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U233" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U227" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U232" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U228" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U233" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U229" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U232" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U228" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U231" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U229" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U232" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U226" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U231" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U227" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U230" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U226" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U231" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U227" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U230" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_1_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U226" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U230" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U227" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U233" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U226" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U233" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U227" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U232" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U228" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U233" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U229" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U232" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U228" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U231" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U229" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U232" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U226" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U231" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U227" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U230" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U226" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U231" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U227" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U230" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_2_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U228" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U231" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U228" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U233" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U228" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U233" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U229" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U232" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U228" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U233" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U229" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U232" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U228" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U233" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U229" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U232" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U229" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U233" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U229" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U230" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U228" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U231" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U229" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U232" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_3_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U228" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U233" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_11_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U229" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_11_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PointwiseConv2d_4_4_12_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.331</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>250</Best-caseLatency>
                    <Average-caseLatency>250</Average-caseLatency>
                    <Worst-caseLatency>250</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>250</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>5793</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>3749</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>DepthwiseConv2dFinal_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_109_2_VITIS_LOOP_111_3</Name>
            <Loops>
                <VITIS_LOOP_107_1_VITIS_LOOP_109_2_VITIS_LOOP_111_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.902</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>194</Best-caseLatency>
                    <Average-caseLatency>194</Average-caseLatency>
                    <Worst-caseLatency>194</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.940 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.940 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.940 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>194</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_107_1_VITIS_LOOP_109_2_VITIS_LOOP_111_3>
                        <Name>VITIS_LOOP_107_1_VITIS_LOOP_109_2_VITIS_LOOP_111_3</Name>
                        <TripCount>192</TripCount>
                        <Latency>192</Latency>
                        <AbsoluteTimeLatency>1.920 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_107_1_VITIS_LOOP_109_2_VITIS_LOOP_111_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>28</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>228</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1_VITIS_LOOP_109_2_VITIS_LOOP_111_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_1_fu_188_p2" SOURCE="MNIST/mnist.cpp:107" URAM="0" VARIABLE="add_ln107_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1_VITIS_LOOP_109_2_VITIS_LOOP_111_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_211_p2" SOURCE="MNIST/mnist.cpp:107" URAM="0" VARIABLE="add_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1_VITIS_LOOP_109_2_VITIS_LOOP_111_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_261_p2" SOURCE="MNIST/mnist.cpp:109" URAM="0" VARIABLE="add_ln109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1_VITIS_LOOP_109_2_VITIS_LOOP_111_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_348_p2" SOURCE="MNIST/mnist.cpp:111" URAM="0" VARIABLE="add_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1_VITIS_LOOP_109_2_VITIS_LOOP_111_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_1_fu_354_p2" SOURCE="MNIST/mnist.cpp:109" URAM="0" VARIABLE="add_ln109_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2dFinal_4_1_12_4_Pipeline_VITIS_LOOP_117_4</Name>
            <Loops>
                <VITIS_LOOP_117_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>162</Best-caseLatency>
                    <Average-caseLatency>162</Average-caseLatency>
                    <Worst-caseLatency>162</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.620 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.620 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.620 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>162</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_117_4>
                        <Name>VITIS_LOOP_117_4</Name>
                        <TripCount>12</TripCount>
                        <Latency>160</Latency>
                        <AbsoluteTimeLatency>1.600 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>73</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_117_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3282</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2075</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_482_p2" SOURCE="MNIST/mnist.cpp:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_528_p2" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_1_fu_565_p2" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="add_ln124_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_2_fu_599_p2" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="add_ln124_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_117_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U295" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_117_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U293" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="out_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_117_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U295" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="mul_0_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_117_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U293" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="out_1_0_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_117_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U295" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="mul_0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_117_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U294" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="out_1_0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_117_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U295" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="mul_0_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_117_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U294" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="out_1_0_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_117_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U296" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_117_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U293" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="out_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_117_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U296" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="mul_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_117_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U293" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="out_1_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_117_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U295" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="mul_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_117_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U294" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="out_1_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_117_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U296" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="mul_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_117_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U294" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="out_1_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_117_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U295" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_117_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U293" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="out_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_117_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U296" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="mul_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_117_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U293" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="out_1_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_117_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U295" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="mul_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_117_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U294" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="out_1_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_117_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U296" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="mul_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_117_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U294" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="out_1_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_117_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U295" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_117_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U293" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="out_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_117_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U296" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="mul_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_117_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U293" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="out_1_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_117_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U296" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="mul_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_117_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U294" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="out_1_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_117_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U296" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="mul_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_117_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U294" SOURCE="MNIST/mnist.cpp:124" URAM="0" VARIABLE="out_1_3_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DepthwiseConv2dFinal_4_1_12_4_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>360</Best-caseLatency>
                    <Average-caseLatency>360</Average-caseLatency>
                    <Worst-caseLatency>360</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.600 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.600 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.600 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>360</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>10</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3318</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2511</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="input_buf_U" SOURCE="MNIST/mnist.cpp:105" URAM="0" VARIABLE="input_buf"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="input_buf_1_U" SOURCE="MNIST/mnist.cpp:105" URAM="0" VARIABLE="input_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="input_buf_2_U" SOURCE="MNIST/mnist.cpp:105" URAM="0" VARIABLE="input_buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="input_buf_3_U" SOURCE="MNIST/mnist.cpp:105" URAM="0" VARIABLE="input_buf_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_16_4</Name>
            <Loops>
                <VITIS_LOOP_16_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.360</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>69</Best-caseLatency>
                    <Average-caseLatency>69</Average-caseLatency>
                    <Worst-caseLatency>69</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.690 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.690 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.690 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>69</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_16_4>
                        <Name>VITIS_LOOP_16_4</Name>
                        <TripCount>12</TripCount>
                        <Latency>67</Latency>
                        <AbsoluteTimeLatency>0.670 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_16_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1762</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1287</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_373_p2" SOURCE="MNIST/mnist.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_16_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U308" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_16_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U306" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_388_p2" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_16_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U309" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_16_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U307" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_1_fu_407_p2" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="add_ln22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_16_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U308" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_16_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U306" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_2_fu_418_p2" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="add_ln22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_16_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U309" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_16_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U307" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_16_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U308" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_16_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U306" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_3_fu_453_p2" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="add_ln22_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_16_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U309" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_16_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U307" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_4_fu_464_p2" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="add_ln22_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_16_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U308" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_16_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U306" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_5_fu_474_p2" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="add_ln22_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_16_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U309" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_16_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U307" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_16_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U308" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_16_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U306" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_6_fu_500_p2" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="add_ln22_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_16_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U309" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="mul20_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_16_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U307" SOURCE="MNIST/mnist.cpp:22" URAM="0" VARIABLE="out_buf_12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_25_6</Name>
            <Loops>
                <VITIS_LOOP_25_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.069</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_25_6>
                        <Name>VITIS_LOOP_25_6</Name>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_25_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>187</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_160_p2" SOURCE="MNIST/mnist.cpp:25" URAM="0" VARIABLE="add_ln25"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PointwiseConv2d_1_12_10_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.360</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>85</Best-caseLatency>
                    <Average-caseLatency>85</Average-caseLatency>
                    <Worst-caseLatency>85</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.850 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.850 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.850 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>85</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1809</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1534</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Loop_VITIS_LOOP_224_1_proc9</Name>
            <Loops>
                <VITIS_LOOP_224_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13</Best-caseLatency>
                    <Average-caseLatency>13</Average-caseLatency>
                    <Worst-caseLatency>13</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.130 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.130 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_224_1>
                        <Name>VITIS_LOOP_224_1</Name>
                        <TripCount>10</TripCount>
                        <Latency>11</Latency>
                        <AbsoluteTimeLatency>0.110 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_224_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>94</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_154_p2" SOURCE="MNIST/mnist.cpp:224" URAM="0" VARIABLE="i_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MNIST</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.360</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1735</Best-caseLatency>
                    <Average-caseLatency>1735</Average-caseLatency>
                    <Worst-caseLatency>1735</Worst-caseLatency>
                    <Best-caseRealTimeLatency>17.350 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>17.350 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>17.350 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>1297</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>1297</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>22</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>7</UTIL_BRAM>
                    <DSP>75</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>22449</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>20175</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>17</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="input_U" SOURCE="MNIST/mnist.cpp:198" URAM="0" VARIABLE="input"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="depth1_o_U" SOURCE="MNIST/mnist.cpp:199" URAM="0" VARIABLE="depth1_o"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="point1_o_U" SOURCE="MNIST/mnist.cpp:199" URAM="0" VARIABLE="point1_o"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="depth2_o_U" SOURCE="MNIST/mnist.cpp:199" URAM="0" VARIABLE="depth2_o"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="point2_o_U" SOURCE="MNIST/mnist.cpp:199" URAM="0" VARIABLE="point2_o"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="depth3_o_U" SOURCE="MNIST/mnist.cpp:199" URAM="0" VARIABLE="depth3_o"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="point3_o_U" SOURCE="MNIST/mnist.cpp:199" URAM="0" VARIABLE="point3_o"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="depth1_w_U" SOURCE="MNIST/mnist.cpp:201" URAM="0" VARIABLE="depth1_w"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="point1_w_U" SOURCE="MNIST/mnist.cpp:202" URAM="0" VARIABLE="point1_w"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="depth2_w_U" SOURCE="MNIST/mnist.cpp:203" URAM="0" VARIABLE="depth2_w"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="point2_w_U" SOURCE="MNIST/mnist.cpp:204" URAM="0" VARIABLE="point2_w"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="depth3_w_U" SOURCE="MNIST/mnist.cpp:205" URAM="0" VARIABLE="depth3_w"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="point3_w_U" SOURCE="MNIST/mnist.cpp:206" URAM="0" VARIABLE="point3_w"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pix_keep_V_U" SOURCE="MNIST/mnist.cpp:212" URAM="0" VARIABLE="pix_keep_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pix_strb_V_U" SOURCE="MNIST/mnist.cpp:212" URAM="0" VARIABLE="pix_strb_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pix_user_V_U" SOURCE="MNIST/mnist.cpp:212" URAM="0" VARIABLE="pix_user_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pix_id_V_U" SOURCE="MNIST/mnist.cpp:212" URAM="0" VARIABLE="pix_id_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pix_dest_V_U" SOURCE="MNIST/mnist.cpp:212" URAM="0" VARIABLE="pix_dest_V"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>input_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>depth1_o_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>point1_o_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>depth2_o_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>point2_o_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>depth3_o_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>point3_o_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="istrm" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 2, 5, 6&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="istrm" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="wstrm" index="1" direction="in" srcType="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 2, 5, 6&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="wstrm" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ostrm" index="2" direction="out" srcType="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 2, 5, 6&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="ostrm" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_CONTROL_BUS" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="4" portPrefix="s_axi_CONTROL_BUS_" paramPrefix="C_S_AXI_CONTROL_BUS_">
            <ports>
                <port>s_axi_CONTROL_BUS_ARADDR</port>
                <port>s_axi_CONTROL_BUS_ARREADY</port>
                <port>s_axi_CONTROL_BUS_ARVALID</port>
                <port>s_axi_CONTROL_BUS_AWADDR</port>
                <port>s_axi_CONTROL_BUS_AWREADY</port>
                <port>s_axi_CONTROL_BUS_AWVALID</port>
                <port>s_axi_CONTROL_BUS_BREADY</port>
                <port>s_axi_CONTROL_BUS_BRESP</port>
                <port>s_axi_CONTROL_BUS_BVALID</port>
                <port>s_axi_CONTROL_BUS_RDATA</port>
                <port>s_axi_CONTROL_BUS_RREADY</port>
                <port>s_axi_CONTROL_BUS_RRESP</port>
                <port>s_axi_CONTROL_BUS_RVALID</port>
                <port>s_axi_CONTROL_BUS_WDATA</port>
                <port>s_axi_CONTROL_BUS_WREADY</port>
                <port>s_axi_CONTROL_BUS_WSTRB</port>
                <port>s_axi_CONTROL_BUS_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="R" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="R" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_CONTROL_BUS:istrm:wstrm:ostrm</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="istrm" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="istrm_">
            <ports>
                <port>istrm_TDATA</port>
                <port>istrm_TDEST</port>
                <port>istrm_TID</port>
                <port>istrm_TKEEP</port>
                <port>istrm_TLAST</port>
                <port>istrm_TREADY</port>
                <port>istrm_TSTRB</port>
                <port>istrm_TUSER</port>
                <port>istrm_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="istrm"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="wstrm" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="wstrm_">
            <ports>
                <port>wstrm_TDATA</port>
                <port>wstrm_TDEST</port>
                <port>wstrm_TID</port>
                <port>wstrm_TKEEP</port>
                <port>wstrm_TLAST</port>
                <port>wstrm_TREADY</port>
                <port>wstrm_TSTRB</port>
                <port>wstrm_TUSER</port>
                <port>wstrm_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="wstrm"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ostrm" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="ostrm_">
            <ports>
                <port>ostrm_TDATA</port>
                <port>ostrm_TDEST</port>
                <port>ostrm_TID</port>
                <port>ostrm_TKEEP</port>
                <port>ostrm_TLAST</port>
                <port>ostrm_TREADY</port>
                <port>ostrm_TSTRB</port>
                <port>ostrm_TUSER</port>
                <port>ostrm_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="ostrm"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="s_axi_CONTROL_BUS">32, 4, , , , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_CONTROL_BUS">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_CONTROL_BUS">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_CONTROL_BUS">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_CONTROL_BUS">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                </table>
            </item>
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="11">Interface, Register Mode, TDATA, TDEST, TID, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="istrm">both, 32, 6, 5, 4, 1, 1, 4, 2, 1, </column>
                    <column name="ostrm">both, 32, 6, 5, 4, 1, 1, 4, 2, 1, </column>
                    <column name="wstrm">both, 32, 6, 5, 4, 1, 1, 4, 2, 1, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="istrm">in, stream&lt;hls::axis&lt;ap_int&lt;32&gt; 2 5 6&gt; 0&gt;&amp;</column>
                    <column name="wstrm">in, stream&lt;hls::axis&lt;ap_int&lt;32&gt; 2 5 6&gt; 0&gt;&amp;</column>
                    <column name="ostrm">out, stream&lt;hls::axis&lt;ap_int&lt;32&gt; 2 5 6&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="istrm">istrm, interface, , </column>
                    <column name="wstrm">wstrm, interface, , </column>
                    <column name="ostrm">ostrm, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="array_partition" location="MNIST/mnist.cpp:8" status="valid" parentFunction="pointwiseconv2d" variable="out_buf" isDirective="0" options="variable=out_buf complete"/>
        <Pragma type="unroll" location="MNIST/mnist.cpp:14" status="valid" parentFunction="pointwiseconv2d" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="MNIST/mnist.cpp:21" status="valid" parentFunction="pointwiseconv2d" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="MNIST/mnist.cpp:36" status="valid" parentFunction="depthwiseconv2d" variable="window_buf" isDirective="0" options="variable=window_buf complete"/>
        <Pragma type="array_partition" location="MNIST/mnist.cpp:37" status="valid" parentFunction="depthwiseconv2d" variable="line_buf" isDirective="0" options="variable=line_buf complete"/>
        <Pragma type="unroll" location="MNIST/mnist.cpp:45" status="valid" parentFunction="depthwiseconv2d" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="MNIST/mnist.cpp:48" status="valid" parentFunction="depthwiseconv2d" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="MNIST/mnist.cpp:52" status="valid" parentFunction="depthwiseconv2d" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="MNIST/mnist.cpp:58" status="valid" parentFunction="depthwiseconv2d" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="MNIST/mnist.cpp:64" status="valid" parentFunction="depthwiseconv2d" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="MNIST/mnist.cpp:67" status="valid" parentFunction="depthwiseconv2d" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="MNIST/mnist.cpp:71" status="valid" parentFunction="depthwiseconv2d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="MNIST/mnist.cpp:76" status="valid" parentFunction="depthwiseconv2d" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="MNIST/mnist.cpp:106" status="valid" parentFunction="depthwiseconv2dfinal" variable="input_buf" isDirective="0" options="variable=input_buf complete"/>
        <Pragma type="interface" location="MNIST/mnist.cpp:193" status="valid" parentFunction="mnist" variable="return" isDirective="0" options="s_axilite port=return bundle=CONTROL_BUS"/>
        <Pragma type="interface" location="MNIST/mnist.cpp:194" status="valid" parentFunction="mnist" variable="istrm" isDirective="0" options="axis port=istrm"/>
        <Pragma type="interface" location="MNIST/mnist.cpp:195" status="valid" parentFunction="mnist" variable="ostrm" isDirective="0" options="axis port=ostrm"/>
        <Pragma type="interface" location="MNIST/mnist.cpp:196" status="valid" parentFunction="mnist" variable="wstrm" isDirective="0" options="axis port=wstrm"/>
        <Pragma type="dataflow" location="MNIST/mnist.cpp:208" status="warning" parentFunction="mnist" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
    </PragmaReport>
</profile>

