Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading technology LEF file at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_tech.lef'…
[INFO ODB-0227] LEF file: /opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_tech.lef, created 19 layers, 70 vias
Reading cell LEF file at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_stdcell.lef'…
[INFO ODB-0227] LEF file: /opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_stdcell.lef, created 84 library cells
Reading top-level netlist at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-22-20/06-yosys-synthesis/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/cons.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Using site height: 3.78 and site width: 0.48…
[INFO] Using relative sizing for the floorplan.
+ initialize_floorplan -site CoreSite -utilization 58 -aspect_ratio 1 -core_space 15.12 15.12 5.76 5.76
[INFO IFP-0001] Added 15 rows of 119 site CoreSite.
[INFO IFP-0030] Inserted 0 tiecells using sg13g2_tielo/L_LO.
[INFO IFP-0030] Inserted 0 tiecells using sg13g2_tiehi/L_HI.
[INFO] Extracting DIE_AREA and CORE_AREA from the floorplan
[INFO] Floorplanned on a die area of 0.0 0.0 69.075 87.795 (µm).
[INFO] Floorplanned on a core area of 5.76 15.12 62.88 71.82 (µm).
Writing metric design__die__bbox: 0.0 0.0 69.075 87.795
Writing metric design__core__bbox: 5.76 15.12 62.88 71.82
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Inverter                                 15      81.65
  Sequential cell                           9     440.90
  Multi-Input combinational cell          153    1398.90
  Total                                   177    1921.45
Writing OpenROAD database to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-22-20/13-openroad-floorplan/DigitalSine.odb'…
Writing netlist to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-22-20/13-openroad-floorplan/DigitalSine.nl.v'…
Writing powered netlist to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-22-20/13-openroad-floorplan/DigitalSine.pnl.v'…
Writing layout to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-22-20/13-openroad-floorplan/DigitalSine.def'…
Writing timing constraints to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-22-20/13-openroad-floorplan/DigitalSine.sdc'…
