<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - syntacore_it/scr1_pipe_ialu.sv</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">syntacore_it</a> - scr1_pipe_ialu.sv<span style="font-size: 80%;"> (source / <a href="scr1_pipe_ialu.sv.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">79</td>
            <td class="headerCovTableEntry">209</td>
            <td class="headerCovTableEntryLo">37.8 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-03-17 04:36:43</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /// Copyright by Syntacore LLC Â© 2016-2021. See LICENSE for details</a>
<a name="2"><span class="lineNum">       2 </span>            : /// @file       &lt;scr1_pipe_ialu.sv&gt;</a>
<a name="3"><span class="lineNum">       3 </span>            : /// @brief      Integer Arithmetic Logic Unit (IALU)</a>
<a name="4"><span class="lineNum">       4 </span>            : ///</a>
<a name="5"><span class="lineNum">       5 </span>            : </a>
<a name="6"><span class="lineNum">       6 </span>            : //-------------------------------------------------------------------------------</a>
<a name="7"><span class="lineNum">       7 </span>            :  //</a>
<a name="8"><span class="lineNum">       8 </span>            :  // Functionality:</a>
<a name="9"><span class="lineNum">       9 </span>            :  // - Performs addition/subtraction and arithmetic and branch comparisons</a>
<a name="10"><span class="lineNum">      10 </span>            :  // - Performs logical operations (AND(I), OR(I), XOR(I))</a>
<a name="11"><span class="lineNum">      11 </span>            :  // - Performs address calculation for branch, jump, DMEM load and store and AUIPC</a>
<a name="12"><span class="lineNum">      12 </span>            :  //   instructions</a>
<a name="13"><span class="lineNum">      13 </span>            :  // - Performs shift operations</a>
<a name="14"><span class="lineNum">      14 </span>            :  // - Performs MUL/DIV operations</a>
<a name="15"><span class="lineNum">      15 </span>            :  //</a>
<a name="16"><span class="lineNum">      16 </span>            :  // Structure:</a>
<a name="17"><span class="lineNum">      17 </span>            :  // - Main adder</a>
<a name="18"><span class="lineNum">      18 </span>            :  // - Address adder</a>
<a name="19"><span class="lineNum">      19 </span>            :  // - Shift logic</a>
<a name="20"><span class="lineNum">      20 </span>            :  // - MUL/DIV logic</a>
<a name="21"><span class="lineNum">      21 </span>            :  // - Output result multiplexer</a>
<a name="22"><span class="lineNum">      22 </span>            :  //</a>
<a name="23"><span class="lineNum">      23 </span>            : //-------------------------------------------------------------------------------</a>
<a name="24"><span class="lineNum">      24 </span>            : </a>
<a name="25"><span class="lineNum">      25 </span>            : /*verilator coverage_on*/</a>
<a name="26"><span class="lineNum">      26 </span>            : `include &quot;scr1_arch_description.svh&quot;</a>
<a name="27"><span class="lineNum">      27 </span>            : `include &quot;scr1_riscv_isa_decoding.svh&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : `include &quot;scr1_search_ms1.svh&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : </a>
<a name="30"><span class="lineNum">      30 </span>            : </a>
<a name="31"><span class="lineNum">      31 </span>            : module scr1_pipe_ialu (</a>
<a name="32"><span class="lineNum">      32 </span>            : `ifdef SCR1_RVM_EXT</a>
<a name="33"><span class="lineNum">      33 </span>            :     // Common</a>
<a name="34"><span class="lineNum">      34 </span><span class="lineNoCov">          0 :     input   logic                           clk,                        // IALU clock</span></a>
<a name="35"><span class="lineNum">      35 </span><span class="lineNoCov">          0 :     input   logic                           rst_n,                      // IALU reset</span></a>
<a name="36"><span class="lineNum">      36 </span><span class="lineNoCov">          0 :     input   logic                           exu2ialu_rvm_cmd_vd_i,      // MUL/DIV command valid</span></a>
<a name="37"><span class="lineNum">      37 </span><span class="lineCov">          1 :     output  logic                           ialu2exu_rvm_res_rdy_o,     // MUL/DIV result ready</span></a>
<a name="38"><span class="lineNum">      38 </span>            : `endif // SCR1_RVM_EXT</a>
<a name="39"><span class="lineNum">      39 </span>            : </a>
<a name="40"><span class="lineNum">      40 </span>            :     // Main adder</a>
<a name="41"><span class="lineNum">      41 </span><span class="lineCov">          2 :     input   logic [`SCR1_XLEN-1:0]          exu2ialu_main_op1_i,        // main ALU 1st operand</span></a>
<a name="42"><span class="lineNum">      42 </span><span class="lineNoCov">          0 :     input   logic [`SCR1_XLEN-1:0]          exu2ialu_main_op2_i,        // main ALU 2nd operand</span></a>
<a name="43"><span class="lineNum">      43 </span><span class="lineNoCov">          0 :     input   type_scr1_ialu_cmd_sel_e        exu2ialu_cmd_i,             // IALU command</span></a>
<a name="44"><span class="lineNum">      44 </span><span class="lineCov">          2 :     output  logic [`SCR1_XLEN-1:0]          ialu2exu_main_res_o,        // main ALU result</span></a>
<a name="45"><span class="lineNum">      45 </span><span class="lineCov">          2 :     output  logic                           ialu2exu_cmp_res_o,         // IALU comparison result</span></a>
<a name="46"><span class="lineNum">      46 </span>            : </a>
<a name="47"><span class="lineNum">      47 </span>            :     // Address adder</a>
<a name="48"><span class="lineNum">      48 </span><span class="lineNoCov">          0 :     input   logic [`SCR1_XLEN-1:0]          exu2ialu_addr_op1_i,        // Address adder 1st operand</span></a>
<a name="49"><span class="lineNum">      49 </span><span class="lineNoCov">          0 :     input   logic [`SCR1_XLEN-1:0]          exu2ialu_addr_op2_i,        // Address adder 2nd operand</span></a>
<a name="50"><span class="lineNum">      50 </span><span class="lineNoCov">          0 :     output  logic [`SCR1_XLEN-1:0]          ialu2exu_addr_res_o         // Address adder result</span></a>
<a name="51"><span class="lineNum">      51 </span>            : );</a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span>            : //-------------------------------------------------------------------------------</a>
<a name="54"><span class="lineNum">      54 </span>            : // Local parameters declaration</a>
<a name="55"><span class="lineNum">      55 </span>            : //-------------------------------------------------------------------------------</a>
<a name="56"><span class="lineNum">      56 </span>            : </a>
<a name="57"><span class="lineNum">      57 </span>            : `ifdef SCR1_RVM_EXT</a>
<a name="58"><span class="lineNum">      58 </span>            :  `ifdef SCR1_FAST_MUL</a>
<a name="59"><span class="lineNum">      59 </span>            : localparam SCR1_MUL_WIDTH     = `SCR1_XLEN;</a>
<a name="60"><span class="lineNum">      60 </span>            : localparam SCR1_MUL_RES_WIDTH = 2 * `SCR1_XLEN;</a>
<a name="61"><span class="lineNum">      61 </span>            : localparam SCR1_MDU_SUM_WIDTH = `SCR1_XLEN + 1;</a>
<a name="62"><span class="lineNum">      62 </span>            :  `else</a>
<a name="63"><span class="lineNum">      63 </span>            : localparam SCR1_MUL_STG_NUM   = 32;</a>
<a name="64"><span class="lineNum">      64 </span>            : localparam SCR1_MUL_WIDTH     = 32 / SCR1_MUL_STG_NUM;</a>
<a name="65"><span class="lineNum">      65 </span>            : localparam SCR1_MUL_CNT_INIT  = 32'b1 &lt;&lt; (`SCR1_XLEN/SCR1_MUL_WIDTH - 2);</a>
<a name="66"><span class="lineNum">      66 </span>            : localparam SCR1_MDU_SUM_WIDTH = `SCR1_XLEN + SCR1_MUL_WIDTH;</a>
<a name="67"><span class="lineNum">      67 </span>            :  `endif // ~SCR1_FAST_MUL</a>
<a name="68"><span class="lineNum">      68 </span>            : localparam SCR1_DIV_WIDTH     = 1;</a>
<a name="69"><span class="lineNum">      69 </span>            : localparam SCR1_DIV_CNT_INIT  = 32'b1 &lt;&lt; (`SCR1_XLEN/SCR1_DIV_WIDTH - 2);</a>
<a name="70"><span class="lineNum">      70 </span>            : `endif // SCR1_RVM_EXT</a>
<a name="71"><span class="lineNum">      71 </span>            : </a>
<a name="72"><span class="lineNum">      72 </span>            : //-------------------------------------------------------------------------------</a>
<a name="73"><span class="lineNum">      73 </span>            : // Local types declaration</a>
<a name="74"><span class="lineNum">      74 </span>            : //-------------------------------------------------------------------------------</a>
<a name="75"><span class="lineNum">      75 </span>            : </a>
<a name="76"><span class="lineNum">      76 </span>            : typedef struct packed {</a>
<a name="77"><span class="lineNum">      77 </span>            :     logic       z;      // Zero</a>
<a name="78"><span class="lineNum">      78 </span>            :     logic       s;      // Sign</a>
<a name="79"><span class="lineNum">      79 </span>            :     logic       o;      // Overflow</a>
<a name="80"><span class="lineNum">      80 </span>            :     logic       c;      // Carry</a>
<a name="81"><span class="lineNum">      81 </span>            : } type_scr1_ialu_flags_s;</a>
<a name="82"><span class="lineNum">      82 </span>            : </a>
<a name="83"><span class="lineNum">      83 </span>            :  `ifdef SCR1_RVM_EXT</a>
<a name="84"><span class="lineNum">      84 </span>            : typedef enum logic [1:0] {</a>
<a name="85"><span class="lineNum">      85 </span>            :     SCR1_IALU_MDU_FSM_IDLE,</a>
<a name="86"><span class="lineNum">      86 </span>            :     SCR1_IALU_MDU_FSM_ITER,</a>
<a name="87"><span class="lineNum">      87 </span>            :     SCR1_IALU_MDU_FSM_CORR</a>
<a name="88"><span class="lineNum">      88 </span>            : } type_scr1_ialu_fsm_state;</a>
<a name="89"><span class="lineNum">      89 </span>            : </a>
<a name="90"><span class="lineNum">      90 </span>            : typedef enum logic [1:0] {</a>
<a name="91"><span class="lineNum">      91 </span>            :    SCR1_IALU_MDU_NONE,</a>
<a name="92"><span class="lineNum">      92 </span>            :    SCR1_IALU_MDU_MUL,</a>
<a name="93"><span class="lineNum">      93 </span>            :    SCR1_IALU_MDU_DIV</a>
<a name="94"><span class="lineNum">      94 </span>            : } type_scr1_ialu_mdu_cmd;</a>
<a name="95"><span class="lineNum">      95 </span>            :  `endif // SCR1_RVM_EXT</a>
<a name="96"><span class="lineNum">      96 </span>            : </a>
<a name="97"><span class="lineNum">      97 </span>            : //-------------------------------------------------------------------------------</a>
<a name="98"><span class="lineNum">      98 </span>            : // Local signals declaration</a>
<a name="99"><span class="lineNum">      99 </span>            : //-------------------------------------------------------------------------------</a>
<a name="100"><span class="lineNum">     100 </span>            : </a>
<a name="101"><span class="lineNum">     101 </span>            : // Main adder signals</a>
<a name="102"><span class="lineNum">     102 </span><span class="lineCov">          3 : logic        [`SCR1_XLEN:0]                 main_sum_res;       // Main adder result</span></a>
<a name="103"><span class="lineNum">     103 </span><span class="lineCov">          6 : type_scr1_ialu_flags_s                      main_sum_flags;     // Main adder flags</span></a>
<a name="104"><span class="lineNum">     104 </span><span class="lineNoCov">          0 : logic                                       main_sum_pos_ovflw; // Main adder positive overflow</span></a>
<a name="105"><span class="lineNum">     105 </span><span class="lineNoCov">          0 : logic                                       main_sum_neg_ovflw; // Main adder negative overflow</span></a>
<a name="106"><span class="lineNum">     106 </span><span class="lineNoCov">          0 : logic                                       main_ops_diff_sgn;  // Main adder operands have different signs</span></a>
<a name="107"><span class="lineNum">     107 </span><span class="lineCov">          1 : logic                                       main_ops_non_zero;  // Both main adder operands are NOT 0</span></a>
<a name="108"><span class="lineNum">     108 </span>            : </a>
<a name="109"><span class="lineNum">     109 </span>            : // Shifter signals</a>
<a name="110"><span class="lineNum">     110 </span><span class="lineCov">          1 : logic                                       ialu_cmd_shft;      // IALU command is shift</span></a>
<a name="111"><span class="lineNum">     111 </span><span class="lineCov">          2 : logic signed [`SCR1_XLEN-1:0]               shft_op1;           // SHIFT operand 1</span></a>
<a name="112"><span class="lineNum">     112 </span><span class="lineNoCov">          0 : logic        [4:0]                          shft_op2;           // SHIFT operand 2</span></a>
<a name="113"><span class="lineNum">     113 </span><span class="lineNoCov">          0 : logic        [1:0]                          shft_cmd;           // SHIFT command: 00 - logical left, 10 - logical right, 11 - arithmetical right</span></a>
<a name="114"><span class="lineNum">     114 </span><span class="lineCov">          2 : logic        [`SCR1_XLEN-1:0]               shft_res;           // SHIFT result</span></a>
<a name="115"><span class="lineNum">     115 </span>            : </a>
<a name="116"><span class="lineNum">     116 </span>            : // MUL/DIV signals</a>
<a name="117"><span class="lineNum">     117 </span>            : `ifdef SCR1_RVM_EXT</a>
<a name="118"><span class="lineNum">     118 </span>            : // MUL/DIV FSM control signals</a>
<a name="119"><span class="lineNum">     119 </span><span class="lineNoCov">          0 : logic                                       mdu_cmd_is_iter;    // MDU Command is iterative</span></a>
<a name="120"><span class="lineNum">     120 </span><span class="lineNoCov">          0 : logic                                       mdu_iter_req;       // Request iterative stage</span></a>
<a name="121"><span class="lineNum">     121 </span><span class="lineNoCov">          0 : logic                                       mdu_iter_rdy;       // Iteration is ready</span></a>
<a name="122"><span class="lineNum">     122 </span><span class="lineNoCov">          0 : logic                                       mdu_corr_req;       // DIV/REM(U) correction request</span></a>
<a name="123"><span class="lineNum">     123 </span><span class="lineNoCov">          0 : logic                                       div_corr_req;       // Correction request for DIV operation</span></a>
<a name="124"><span class="lineNum">     124 </span><span class="lineNoCov">          0 : logic                                       rem_corr_req;       // Correction request for REM(U) operations</span></a>
<a name="125"><span class="lineNum">     125 </span>            : </a>
<a name="126"><span class="lineNum">     126 </span>            : // MUL/DIV FSM signals</a>
<a name="127"><span class="lineNum">     127 </span><span class="lineNoCov">          0 : type_scr1_ialu_fsm_state                    mdu_fsm_ff;         // Current FSM state</span></a>
<a name="128"><span class="lineNum">     128 </span><span class="lineNoCov">          0 : type_scr1_ialu_fsm_state                    mdu_fsm_next;       // Next FSM state</span></a>
<a name="129"><span class="lineNum">     129 </span><span class="lineCov">          1 : logic                                       mdu_fsm_idle;       // MDU FSM is in IDLE state</span></a>
<a name="130"><span class="lineNum">     130 </span>            : `ifdef SCR1_TRGT_SIMULATION</a>
<a name="131"><span class="lineNum">     131 </span>            : logic                                       mdu_fsm_iter;       // MDU FSM is in ITER state</a>
<a name="132"><span class="lineNum">     132 </span>            : `endif // SCR1_TRGT_SIMULATION</a>
<a name="133"><span class="lineNum">     133 </span><span class="lineNoCov">          0 : logic                                       mdu_fsm_corr;       // MDU FSM is in CORR state</span></a>
<a name="134"><span class="lineNum">     134 </span>            : </a>
<a name="135"><span class="lineNum">     135 </span>            : // MDU command signals</a>
<a name="136"><span class="lineNum">     136 </span><span class="lineNoCov">          0 : type_scr1_ialu_mdu_cmd                      mdu_cmd;            // MDU command: 00 - NONE, 01 - MUL,  10 - DIV</span></a>
<a name="137"><span class="lineNum">     137 </span><span class="lineNoCov">          0 : logic                                       mdu_cmd_mul;        // MDU command is MUL(HSU)</span></a>
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 : logic                                       mdu_cmd_div;        // MDU command is DIV(U)/REM(U)</span></a>
<a name="139"><span class="lineNum">     139 </span><span class="lineNoCov">          0 : logic        [1:0]                          mul_cmd;            // MUL command: 00 - MUL,  01 - MULH, 10 - MULHSU, 11 - MULHU</span></a>
<a name="140"><span class="lineNum">     140 </span><span class="lineNoCov">          0 : logic                                       mul_cmd_hi;         // High part of MUL result is requested</span></a>
<a name="141"><span class="lineNum">     141 </span><span class="lineNoCov">          0 : logic        [1:0]                          div_cmd;            // DIV command: 00 - DIV,  01 - DIVU, 10 - REM,    11 - REMU</span></a>
<a name="142"><span class="lineNum">     142 </span><span class="lineCov">          1 : logic                                       div_cmd_div;        // DIV command is DIV</span></a>
<a name="143"><span class="lineNum">     143 </span><span class="lineNoCov">          0 : logic                                       div_cmd_rem;        // DIV command is REM(U)</span></a>
<a name="144"><span class="lineNum">     144 </span>            : </a>
<a name="145"><span class="lineNum">     145 </span>            : // Multiplier signals</a>
<a name="146"><span class="lineNum">     146 </span><span class="lineCov">          1 : logic                                       mul_op1_is_sgn;     // First MUL operand is signed</span></a>
<a name="147"><span class="lineNum">     147 </span><span class="lineCov">          1 : logic                                       mul_op2_is_sgn;     // Second MUL operand is signed</span></a>
<a name="148"><span class="lineNum">     148 </span><span class="lineNoCov">          0 : logic                                       mul_op1_sgn;        // First MUL operand is negative</span></a>
<a name="149"><span class="lineNum">     149 </span><span class="lineNoCov">          0 : logic                                       mul_op2_sgn;        // Second MUL operand is negative</span></a>
<a name="150"><span class="lineNum">     150 </span><span class="lineNoCov">          0 : logic signed [`SCR1_XLEN:0]                 mul_op1;            // MUL operand 1</span></a>
<a name="151"><span class="lineNum">     151 </span><span class="lineNoCov">          0 : logic signed [SCR1_MUL_WIDTH:0]             mul_op2;            // MUL operand 1</span></a>
<a name="152"><span class="lineNum">     152 </span>            :  `ifdef SCR1_FAST_MUL</a>
<a name="153"><span class="lineNum">     153 </span><span class="lineNoCov">          0 : logic signed [SCR1_MUL_RES_WIDTH-1:0]       mul_res;            // MUL result</span></a>
<a name="154"><span class="lineNum">     154 </span>            :  `else // ~SCR1_FAST_MUL</a>
<a name="155"><span class="lineNum">     155 </span>            : logic signed [SCR1_MDU_SUM_WIDTH:0]         mul_part_prod;</a>
<a name="156"><span class="lineNum">     156 </span>            : logic        [`SCR1_XLEN-1:0]               mul_res_hi;</a>
<a name="157"><span class="lineNum">     157 </span>            : logic        [`SCR1_XLEN-1:0]               mul_res_lo;</a>
<a name="158"><span class="lineNum">     158 </span>            :  `endif // ~SCR1_FAST_MUL</a>
<a name="159"><span class="lineNum">     159 </span>            : </a>
<a name="160"><span class="lineNum">     160 </span>            : // Divisor signals</a>
<a name="161"><span class="lineNum">     161 </span><span class="lineCov">          1 : logic                                       div_ops_are_sgn;</span></a>
<a name="162"><span class="lineNum">     162 </span><span class="lineNoCov">          0 : logic                                       div_op1_is_neg;</span></a>
<a name="163"><span class="lineNum">     163 </span><span class="lineNoCov">          0 : logic                                       div_op2_is_neg;</span></a>
<a name="164"><span class="lineNum">     164 </span><span class="lineNoCov">          0 : logic                                       div_res_rem_c;</span></a>
<a name="165"><span class="lineNum">     165 </span><span class="lineNoCov">          0 : logic        [`SCR1_XLEN-1:0]               div_res_rem;</span></a>
<a name="166"><span class="lineNum">     166 </span><span class="lineNoCov">          0 : logic        [`SCR1_XLEN-1:0]               div_res_quo;</span></a>
<a name="167"><span class="lineNum">     167 </span><span class="lineNoCov">          0 : logic                                       div_quo_bit;</span></a>
<a name="168"><span class="lineNum">     168 </span><span class="lineNoCov">          0 : logic                                       div_dvdnd_lo_upd;</span></a>
<a name="169"><span class="lineNum">     169 </span><span class="lineNoCov">          0 : logic        [`SCR1_XLEN-1:0]               div_dvdnd_lo_ff;</span></a>
<a name="170"><span class="lineNum">     170 </span><span class="lineNoCov">          0 : logic        [`SCR1_XLEN-1:0]               div_dvdnd_lo_next;</span></a>
<a name="171"><span class="lineNum">     171 </span>            : </a>
<a name="172"><span class="lineNum">     172 </span>            : // MDU adder signals</a>
<a name="173"><span class="lineNum">     173 </span><span class="lineNoCov">          0 : logic                                       mdu_sum_sub;        // MDU adder operation: 0 - add, 1 - sub</span></a>
<a name="174"><span class="lineNum">     174 </span><span class="lineNoCov">          0 : logic signed [SCR1_MDU_SUM_WIDTH-1:0]       mdu_sum_op1;        // MDU adder operand 1</span></a>
<a name="175"><span class="lineNum">     175 </span><span class="lineNoCov">          0 : logic signed [SCR1_MDU_SUM_WIDTH-1:0]       mdu_sum_op2;        // MDU adder operand 2</span></a>
<a name="176"><span class="lineNum">     176 </span><span class="lineNoCov">          0 : logic signed [SCR1_MDU_SUM_WIDTH-1:0]       mdu_sum_res;        // MDU adder result</span></a>
<a name="177"><span class="lineNum">     177 </span>            : </a>
<a name="178"><span class="lineNum">     178 </span>            : // MDU iteration counter signals</a>
<a name="179"><span class="lineNum">     179 </span><span class="lineNoCov">          0 : logic                                       mdu_iter_cnt_en;</span></a>
<a name="180"><span class="lineNum">     180 </span><span class="lineNoCov">          0 : logic        [`SCR1_XLEN-1:0]               mdu_iter_cnt;</span></a>
<a name="181"><span class="lineNum">     181 </span><span class="lineNoCov">          0 : logic        [`SCR1_XLEN-1:0]               mdu_iter_cnt_next;</span></a>
<a name="182"><span class="lineNum">     182 </span>            : </a>
<a name="183"><span class="lineNum">     183 </span>            : // Intermediate results registers</a>
<a name="184"><span class="lineNum">     184 </span><span class="lineNoCov">          0 : logic                                       mdu_res_upd;</span></a>
<a name="185"><span class="lineNum">     185 </span><span class="lineNoCov">          0 : logic                                       mdu_res_c_ff;</span></a>
<a name="186"><span class="lineNum">     186 </span><span class="lineNoCov">          0 : logic                                       mdu_res_c_next;</span></a>
<a name="187"><span class="lineNum">     187 </span><span class="lineNoCov">          0 : logic        [`SCR1_XLEN-1:0]               mdu_res_hi_ff;</span></a>
<a name="188"><span class="lineNum">     188 </span><span class="lineNoCov">          0 : logic        [`SCR1_XLEN-1:0]               mdu_res_hi_next;</span></a>
<a name="189"><span class="lineNum">     189 </span><span class="lineNoCov">          0 : logic        [`SCR1_XLEN-1:0]               mdu_res_lo_ff;</span></a>
<a name="190"><span class="lineNum">     190 </span><span class="lineNoCov">          0 : logic        [`SCR1_XLEN-1:0]               mdu_res_lo_next;</span></a>
<a name="191"><span class="lineNum">     191 </span>            : `endif // SCR1_RVM_EXT</a>
<a name="192"><span class="lineNum">     192 </span>            : </a>
<a name="193"><span class="lineNum">     193 </span>            : //-------------------------------------------------------------------------------</a>
<a name="194"><span class="lineNum">     194 </span>            : // Main adder</a>
<a name="195"><span class="lineNum">     195 </span>            : //-------------------------------------------------------------------------------</a>
<a name="196"><span class="lineNum">     196 </span>            : //</a>
<a name="197"><span class="lineNum">     197 </span>            :  // Main adder is used for the following types of operations:</a>
<a name="198"><span class="lineNum">     198 </span>            :  // - Addition/subtraction          (ADD/ADDI/SUB)</a>
<a name="199"><span class="lineNum">     199 </span>            :  // - Branch comparisons            (BEQ/BNE/BLT(U)/BGE(U))</a>
<a name="200"><span class="lineNum">     200 </span>            :  // - Arithmetic comparisons        (SLT(U)/SLTI(U))</a>
<a name="201"><span class="lineNum">     201 </span>            : //</a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span>            : // Carry out (MSB of main_sum_res) is evaluated correctly because the result</a>
<a name="204"><span class="lineNum">     204 </span>            : // width equals to the maximum width of both the right-hand and left-hand side variables</a>
<a name="205"><span class="lineNum">     205 </span><span class="lineCov">          1 : always_comb begin</span></a>
<a name="206"><span class="lineNum">     206 </span><span class="lineCov">          1 :     main_sum_res = (exu2ialu_cmd_i != SCR1_IALU_CMD_ADD)</span></a>
<a name="207"><span class="lineNum">     207 </span><span class="lineCov">          1 :                  ? ({1'b0, exu2ialu_main_op1_i} - {1'b0, exu2ialu_main_op2_i})   // Subtraction and comparison</span></a>
<a name="208"><span class="lineNum">     208 </span><span class="lineCov">          1 :                  : ({1'b0, exu2ialu_main_op1_i} + {1'b0, exu2ialu_main_op2_i});  // Addition</span></a>
<a name="209"><span class="lineNum">     209 </span>            : </a>
<a name="210"><span class="lineNum">     210 </span><span class="lineCov">          1 :     main_sum_pos_ovflw = ~exu2ialu_main_op1_i[`SCR1_XLEN-1]</span></a>
<a name="211"><span class="lineNum">     211 </span><span class="lineCov">          1 :                        &amp;  exu2ialu_main_op2_i[`SCR1_XLEN-1]</span></a>
<a name="212"><span class="lineNum">     212 </span><span class="lineCov">          1 :                        &amp;  main_sum_res[`SCR1_XLEN-1];</span></a>
<a name="213"><span class="lineNum">     213 </span><span class="lineCov">          1 :     main_sum_neg_ovflw =  exu2ialu_main_op1_i[`SCR1_XLEN-1]</span></a>
<a name="214"><span class="lineNum">     214 </span><span class="lineCov">          1 :                        &amp; ~exu2ialu_main_op2_i[`SCR1_XLEN-1]</span></a>
<a name="215"><span class="lineNum">     215 </span><span class="lineCov">          1 :                        &amp; ~main_sum_res[`SCR1_XLEN-1];</span></a>
<a name="216"><span class="lineNum">     216 </span>            : </a>
<a name="217"><span class="lineNum">     217 </span>            :     // FLAGS1 - flags for comparison (result of subtraction)</a>
<a name="218"><span class="lineNum">     218 </span><span class="lineCov">          1 :     main_sum_flags.c = main_sum_res[`SCR1_XLEN];</span></a>
<a name="219"><span class="lineNum">     219 </span><span class="lineCov">          1 :     main_sum_flags.z = ~|main_sum_res[`SCR1_XLEN-1:0];</span></a>
<a name="220"><span class="lineNum">     220 </span><span class="lineCov">          1 :     main_sum_flags.s = main_sum_res[`SCR1_XLEN-1];</span></a>
<a name="221"><span class="lineNum">     221 </span><span class="lineCov">          1 :     main_sum_flags.o = main_sum_pos_ovflw | main_sum_neg_ovflw;</span></a>
<a name="222"><span class="lineNum">     222 </span>            : end</a>
<a name="223"><span class="lineNum">     223 </span>            : </a>
<a name="224"><span class="lineNum">     224 </span>            : //-------------------------------------------------------------------------------</a>
<a name="225"><span class="lineNum">     225 </span>            : // Address adder</a>
<a name="226"><span class="lineNum">     226 </span>            : //-------------------------------------------------------------------------------</a>
<a name="227"><span class="lineNum">     227 </span>            : //</a>
<a name="228"><span class="lineNum">     228 </span>            :  // Additional adder is used for the following types of operations:</a>
<a name="229"><span class="lineNum">     229 </span>            :  // - PC-based address calculation          (AUIPC)</a>
<a name="230"><span class="lineNum">     230 </span>            :  // - IMEM branch address calculation       (BEQ/BNE/BLT(U)/BGE(U))</a>
<a name="231"><span class="lineNum">     231 </span>            :  // - IMEM jump address calculation         (JAL/JALR)</a>
<a name="232"><span class="lineNum">     232 </span>            :  // - DMEM load address calculation         (LB(U)/LH(U)/LW)</a>
<a name="233"><span class="lineNum">     233 </span>            :  // - DMEM store address calculation        (SB/SH/SW)</a>
<a name="234"><span class="lineNum">     234 </span>            : //</a>
<a name="235"><span class="lineNum">     235 </span>            : assign ialu2exu_addr_res_o = exu2ialu_addr_op1_i + exu2ialu_addr_op2_i;</a>
<a name="236"><span class="lineNum">     236 </span>            : //-------------------------------------------------------------------------------</a>
<a name="237"><span class="lineNum">     237 </span>            : // Shift logic</a>
<a name="238"><span class="lineNum">     238 </span>            : //-------------------------------------------------------------------------------</a>
<a name="239"><span class="lineNum">     239 </span>            :  //</a>
<a name="240"><span class="lineNum">     240 </span>            :  // Shift logic supports the following types of shift operations:</a>
<a name="241"><span class="lineNum">     241 </span>            :  // - Logical left shift      (SLLI/SLL)</a>
<a name="242"><span class="lineNum">     242 </span>            :  // - Logical right shift     (SRLI/SRL)</a>
<a name="243"><span class="lineNum">     243 </span>            :  // - Arithmetic right shift  (SRAI/SRA)</a>
<a name="244"><span class="lineNum">     244 </span>            : //</a>
<a name="245"><span class="lineNum">     245 </span>            : </a>
<a name="246"><span class="lineNum">     246 </span>            : assign ialu_cmd_shft = (exu2ialu_cmd_i == SCR1_IALU_CMD_SLL)</a>
<a name="247"><span class="lineNum">     247 </span>            :                      | (exu2ialu_cmd_i == SCR1_IALU_CMD_SRL)</a>
<a name="248"><span class="lineNum">     248 </span>            :                      | (exu2ialu_cmd_i == SCR1_IALU_CMD_SRA);</a>
<a name="249"><span class="lineNum">     249 </span>            : assign shft_cmd      = ialu_cmd_shft</a>
<a name="250"><span class="lineNum">     250 </span>            :                      ? {(exu2ialu_cmd_i != SCR1_IALU_CMD_SLL),</a>
<a name="251"><span class="lineNum">     251 </span>            :                         (exu2ialu_cmd_i == SCR1_IALU_CMD_SRA)}</a>
<a name="252"><span class="lineNum">     252 </span>            :                      : 2'b00;</a>
<a name="253"><span class="lineNum">     253 </span>            : </a>
<a name="254"><span class="lineNum">     254 </span><span class="lineCov">          1 : always_comb begin</span></a>
<a name="255"><span class="lineNum">     255 </span><span class="lineCov">          1 :     shft_op1 = exu2ialu_main_op1_i;</span></a>
<a name="256"><span class="lineNum">     256 </span><span class="lineCov">          1 :     shft_op2 = exu2ialu_main_op2_i[4:0];</span></a>
<a name="257"><span class="lineNum">     257 </span><span class="lineCov">          1 :     case (shft_cmd)</span></a>
<a name="258"><span class="lineNum">     258 </span><span class="lineNoCov">          0 :         2'b10   : shft_res = shft_op1  &gt;&gt; shft_op2;</span></a>
<a name="259"><span class="lineNum">     259 </span><span class="lineNoCov">          0 :         2'b11   : shft_res = shft_op1 &gt;&gt;&gt; shft_op2;</span></a>
<a name="260"><span class="lineNum">     260 </span><span class="lineCov">         46 :         default : shft_res = shft_op1  &lt;&lt; shft_op2;</span></a>
<a name="261"><span class="lineNum">     261 </span>            :     endcase</a>
<a name="262"><span class="lineNum">     262 </span>            : end</a>
<a name="263"><span class="lineNum">     263 </span>            : </a>
<a name="264"><span class="lineNum">     264 </span>            : `ifdef SCR1_RVM_EXT</a>
<a name="265"><span class="lineNum">     265 </span>            : //-------------------------------------------------------------------------------</a>
<a name="266"><span class="lineNum">     266 </span>            : // MUL/DIV logic</a>
<a name="267"><span class="lineNum">     267 </span>            : //-------------------------------------------------------------------------------</a>
<a name="268"><span class="lineNum">     268 </span>            : //</a>
<a name="269"><span class="lineNum">     269 </span>            :  // MUL/DIV instructions use the following functional units:</a>
<a name="270"><span class="lineNum">     270 </span>            :  // - MUL/DIV FSM control logic, including iteration number counter</a>
<a name="271"><span class="lineNum">     271 </span>            :  // - MUL/DIV FSM</a>
<a name="272"><span class="lineNum">     272 </span>            :  // - MUL logic</a>
<a name="273"><span class="lineNum">     273 </span>            :  // - DIV logic</a>
<a name="274"><span class="lineNum">     274 </span>            :  // - MDU adder to produce an intermediate result</a>
<a name="275"><span class="lineNum">     275 </span>            :  // - 2 registers to save the intermediate result (shared between MUL and DIV</a>
<a name="276"><span class="lineNum">     276 </span>            :  //   operations)</a>
<a name="277"><span class="lineNum">     277 </span>            : //</a>
<a name="278"><span class="lineNum">     278 </span>            : </a>
<a name="279"><span class="lineNum">     279 </span>            : //-------------------------------------------------------------------------------</a>
<a name="280"><span class="lineNum">     280 </span>            : // MUL/DIV FSM Control logic</a>
<a name="281"><span class="lineNum">     281 </span>            : //-------------------------------------------------------------------------------</a>
<a name="282"><span class="lineNum">     282 </span>            : </a>
<a name="283"><span class="lineNum">     283 </span>            : assign mdu_cmd_div = (exu2ialu_cmd_i == SCR1_IALU_CMD_DIV)</a>
<a name="284"><span class="lineNum">     284 </span>            :                    | (exu2ialu_cmd_i == SCR1_IALU_CMD_DIVU)</a>
<a name="285"><span class="lineNum">     285 </span>            :                    | (exu2ialu_cmd_i == SCR1_IALU_CMD_REM)</a>
<a name="286"><span class="lineNum">     286 </span>            :                    | (exu2ialu_cmd_i == SCR1_IALU_CMD_REMU);</a>
<a name="287"><span class="lineNum">     287 </span>            : assign mdu_cmd_mul = (exu2ialu_cmd_i == SCR1_IALU_CMD_MUL)</a>
<a name="288"><span class="lineNum">     288 </span>            :                    | (exu2ialu_cmd_i == SCR1_IALU_CMD_MULH)</a>
<a name="289"><span class="lineNum">     289 </span>            :                    | (exu2ialu_cmd_i == SCR1_IALU_CMD_MULHU)</a>
<a name="290"><span class="lineNum">     290 </span>            :                    | (exu2ialu_cmd_i == SCR1_IALU_CMD_MULHSU);</a>
<a name="291"><span class="lineNum">     291 </span>            : </a>
<a name="292"><span class="lineNum">     292 </span>            : assign mdu_cmd     = mdu_cmd_div ? SCR1_IALU_MDU_DIV</a>
<a name="293"><span class="lineNum">     293 </span>            :                    : mdu_cmd_mul ? SCR1_IALU_MDU_MUL</a>
<a name="294"><span class="lineNum">     294 </span>            :                                  : SCR1_IALU_MDU_NONE;</a>
<a name="295"><span class="lineNum">     295 </span>            : </a>
<a name="296"><span class="lineNum">     296 </span>            : assign main_ops_non_zero = |exu2ialu_main_op1_i &amp; |exu2ialu_main_op2_i;</a>
<a name="297"><span class="lineNum">     297 </span>            : assign main_ops_diff_sgn = exu2ialu_main_op1_i[`SCR1_XLEN-1]</a>
<a name="298"><span class="lineNum">     298 </span>            :                          ^ exu2ialu_main_op2_i[`SCR1_XLEN-1];</a>
<a name="299"><span class="lineNum">     299 </span>            : </a>
<a name="300"><span class="lineNum">     300 </span>            :  `ifdef SCR1_FAST_MUL</a>
<a name="301"><span class="lineNum">     301 </span>            :     assign mdu_cmd_is_iter = mdu_cmd_div;</a>
<a name="302"><span class="lineNum">     302 </span>            :  `else // ~SCR1_FAST_MUL</a>
<a name="303"><span class="lineNum">     303 </span>            :     assign mdu_cmd_is_iter = mdu_cmd_mul | mdu_cmd_div;</a>
<a name="304"><span class="lineNum">     304 </span>            :  `endif // ~SCR1_FAST_MUL</a>
<a name="305"><span class="lineNum">     305 </span>            : </a>
<a name="306"><span class="lineNum">     306 </span>            : assign mdu_iter_req = mdu_cmd_is_iter ? (main_ops_non_zero &amp; mdu_fsm_idle) : 1'b0;</a>
<a name="307"><span class="lineNum">     307 </span>            : assign mdu_iter_rdy = mdu_iter_cnt[0];</a>
<a name="308"><span class="lineNum">     308 </span>            : </a>
<a name="309"><span class="lineNum">     309 </span>            : assign div_cmd_div = (div_cmd == 2'b00);</a>
<a name="310"><span class="lineNum">     310 </span>            : assign div_cmd_rem = div_cmd[1];</a>
<a name="311"><span class="lineNum">     311 </span>            : </a>
<a name="312"><span class="lineNum">     312 </span>            : // Correction request signals</a>
<a name="313"><span class="lineNum">     313 </span>            : assign div_corr_req = div_cmd_div &amp; main_ops_diff_sgn;</a>
<a name="314"><span class="lineNum">     314 </span>            : assign rem_corr_req = div_cmd_rem &amp; |div_res_rem &amp; (div_op1_is_neg ^ div_res_rem_c);</a>
<a name="315"><span class="lineNum">     315 </span>            : assign mdu_corr_req = mdu_cmd_div &amp; (div_corr_req | rem_corr_req);</a>
<a name="316"><span class="lineNum">     316 </span>            : </a>
<a name="317"><span class="lineNum">     317 </span>            : // MDU iteration counter</a>
<a name="318"><span class="lineNum">     318 </span>            : //------------------------------------------------------------------------------</a>
<a name="319"><span class="lineNum">     319 </span>            : </a>
<a name="320"><span class="lineNum">     320 </span>            : assign mdu_iter_cnt_en = exu2ialu_rvm_cmd_vd_i &amp; ~ialu2exu_rvm_res_rdy_o;</a>
<a name="321"><span class="lineNum">     321 </span>            : </a>
<a name="322"><span class="lineNum">     322 </span><span class="lineNoCov">          0 : always_ff @(posedge clk) begin</span></a>
<a name="323"><span class="lineNum">     323 </span><span class="lineNoCov">          0 :     if (mdu_iter_cnt_en) begin</span></a>
<a name="324"><span class="lineNum">     324 </span><span class="lineNoCov">          0 :         mdu_iter_cnt &lt;= mdu_iter_cnt_next;</span></a>
<a name="325"><span class="lineNum">     325 </span>            :     end</a>
<a name="326"><span class="lineNum">     326 </span>            : end</a>
<a name="327"><span class="lineNum">     327 </span>            : </a>
<a name="328"><span class="lineNum">     328 </span>            : assign mdu_iter_cnt_next = ~mdu_fsm_idle ? mdu_iter_cnt &gt;&gt; 1</a>
<a name="329"><span class="lineNum">     329 </span>            :                          : mdu_cmd_div   ? SCR1_DIV_CNT_INIT</a>
<a name="330"><span class="lineNum">     330 </span>            :  `ifndef SCR1_FAST_MUL</a>
<a name="331"><span class="lineNum">     331 </span>            :                          : mdu_cmd_mul   ? SCR1_MUL_CNT_INIT</a>
<a name="332"><span class="lineNum">     332 </span>            :  `endif // ~SCR1_FAST_MUL</a>
<a name="333"><span class="lineNum">     333 </span>            :                                          : mdu_iter_cnt;</a>
<a name="334"><span class="lineNum">     334 </span>            : </a>
<a name="335"><span class="lineNum">     335 </span>            : //-------------------------------------------------------------------------------</a>
<a name="336"><span class="lineNum">     336 </span>            : // MUL/DIV FSM</a>
<a name="337"><span class="lineNum">     337 </span>            : //-------------------------------------------------------------------------------</a>
<a name="338"><span class="lineNum">     338 </span>            : </a>
<a name="339"><span class="lineNum">     339 </span><span class="lineNoCov">          0 : always_ff @(posedge clk, negedge rst_n) begin</span></a>
<a name="340"><span class="lineNum">     340 </span><span class="lineNoCov">          0 :     if (~rst_n) begin</span></a>
<a name="341"><span class="lineNum">     341 </span><span class="lineNoCov">          0 :         mdu_fsm_ff &lt;= SCR1_IALU_MDU_FSM_IDLE;</span></a>
<a name="342"><span class="lineNum">     342 </span><span class="lineNoCov">          0 :     end else begin</span></a>
<a name="343"><span class="lineNum">     343 </span><span class="lineNoCov">          0 :         mdu_fsm_ff &lt;= mdu_fsm_next;</span></a>
<a name="344"><span class="lineNum">     344 </span>            :     end</a>
<a name="345"><span class="lineNum">     345 </span>            : end</a>
<a name="346"><span class="lineNum">     346 </span>            : /* verilator lint_off CASEINCOMPLETE */</a>
<a name="347"><span class="lineNum">     347 </span><span class="lineCov">          1 : always_comb begin</span></a>
<a name="348"><span class="lineNum">     348 </span><span class="lineCov">          1 :     mdu_fsm_next = SCR1_IALU_MDU_FSM_IDLE;</span></a>
<a name="349"><span class="lineNum">     349 </span>            : </a>
<a name="350"><span class="lineNum">     350 </span><span class="lineCov">         46 :     if (exu2ialu_rvm_cmd_vd_i) begin</span></a>
<a name="351"><span class="lineNum">     351 </span><span class="lineNoCov">          0 :         case (mdu_fsm_ff)</span></a>
<a name="352"><span class="lineNum">     352 </span><span class="lineNoCov">          0 :             SCR1_IALU_MDU_FSM_IDLE : begin</span></a>
<a name="353"><span class="lineNum">     353 </span><span class="lineNoCov">          0 :                 mdu_fsm_next = mdu_iter_req  ? SCR1_IALU_MDU_FSM_ITER</span></a>
<a name="354"><span class="lineNum">     354 </span><span class="lineNoCov">          0 :                                              : SCR1_IALU_MDU_FSM_IDLE;</span></a>
<a name="355"><span class="lineNum">     355 </span>            :             end</a>
<a name="356"><span class="lineNum">     356 </span><span class="lineNoCov">          0 :             SCR1_IALU_MDU_FSM_ITER : begin</span></a>
<a name="357"><span class="lineNum">     357 </span><span class="lineNoCov">          0 :                 mdu_fsm_next = ~mdu_iter_rdy ? SCR1_IALU_MDU_FSM_ITER</span></a>
<a name="358"><span class="lineNum">     358 </span><span class="lineNoCov">          0 :                              : mdu_corr_req  ? SCR1_IALU_MDU_FSM_CORR</span></a>
<a name="359"><span class="lineNum">     359 </span><span class="lineNoCov">          0 :                                              : SCR1_IALU_MDU_FSM_IDLE;</span></a>
<a name="360"><span class="lineNum">     360 </span>            :             end</a>
<a name="361"><span class="lineNum">     361 </span><span class="lineNoCov">          0 :             SCR1_IALU_MDU_FSM_CORR : begin</span></a>
<a name="362"><span class="lineNum">     362 </span><span class="lineNoCov">          0 :                 mdu_fsm_next = SCR1_IALU_MDU_FSM_IDLE;</span></a>
<a name="363"><span class="lineNum">     363 </span>            :             end</a>
<a name="364"><span class="lineNum">     364 </span>            :         endcase</a>
<a name="365"><span class="lineNum">     365 </span>            :     end</a>
<a name="366"><span class="lineNum">     366 </span>            : end</a>
<a name="367"><span class="lineNum">     367 </span>            : </a>
<a name="368"><span class="lineNum">     368 </span>            : assign mdu_fsm_idle = (mdu_fsm_ff == SCR1_IALU_MDU_FSM_IDLE);</a>
<a name="369"><span class="lineNum">     369 </span>            : `ifdef SCR1_TRGT_SIMULATION</a>
<a name="370"><span class="lineNum">     370 </span>            : assign mdu_fsm_iter = (mdu_fsm_ff == SCR1_IALU_MDU_FSM_ITER);</a>
<a name="371"><span class="lineNum">     371 </span>            : `endif // SCR1_TRGT_SIMULATION</a>
<a name="372"><span class="lineNum">     372 </span>            : assign mdu_fsm_corr = (mdu_fsm_ff == SCR1_IALU_MDU_FSM_CORR);</a>
<a name="373"><span class="lineNum">     373 </span>            : </a>
<a name="374"><span class="lineNum">     374 </span>            : //-------------------------------------------------------------------------------</a>
<a name="375"><span class="lineNum">     375 </span>            : // Multiplier logic</a>
<a name="376"><span class="lineNum">     376 </span>            : //-------------------------------------------------------------------------------</a>
<a name="377"><span class="lineNum">     377 </span>            : //</a>
<a name="378"><span class="lineNum">     378 </span>            :  // Multiplication has 2 options: fast (1 cycle) and Radix-2 (32 cycles) multiplication.</a>
<a name="379"><span class="lineNum">     379 </span>            :  //</a>
<a name="380"><span class="lineNum">     380 </span>            :  // 1. Fast multiplication uses the straightforward approach when 2 operands are</a>
<a name="381"><span class="lineNum">     381 </span>            :  // multiplied in one cycle</a>
<a name="382"><span class="lineNum">     382 </span>            :  //</a>
<a name="383"><span class="lineNum">     383 </span>            :  // 2. Radix-2 multiplication uses 2 registers (high and low part of multiplication)</a>
<a name="384"><span class="lineNum">     384 </span>            :  //</a>
<a name="385"><span class="lineNum">     385 </span>            :  // Radix-2 algorithm:</a>
<a name="386"><span class="lineNum">     386 </span>            :  // 1. Initialize registers</a>
<a name="387"><span class="lineNum">     387 </span>            :  // 2. Create a partial product by multiplying multiplicand by the LSB of multiplier</a>
<a name="388"><span class="lineNum">     388 </span>            :  // 3. Add the partial product to the previous (intermediate) value of multiplication</a>
<a name="389"><span class="lineNum">     389 </span>            :  //    result (stored into high and low parts of multiplication result register)</a>
<a name="390"><span class="lineNum">     390 </span>            :  // 4. Shift the low part of multiplication result register right</a>
<a name="391"><span class="lineNum">     391 </span>            :  // 4. Store the addition result into the high part of multiplication result register</a>
<a name="392"><span class="lineNum">     392 </span>            :  // 6. If iteration is not ready, go to step 2. Otherwise multiplication is done</a>
<a name="393"><span class="lineNum">     393 </span>            :  //</a>
<a name="394"><span class="lineNum">     394 </span>            : //</a>
<a name="395"><span class="lineNum">     395 </span>            : </a>
<a name="396"><span class="lineNum">     396 </span>            : assign mul_cmd  = {((exu2ialu_cmd_i == SCR1_IALU_CMD_MULHU) | (exu2ialu_cmd_i == SCR1_IALU_CMD_MULHSU)),</a>
<a name="397"><span class="lineNum">     397 </span>            :                    ((exu2ialu_cmd_i == SCR1_IALU_CMD_MULHU) | (exu2ialu_cmd_i == SCR1_IALU_CMD_MULH))};</a>
<a name="398"><span class="lineNum">     398 </span>            : </a>
<a name="399"><span class="lineNum">     399 </span>            : assign mul_cmd_hi     = |mul_cmd;</a>
<a name="400"><span class="lineNum">     400 </span>            : assign mul_op1_is_sgn = ~&amp;mul_cmd;</a>
<a name="401"><span class="lineNum">     401 </span>            : assign mul_op2_is_sgn = ~mul_cmd[1];</a>
<a name="402"><span class="lineNum">     402 </span>            : assign mul_op1_sgn    = mul_op1_is_sgn &amp; exu2ialu_main_op1_i[`SCR1_XLEN-1];</a>
<a name="403"><span class="lineNum">     403 </span>            : assign mul_op2_sgn    = mul_op2_is_sgn &amp; exu2ialu_main_op2_i[`SCR1_XLEN-1];</a>
<a name="404"><span class="lineNum">     404 </span>            : </a>
<a name="405"><span class="lineNum">     405 </span>            : `ifdef SCR1_FAST_MUL</a>
<a name="406"><span class="lineNum">     406 </span>            : assign mul_op1 = mdu_cmd_mul ? $signed({mul_op1_sgn, exu2ialu_main_op1_i}) : '0;</a>
<a name="407"><span class="lineNum">     407 </span>            : assign mul_op2 = mdu_cmd_mul ? $signed({mul_op2_sgn, exu2ialu_main_op2_i}) : '0;</a>
<a name="408"><span class="lineNum">     408 </span>            : assign mul_res = mdu_cmd_mul ? mul_op1 * mul_op2                           : $signed({64{1'b0}});</a>
<a name="409"><span class="lineNum">     409 </span>            : `else // ~SCR1_FAST_MUL</a>
<a name="410"><span class="lineNum">     410 </span>            : assign mul_op1 = mdu_cmd_mul  ? $signed({mul_op1_sgn, exu2ialu_main_op1_i}) : '0;</a>
<a name="411"><span class="lineNum">     411 </span>            : assign mul_op2 = ~mdu_cmd_mul ? '0</a>
<a name="412"><span class="lineNum">     412 </span>            :                : mdu_fsm_idle ? $signed({1'b0, exu2ialu_main_op2_i[SCR1_MUL_WIDTH-1:0]})</a>
<a name="413"><span class="lineNum">     413 </span>            :                               : $signed({(mdu_iter_cnt[0] &amp; mul_op2_is_sgn &amp; mdu_res_lo_ff[SCR1_MUL_WIDTH-1]),</a>
<a name="414"><span class="lineNum">     414 </span>            :                                           mdu_res_lo_ff[SCR1_MUL_WIDTH-1:0]});</a>
<a name="415"><span class="lineNum">     415 </span>            : </a>
<a name="416"><span class="lineNum">     416 </span>            : assign mul_part_prod            = mdu_cmd_mul  ? mul_op1 * mul_op2 : $signed('0);</a>
<a name="417"><span class="lineNum">     417 </span>            : assign {mul_res_hi, mul_res_lo} = ~mdu_cmd_mul ? '0</a>
<a name="418"><span class="lineNum">     418 </span>            :                                 : mdu_fsm_idle ? ({mdu_sum_res, exu2ialu_main_op2_i[`SCR1_XLEN-1:SCR1_MUL_WIDTH]})</a>
<a name="419"><span class="lineNum">     419 </span>            :                                                : ({mdu_sum_res, mdu_res_lo_ff[`SCR1_XLEN-1:SCR1_MUL_WIDTH]});</a>
<a name="420"><span class="lineNum">     420 </span>            : `endif // ~SCR1_FAST_MUL</a>
<a name="421"><span class="lineNum">     421 </span>            : </a>
<a name="422"><span class="lineNum">     422 </span>            : //-------------------------------------------------------------------------------</a>
<a name="423"><span class="lineNum">     423 </span>            : // Divider logic</a>
<a name="424"><span class="lineNum">     424 </span>            : //-------------------------------------------------------------------------------</a>
<a name="425"><span class="lineNum">     425 </span>            : //</a>
<a name="426"><span class="lineNum">     426 </span>            :  // Division uses a non-restoring algorithm. 3 registers are used:</a>
<a name="427"><span class="lineNum">     427 </span>            :  // - Remainder register</a>
<a name="428"><span class="lineNum">     428 </span>            :  // - Quotient register</a>
<a name="429"><span class="lineNum">     429 </span>            :  // - Dividend low part register (for corner case quotient bit calculation)</a>
<a name="430"><span class="lineNum">     430 </span>            :  //</a>
<a name="431"><span class="lineNum">     431 </span>            :  // Algorithm:</a>
<a name="432"><span class="lineNum">     432 </span>            :  // 1. Initialize registers</a>
<a name="433"><span class="lineNum">     433 </span>            :  // 2. Shift remainder and dividend low part registers left</a>
<a name="434"><span class="lineNum">     434 </span>            :  // 3. Compare remainder register with the divisor (taking previous quotient bit</a>
<a name="435"><span class="lineNum">     435 </span>            :  //    and operands signs into account) and calculate quotient bit based on the</a>
<a name="436"><span class="lineNum">     436 </span>            :  //    comparison results</a>
<a name="437"><span class="lineNum">     437 </span>            :  // 4. Shift quotient register left, append quotient bit to the quotient register</a>
<a name="438"><span class="lineNum">     438 </span>            :  // 5. If iteration is not ready, go to step 2. Otherwise go to step 6</a>
<a name="439"><span class="lineNum">     439 </span>            :  // 6. Do correction if necessary, otherwise division is done</a>
<a name="440"><span class="lineNum">     440 </span>            :  //</a>
<a name="441"><span class="lineNum">     441 </span>            :  // Quotient bit calculation has a corner case:</a>
<a name="442"><span class="lineNum">     442 </span>            :  // When dividend is negative result carry bit check takes into account only</a>
<a name="443"><span class="lineNum">     443 </span>            :  // the case of remainder register been greater than divisor. To handle</a>
<a name="444"><span class="lineNum">     444 </span>            :  // equality case we should check if both the comparison result and the</a>
<a name="445"><span class="lineNum">     445 </span>            :  // lower part of dividend are zero</a>
<a name="446"><span class="lineNum">     446 </span>            : //</a>
<a name="447"><span class="lineNum">     447 </span>            : </a>
<a name="448"><span class="lineNum">     448 </span>            : assign div_cmd  = {((exu2ialu_cmd_i == SCR1_IALU_CMD_REM)   | (exu2ialu_cmd_i == SCR1_IALU_CMD_REMU)),</a>
<a name="449"><span class="lineNum">     449 </span>            :                    ((exu2ialu_cmd_i == SCR1_IALU_CMD_REMU)  | (exu2ialu_cmd_i == SCR1_IALU_CMD_DIVU))};</a>
<a name="450"><span class="lineNum">     450 </span>            : </a>
<a name="451"><span class="lineNum">     451 </span>            : assign div_ops_are_sgn = ~div_cmd[0];</a>
<a name="452"><span class="lineNum">     452 </span>            : assign div_op1_is_neg  = div_ops_are_sgn &amp; exu2ialu_main_op1_i[`SCR1_XLEN-1];</a>
<a name="453"><span class="lineNum">     453 </span>            : assign div_op2_is_neg  = div_ops_are_sgn &amp; exu2ialu_main_op2_i[`SCR1_XLEN-1];</a>
<a name="454"><span class="lineNum">     454 </span>            : </a>
<a name="455"><span class="lineNum">     455 </span><span class="lineCov">          1 : always_comb begin</span></a>
<a name="456"><span class="lineNum">     456 </span><span class="lineCov">          1 :     div_res_rem_c = '0;</span></a>
<a name="457"><span class="lineNum">     457 </span><span class="lineCov">          1 :     div_res_rem   = '0;</span></a>
<a name="458"><span class="lineNum">     458 </span><span class="lineCov">          1 :     div_res_quo   = '0;</span></a>
<a name="459"><span class="lineNum">     459 </span><span class="lineCov">          1 :     div_quo_bit   = 1'b0;</span></a>
<a name="460"><span class="lineNum">     460 </span><span class="lineCov">         46 :     if (mdu_cmd_div &amp; ~mdu_fsm_corr) begin</span></a>
<a name="461"><span class="lineNum">     461 </span><span class="lineNoCov">          0 :         div_res_rem_c = mdu_sum_res[SCR1_MDU_SUM_WIDTH-1];</span></a>
<a name="462"><span class="lineNum">     462 </span><span class="lineNoCov">          0 :         div_res_rem   = mdu_sum_res[SCR1_MDU_SUM_WIDTH-2:0];</span></a>
<a name="463"><span class="lineNum">     463 </span><span class="lineNoCov">          0 :         div_quo_bit   = ~(div_op1_is_neg ^ div_res_rem_c)</span></a>
<a name="464"><span class="lineNum">     464 </span><span class="lineNoCov">          0 :                       | (div_op1_is_neg &amp; ({mdu_sum_res, div_dvdnd_lo_next} == '0));</span></a>
<a name="465"><span class="lineNum">     465 </span><span class="lineNoCov">          0 :         div_res_quo   = mdu_fsm_idle</span></a>
<a name="466"><span class="lineNum">     466 </span><span class="lineNoCov">          0 :                       ? {{31{1'b0}}, div_quo_bit}</span></a>
<a name="467"><span class="lineNum">     467 </span><span class="lineNoCov">          0 :                       : {mdu_res_lo_ff[`SCR1_XLEN-2:0], div_quo_bit};</span></a>
<a name="468"><span class="lineNum">     468 </span>            :     end</a>
<a name="469"><span class="lineNum">     469 </span>            : end</a>
<a name="470"><span class="lineNum">     470 </span>            : </a>
<a name="471"><span class="lineNum">     471 </span>            : // Dividend low part register</a>
<a name="472"><span class="lineNum">     472 </span>            : //------------------------------------------------------------------------------</a>
<a name="473"><span class="lineNum">     473 </span>            : </a>
<a name="474"><span class="lineNum">     474 </span>            : assign div_dvdnd_lo_upd = exu2ialu_rvm_cmd_vd_i &amp; ~ialu2exu_rvm_res_rdy_o;</a>
<a name="475"><span class="lineNum">     475 </span>            : </a>
<a name="476"><span class="lineNum">     476 </span><span class="lineNoCov">          0 : always_ff @(posedge clk) begin</span></a>
<a name="477"><span class="lineNum">     477 </span><span class="lineNoCov">          0 :     if (div_dvdnd_lo_upd) begin</span></a>
<a name="478"><span class="lineNum">     478 </span><span class="lineNoCov">          0 :         div_dvdnd_lo_ff &lt;= div_dvdnd_lo_next;</span></a>
<a name="479"><span class="lineNum">     479 </span>            :     end</a>
<a name="480"><span class="lineNum">     480 </span>            : end</a>
<a name="481"><span class="lineNum">     481 </span>            : </a>
<a name="482"><span class="lineNum">     482 </span>            : assign div_dvdnd_lo_next = (~mdu_cmd_div | mdu_fsm_corr) ? '0</a>
<a name="483"><span class="lineNum">     483 </span>            :                          : mdu_fsm_idle                  ? exu2ialu_main_op1_i &lt;&lt; 1</a>
<a name="484"><span class="lineNum">     484 </span>            :                                                          : div_dvdnd_lo_ff     &lt;&lt; 1;</a>
<a name="485"><span class="lineNum">     485 </span>            : </a>
<a name="486"><span class="lineNum">     486 </span>            : //-------------------------------------------------------------------------------</a>
<a name="487"><span class="lineNum">     487 </span>            : // MDU adder</a>
<a name="488"><span class="lineNum">     488 </span>            : //-------------------------------------------------------------------------------</a>
<a name="489"><span class="lineNum">     489 </span>            : </a>
<a name="490"><span class="lineNum">     490 </span><span class="lineCov">          1 : always_comb begin</span></a>
<a name="491"><span class="lineNum">     491 </span><span class="lineCov">          1 :     mdu_sum_sub    = 1'b0;</span></a>
<a name="492"><span class="lineNum">     492 </span><span class="lineCov">          1 :     mdu_sum_op1    = '0;</span></a>
<a name="493"><span class="lineNum">     493 </span><span class="lineCov">          1 :     mdu_sum_op2    = '0;</span></a>
<a name="494"><span class="lineNum">     494 </span><span class="lineCov">          1 :     case (mdu_cmd)</span></a>
<a name="495"><span class="lineNum">     495 </span><span class="lineNoCov">          0 :         SCR1_IALU_MDU_DIV : begin</span></a>
<a name="496"><span class="lineNum">     496 </span>            :             logic           sgn;</a>
<a name="497"><span class="lineNum">     497 </span>            :             logic           inv;</a>
<a name="498"><span class="lineNum">     498 </span>            : </a>
<a name="499"><span class="lineNum">     499 </span><span class="lineNoCov">          0 :             sgn         = mdu_fsm_corr ? div_op1_is_neg ^ mdu_res_c_ff</span></a>
<a name="500"><span class="lineNum">     500 </span><span class="lineNoCov">          0 :                         : mdu_fsm_idle ? 1'b0</span></a>
<a name="501"><span class="lineNum">     501 </span><span class="lineNoCov">          0 :                                        : ~mdu_res_lo_ff[0];</span></a>
<a name="502"><span class="lineNum">     502 </span><span class="lineNoCov">          0 :             inv         = div_ops_are_sgn &amp; main_ops_diff_sgn;</span></a>
<a name="503"><span class="lineNum">     503 </span><span class="lineNoCov">          0 :             mdu_sum_sub = ~inv ^ sgn;</span></a>
<a name="504"><span class="lineNum">     504 </span><span class="lineNoCov">          0 :             mdu_sum_op1 = mdu_fsm_corr ? $signed({1'b0, mdu_res_hi_ff})</span></a>
<a name="505"><span class="lineNum">     505 </span><span class="lineNoCov">          0 :                         : mdu_fsm_idle ? $signed({{31{1'b0}},div_op1_is_neg, exu2ialu_main_op1_i[`SCR1_XLEN-1]})</span></a>
<a name="506"><span class="lineNum">     506 </span><span class="lineNoCov">          0 :                                        : $signed({mdu_res_hi_ff, div_dvdnd_lo_ff[`SCR1_XLEN-1]});</span></a>
<a name="507"><span class="lineNum">     507 </span><span class="lineNoCov">          0 :             mdu_sum_op2 = $signed({div_op2_is_neg, exu2ialu_main_op2_i});</span></a>
<a name="508"><span class="lineNum">     508 </span>            :         end</a>
<a name="509"><span class="lineNum">     509 </span>            : `ifndef SCR1_FAST_MUL</a>
<a name="510"><span class="lineNum">     510 </span>            :         SCR1_IALU_MDU_MUL : begin</a>
<a name="511"><span class="lineNum">     511 </span>            :             mdu_sum_op1 = mdu_fsm_idle</a>
<a name="512"><span class="lineNum">     512 </span>            :                         ? '0</a>
<a name="513"><span class="lineNum">     513 </span>            :                         : $signed({(mul_op1_is_sgn &amp; mdu_res_hi_ff[`SCR1_XLEN-1]), mdu_res_hi_ff});</a>
<a name="514"><span class="lineNum">     514 </span>            :             mdu_sum_op2 = mul_part_prod;</a>
<a name="515"><span class="lineNum">     515 </span>            :         end</a>
<a name="516"><span class="lineNum">     516 </span>            : `endif // SCR1_FAST_MUL</a>
<a name="517"><span class="lineNum">     517 </span><span class="lineCov">         46 :         default : begin end</span></a>
<a name="518"><span class="lineNum">     518 </span>            :     endcase</a>
<a name="519"><span class="lineNum">     519 </span><span class="lineCov">          1 :     mdu_sum_res = mdu_sum_sub</span></a>
<a name="520"><span class="lineNum">     520 </span><span class="lineCov">          1 :                 ? (mdu_sum_op1 - mdu_sum_op2)</span></a>
<a name="521"><span class="lineNum">     521 </span><span class="lineCov">          1 :                 : (mdu_sum_op1 + mdu_sum_op2);</span></a>
<a name="522"><span class="lineNum">     522 </span>            : end</a>
<a name="523"><span class="lineNum">     523 </span>            : </a>
<a name="524"><span class="lineNum">     524 </span>            : //-------------------------------------------------------------------------------</a>
<a name="525"><span class="lineNum">     525 </span>            : // MUL/DIV intermediate results registers</a>
<a name="526"><span class="lineNum">     526 </span>            : //-------------------------------------------------------------------------------</a>
<a name="527"><span class="lineNum">     527 </span>            : </a>
<a name="528"><span class="lineNum">     528 </span>            : assign mdu_res_upd = exu2ialu_rvm_cmd_vd_i &amp; ~ialu2exu_rvm_res_rdy_o;</a>
<a name="529"><span class="lineNum">     529 </span>            : </a>
<a name="530"><span class="lineNum">     530 </span><span class="lineNoCov">          0 : always_ff @(posedge clk) begin</span></a>
<a name="531"><span class="lineNum">     531 </span><span class="lineNoCov">          0 :     if (mdu_res_upd) begin</span></a>
<a name="532"><span class="lineNum">     532 </span><span class="lineNoCov">          0 :         mdu_res_c_ff  &lt;= mdu_res_c_next;</span></a>
<a name="533"><span class="lineNum">     533 </span><span class="lineNoCov">          0 :         mdu_res_hi_ff &lt;= mdu_res_hi_next;</span></a>
<a name="534"><span class="lineNum">     534 </span><span class="lineNoCov">          0 :         mdu_res_lo_ff &lt;= mdu_res_lo_next;</span></a>
<a name="535"><span class="lineNum">     535 </span>            :     end</a>
<a name="536"><span class="lineNum">     536 </span>            : end</a>
<a name="537"><span class="lineNum">     537 </span>            : </a>
<a name="538"><span class="lineNum">     538 </span>            : assign mdu_res_c_next  = mdu_cmd_div ? div_res_rem_c : mdu_res_c_ff;</a>
<a name="539"><span class="lineNum">     539 </span>            : assign mdu_res_hi_next = mdu_cmd_div ? div_res_rem</a>
<a name="540"><span class="lineNum">     540 </span>            :  `ifndef SCR1_FAST_MUL</a>
<a name="541"><span class="lineNum">     541 </span>            :                        : mdu_cmd_mul ? mul_res_hi</a>
<a name="542"><span class="lineNum">     542 </span>            :  `endif // SCR1_FAST_MUL</a>
<a name="543"><span class="lineNum">     543 </span>            :                                      : mdu_res_hi_ff;</a>
<a name="544"><span class="lineNum">     544 </span>            : assign mdu_res_lo_next = mdu_cmd_div ? div_res_quo</a>
<a name="545"><span class="lineNum">     545 </span>            :  `ifndef SCR1_FAST_MUL</a>
<a name="546"><span class="lineNum">     546 </span>            :                        : mdu_cmd_mul ? mul_res_lo</a>
<a name="547"><span class="lineNum">     547 </span>            :  `endif // SCR1_FAST_MUL</a>
<a name="548"><span class="lineNum">     548 </span>            :                                      : mdu_res_lo_ff;</a>
<a name="549"><span class="lineNum">     549 </span>            : `endif // SCR1_RVM_EXT</a>
<a name="550"><span class="lineNum">     550 </span>            : </a>
<a name="551"><span class="lineNum">     551 </span>            : //-------------------------------------------------------------------------------</a>
<a name="552"><span class="lineNum">     552 </span>            : // Operation result forming</a>
<a name="553"><span class="lineNum">     553 </span>            : //-------------------------------------------------------------------------------</a>
<a name="554"><span class="lineNum">     554 </span>            : </a>
<a name="555"><span class="lineNum">     555 </span><span class="lineCov">          1 : always_comb begin</span></a>
<a name="556"><span class="lineNum">     556 </span><span class="lineCov">          1 :     ialu2exu_main_res_o    = '0;</span></a>
<a name="557"><span class="lineNum">     557 </span><span class="lineCov">          1 :     ialu2exu_cmp_res_o     = 1'b0;</span></a>
<a name="558"><span class="lineNum">     558 </span>            : `ifdef SCR1_RVM_EXT</a>
<a name="559"><span class="lineNum">     559 </span><span class="lineCov">          1 :     ialu2exu_rvm_res_rdy_o = 1'b1;</span></a>
<a name="560"><span class="lineNum">     560 </span>            : `endif // SCR1_RVM_EXT</a>
<a name="561"><span class="lineNum">     561 </span>            : </a>
<a name="562"><span class="lineNum">     562 </span><span class="lineCov">          1 :     case (exu2ialu_cmd_i)</span></a>
<a name="563"><span class="lineNum">     563 </span><span class="lineNoCov">          0 :         SCR1_IALU_CMD_AND : begin</span></a>
<a name="564"><span class="lineNum">     564 </span><span class="lineNoCov">          0 :             ialu2exu_main_res_o = exu2ialu_main_op1_i &amp; exu2ialu_main_op2_i;</span></a>
<a name="565"><span class="lineNum">     565 </span>            :         end</a>
<a name="566"><span class="lineNum">     566 </span><span class="lineNoCov">          0 :         SCR1_IALU_CMD_OR : begin</span></a>
<a name="567"><span class="lineNum">     567 </span><span class="lineNoCov">          0 :             ialu2exu_main_res_o = exu2ialu_main_op1_i | exu2ialu_main_op2_i;</span></a>
<a name="568"><span class="lineNum">     568 </span>            :         end</a>
<a name="569"><span class="lineNum">     569 </span><span class="lineNoCov">          0 :         SCR1_IALU_CMD_XOR : begin</span></a>
<a name="570"><span class="lineNum">     570 </span><span class="lineNoCov">          0 :             ialu2exu_main_res_o = exu2ialu_main_op1_i ^ exu2ialu_main_op2_i;</span></a>
<a name="571"><span class="lineNum">     571 </span>            :         end</a>
<a name="572"><span class="lineNum">     572 </span><span class="lineCov">         12 :         SCR1_IALU_CMD_ADD : begin</span></a>
<a name="573"><span class="lineNum">     573 </span><span class="lineCov">         12 :             ialu2exu_main_res_o = main_sum_res[`SCR1_XLEN-1:0];</span></a>
<a name="574"><span class="lineNum">     574 </span>            :         end</a>
<a name="575"><span class="lineNum">     575 </span><span class="lineCov">          8 :         SCR1_IALU_CMD_SUB : begin</span></a>
<a name="576"><span class="lineNum">     576 </span><span class="lineCov">          8 :             ialu2exu_main_res_o = main_sum_res[`SCR1_XLEN-1:0];</span></a>
<a name="577"><span class="lineNum">     577 </span>            :         end</a>
<a name="578"><span class="lineNum">     578 </span><span class="lineCov">          4 :         SCR1_IALU_CMD_SUB_LT : begin</span></a>
<a name="579"><span class="lineNum">     579 </span><span class="lineCov">          4 :             ialu2exu_main_res_o = `SCR1_XLEN'({{31{1'b0}},main_sum_flags.s ^ main_sum_flags.o});</span></a>
<a name="580"><span class="lineNum">     580 </span><span class="lineCov">          4 :             ialu2exu_cmp_res_o  = main_sum_flags.s ^ main_sum_flags.o;</span></a>
<a name="581"><span class="lineNum">     581 </span>            :         end</a>
<a name="582"><span class="lineNum">     582 </span><span class="lineCov">          4 :         SCR1_IALU_CMD_SUB_LTU : begin</span></a>
<a name="583"><span class="lineNum">     583 </span><span class="lineCov">          4 :             ialu2exu_main_res_o = `SCR1_XLEN'(main_sum_flags.c);</span></a>
<a name="584"><span class="lineNum">     584 </span><span class="lineCov">          4 :             ialu2exu_cmp_res_o  = main_sum_flags.c;</span></a>
<a name="585"><span class="lineNum">     585 </span>            :         end</a>
<a name="586"><span class="lineNum">     586 </span><span class="lineCov">          4 :         SCR1_IALU_CMD_SUB_EQ : begin</span></a>
<a name="587"><span class="lineNum">     587 </span><span class="lineCov">          4 :             ialu2exu_main_res_o = `SCR1_XLEN'(main_sum_flags.z);</span></a>
<a name="588"><span class="lineNum">     588 </span><span class="lineCov">          4 :             ialu2exu_cmp_res_o  = main_sum_flags.z;</span></a>
<a name="589"><span class="lineNum">     589 </span>            :         end</a>
<a name="590"><span class="lineNum">     590 </span><span class="lineCov">          4 :         SCR1_IALU_CMD_SUB_NE : begin</span></a>
<a name="591"><span class="lineNum">     591 </span><span class="lineCov">          4 :             ialu2exu_main_res_o = `SCR1_XLEN'({{31{1'b0}},~main_sum_flags.z});</span></a>
<a name="592"><span class="lineNum">     592 </span><span class="lineCov">          4 :             ialu2exu_cmp_res_o  = ~main_sum_flags.z;</span></a>
<a name="593"><span class="lineNum">     593 </span>            :         end</a>
<a name="594"><span class="lineNum">     594 </span><span class="lineNoCov">          0 :         SCR1_IALU_CMD_SUB_GE : begin</span></a>
<a name="595"><span class="lineNum">     595 </span><span class="lineNoCov">          0 :             ialu2exu_main_res_o = `SCR1_XLEN'({{31{1'b0}}, ~(main_sum_flags.s ^ main_sum_flags.o)});</span></a>
<a name="596"><span class="lineNum">     596 </span><span class="lineNoCov">          0 :             ialu2exu_cmp_res_o  = ~(main_sum_flags.s ^ main_sum_flags.o);</span></a>
<a name="597"><span class="lineNum">     597 </span>            :         end</a>
<a name="598"><span class="lineNum">     598 </span><span class="lineCov">          4 :         SCR1_IALU_CMD_SUB_GEU : begin</span></a>
<a name="599"><span class="lineNum">     599 </span><span class="lineCov">          4 :             ialu2exu_main_res_o = `SCR1_XLEN'({{31{1'b0}}, ~main_sum_flags.c});</span></a>
<a name="600"><span class="lineNum">     600 </span><span class="lineCov">          4 :             ialu2exu_cmp_res_o  = ~main_sum_flags.c;</span></a>
<a name="601"><span class="lineNum">     601 </span>            :         end</a>
<a name="602"><span class="lineNum">     602 </span>            :         SCR1_IALU_CMD_SLL,</a>
<a name="603"><span class="lineNum">     603 </span>            :         SCR1_IALU_CMD_SRL,</a>
<a name="604"><span class="lineNum">     604 </span><span class="lineCov">          4 :         SCR1_IALU_CMD_SRA: begin</span></a>
<a name="605"><span class="lineNum">     605 </span><span class="lineCov">          4 :             ialu2exu_main_res_o = shft_res;</span></a>
<a name="606"><span class="lineNum">     606 </span>            :         end</a>
<a name="607"><span class="lineNum">     607 </span>            : `ifdef SCR1_RVM_EXT</a>
<a name="608"><span class="lineNum">     608 </span>            :         SCR1_IALU_CMD_MUL,</a>
<a name="609"><span class="lineNum">     609 </span>            :         SCR1_IALU_CMD_MULHU,</a>
<a name="610"><span class="lineNum">     610 </span>            :         SCR1_IALU_CMD_MULHSU,</a>
<a name="611"><span class="lineNum">     611 </span><span class="lineNoCov">          0 :         SCR1_IALU_CMD_MULH : begin</span></a>
<a name="612"><span class="lineNum">     612 </span>            :  `ifdef SCR1_FAST_MUL</a>
<a name="613"><span class="lineNum">     613 </span><span class="lineNoCov">          0 :             ialu2exu_main_res_o = mul_cmd_hi</span></a>
<a name="614"><span class="lineNum">     614 </span><span class="lineNoCov">          0 :                                 ? mul_res[SCR1_MUL_RES_WIDTH-1:`SCR1_XLEN]</span></a>
<a name="615"><span class="lineNum">     615 </span><span class="lineNoCov">          0 :                                 : mul_res[`SCR1_XLEN-1:0];</span></a>
<a name="616"><span class="lineNum">     616 </span>            :  `else // ~SCR1_FAST_MUL</a>
<a name="617"><span class="lineNum">     617 </span>            :             case (mdu_fsm_ff)</a>
<a name="618"><span class="lineNum">     618 </span>            :                 SCR1_IALU_MDU_FSM_IDLE : begin</a>
<a name="619"><span class="lineNum">     619 </span>            :                     ialu2exu_main_res_o    = '0;</a>
<a name="620"><span class="lineNum">     620 </span>            :                     ialu2exu_rvm_res_rdy_o = ~mdu_iter_req;</a>
<a name="621"><span class="lineNum">     621 </span>            :                 end</a>
<a name="622"><span class="lineNum">     622 </span>            :                 SCR1_IALU_MDU_FSM_ITER : begin</a>
<a name="623"><span class="lineNum">     623 </span>            :                     ialu2exu_main_res_o    = mul_cmd_hi ? mul_res_hi : mul_res_lo;</a>
<a name="624"><span class="lineNum">     624 </span>            :                     ialu2exu_rvm_res_rdy_o = mdu_iter_rdy;</a>
<a name="625"><span class="lineNum">     625 </span>            :                 end</a>
<a name="626"><span class="lineNum">     626 </span>            :             endcase</a>
<a name="627"><span class="lineNum">     627 </span>            :  `endif // ~SCR1_FAST_MUL</a>
<a name="628"><span class="lineNum">     628 </span>            :         end</a>
<a name="629"><span class="lineNum">     629 </span>            :         SCR1_IALU_CMD_DIV,</a>
<a name="630"><span class="lineNum">     630 </span>            :         SCR1_IALU_CMD_DIVU,</a>
<a name="631"><span class="lineNum">     631 </span>            :         SCR1_IALU_CMD_REM,</a>
<a name="632"><span class="lineNum">     632 </span><span class="lineNoCov">          0 :         SCR1_IALU_CMD_REMU : begin</span></a>
<a name="633"><span class="lineNum">     633 </span><span class="lineNoCov">          0 :             case (mdu_fsm_ff)/* verilator lint_off CASEINCOMPLETE */</span></a>
<a name="634"><span class="lineNum">     634 </span><span class="lineNoCov">          0 :                 SCR1_IALU_MDU_FSM_IDLE : begin</span></a>
<a name="635"><span class="lineNum">     635 </span><span class="lineNoCov">          0 :                     ialu2exu_main_res_o    = (|exu2ialu_main_op2_i | div_cmd_rem)</span></a>
<a name="636"><span class="lineNum">     636 </span><span class="lineNoCov">          0 :                                            ? exu2ialu_main_op1_i</span></a>
<a name="637"><span class="lineNum">     637 </span><span class="lineNoCov">          0 :                                            : '1;</span></a>
<a name="638"><span class="lineNum">     638 </span><span class="lineNoCov">          0 :                     ialu2exu_rvm_res_rdy_o = ~mdu_iter_req;</span></a>
<a name="639"><span class="lineNum">     639 </span>            :                 end</a>
<a name="640"><span class="lineNum">     640 </span><span class="lineNoCov">          0 :                 SCR1_IALU_MDU_FSM_ITER : begin</span></a>
<a name="641"><span class="lineNum">     641 </span><span class="lineNoCov">          0 :                     ialu2exu_main_res_o    = div_cmd_rem ? div_res_rem : div_res_quo;</span></a>
<a name="642"><span class="lineNum">     642 </span><span class="lineNoCov">          0 :                     ialu2exu_rvm_res_rdy_o = mdu_iter_rdy &amp; ~mdu_corr_req;</span></a>
<a name="643"><span class="lineNum">     643 </span>            :                 end</a>
<a name="644"><span class="lineNum">     644 </span><span class="lineNoCov">          0 :                 SCR1_IALU_MDU_FSM_CORR : begin</span></a>
<a name="645"><span class="lineNum">     645 </span><span class="lineNoCov">          0 :                     ialu2exu_main_res_o    = div_cmd_rem</span></a>
<a name="646"><span class="lineNum">     646 </span><span class="lineNoCov">          0 :                                            ? mdu_sum_res[`SCR1_XLEN-1:0]</span></a>
<a name="647"><span class="lineNum">     647 </span><span class="lineNoCov">          0 :                                            : -mdu_res_lo_ff[`SCR1_XLEN-1:0];</span></a>
<a name="648"><span class="lineNum">     648 </span><span class="lineNoCov">          0 :                     ialu2exu_rvm_res_rdy_o = 1'b1;</span></a>
<a name="649"><span class="lineNum">     649 </span>            :                 end</a>
<a name="650"><span class="lineNum">     650 </span>            :             endcase</a>
<a name="651"><span class="lineNum">     651 </span>            :         end</a>
<a name="652"><span class="lineNum">     652 </span>            : `endif // SCR1_RVM_EXT</a>
<a name="653"><span class="lineNum">     653 </span><span class="lineCov">          2 :         default : begin end</span></a>
<a name="654"><span class="lineNum">     654 </span>            :     endcase</a>
<a name="655"><span class="lineNum">     655 </span>            : end</a>
<a name="656"><span class="lineNum">     656 </span>            : </a>
<a name="657"><span class="lineNum">     657 </span>            : </a>
<a name="658"><span class="lineNum">     658 </span>            : `ifdef SCR1_TRGT_SIMULATION</a>
<a name="659"><span class="lineNum">     659 </span>            : //-------------------------------------------------------------------------------</a>
<a name="660"><span class="lineNum">     660 </span>            : // Assertion</a>
<a name="661"><span class="lineNum">     661 </span>            : //-------------------------------------------------------------------------------</a>
<a name="662"><span class="lineNum">     662 </span>            : </a>
<a name="663"><span class="lineNum">     663 </span>            : `ifdef SCR1_RVM_EXT</a>
<a name="664"><span class="lineNum">     664 </span>            : </a>
<a name="665"><span class="lineNum">     665 </span>            : // X checks</a>
<a name="666"><span class="lineNum">     666 </span>            : </a>
<a name="667"><span class="lineNum">     667 </span>            : SCR1_SVA_IALU_XCHECK : assert property (</a>
<a name="668"><span class="lineNum">     668 </span>            :     @(negedge clk) disable iff (~rst_n)</a>
<a name="669"><span class="lineNum">     669 </span>            :     !$isunknown({exu2ialu_rvm_cmd_vd_i, mdu_fsm_ff})</a>
<a name="670"><span class="lineNum">     670 </span>            :     ) else $error(&quot;IALU Error: unknown values&quot;);</a>
<a name="671"><span class="lineNum">     671 </span>            : </a>
<a name="672"><span class="lineNum">     672 </span>            : SCR1_SVA_IALU_XCHECK_QUEUE : assert property (</a>
<a name="673"><span class="lineNum">     673 </span>            :     @(negedge clk) disable iff (~rst_n)</a>
<a name="674"><span class="lineNum">     674 </span>            :     exu2ialu_rvm_cmd_vd_i |-&gt;</a>
<a name="675"><span class="lineNum">     675 </span>            :     !$isunknown({exu2ialu_main_op1_i, exu2ialu_main_op2_i, exu2ialu_cmd_i})</a>
<a name="676"><span class="lineNum">     676 </span>            :     ) else $error(&quot;IALU Error: unknown values in queue&quot;);</a>
<a name="677"><span class="lineNum">     677 </span>            : </a>
<a name="678"><span class="lineNum">     678 </span>            : // Behavior checks</a>
<a name="679"><span class="lineNum">     679 </span>            : </a>
<a name="680"><span class="lineNum">     680 </span>            : SCR1_SVA_IALU_ILL_STATE : assert property (</a>
<a name="681"><span class="lineNum">     681 </span>            :     @(negedge clk) disable iff (~rst_n)</a>
<a name="682"><span class="lineNum">     682 </span>            :     $onehot0({~exu2ialu_rvm_cmd_vd_i, mdu_fsm_iter, mdu_fsm_corr})</a>
<a name="683"><span class="lineNum">     683 </span>            :     ) else $error(&quot;IALU Error: illegal state&quot;);</a>
<a name="684"><span class="lineNum">     684 </span>            : </a>
<a name="685"><span class="lineNum">     685 </span>            : SCR1_SVA_IALU_JUMP_FROM_IDLE : assert property (</a>
<a name="686"><span class="lineNum">     686 </span>            :     @(negedge clk) disable iff (~rst_n)</a>
<a name="687"><span class="lineNum">     687 </span>            :     (mdu_fsm_idle &amp; (~exu2ialu_rvm_cmd_vd_i | ~mdu_iter_req)) |=&gt; mdu_fsm_idle</a>
<a name="688"><span class="lineNum">     688 </span>            :     ) else $error(&quot;EXU Error: illegal jump from IDLE state&quot;);</a>
<a name="689"><span class="lineNum">     689 </span>            : </a>
<a name="690"><span class="lineNum">     690 </span>            : SCR1_SVA_IALU_IDLE_TO_ITER : assert property (</a>
<a name="691"><span class="lineNum">     691 </span>            :     @(negedge clk) disable iff (~rst_n)</a>
<a name="692"><span class="lineNum">     692 </span>            :     (mdu_fsm_idle &amp; exu2ialu_rvm_cmd_vd_i &amp; mdu_iter_req) |=&gt; mdu_fsm_iter</a>
<a name="693"><span class="lineNum">     693 </span>            :     ) else $error(&quot;EXU Error: illegal change state form IDLE to ITER&quot;);</a>
<a name="694"><span class="lineNum">     694 </span>            : </a>
<a name="695"><span class="lineNum">     695 </span>            : SCR1_SVA_IALU_JUMP_FROM_ITER : assert property (</a>
<a name="696"><span class="lineNum">     696 </span>            :     @(negedge clk) disable iff (~rst_n)</a>
<a name="697"><span class="lineNum">     697 </span>            :     (mdu_fsm_iter &amp; ~mdu_iter_rdy) |=&gt; mdu_fsm_iter</a>
<a name="698"><span class="lineNum">     698 </span>            :     ) else $error(&quot;EXU Error: illegal jump from ITER state&quot;);</a>
<a name="699"><span class="lineNum">     699 </span>            : </a>
<a name="700"><span class="lineNum">     700 </span>            : SCR1_SVA_IALU_ITER_TO_IDLE : assert property (</a>
<a name="701"><span class="lineNum">     701 </span>            :     @(negedge clk) disable iff (~rst_n)</a>
<a name="702"><span class="lineNum">     702 </span>            :     (mdu_fsm_iter &amp; mdu_iter_rdy &amp; ~mdu_corr_req) |=&gt; mdu_fsm_idle</a>
<a name="703"><span class="lineNum">     703 </span>            :     ) else $error(&quot;EXU Error: illegal state change ITER to IDLE&quot;);</a>
<a name="704"><span class="lineNum">     704 </span>            : </a>
<a name="705"><span class="lineNum">     705 </span>            : SCR1_SVA_IALU_ITER_TO_CORR : assert property (</a>
<a name="706"><span class="lineNum">     706 </span>            :     @(negedge clk) disable iff (~rst_n)</a>
<a name="707"><span class="lineNum">     707 </span>            :     (mdu_fsm_iter &amp; mdu_iter_rdy &amp; mdu_corr_req) |=&gt; mdu_fsm_corr</a>
<a name="708"><span class="lineNum">     708 </span>            :     ) else $error(&quot;EXU Error: illegal state change ITER to CORR&quot;);</a>
<a name="709"><span class="lineNum">     709 </span>            : </a>
<a name="710"><span class="lineNum">     710 </span>            : SCR1_SVA_IALU_CORR_TO_IDLE : assert property (</a>
<a name="711"><span class="lineNum">     711 </span>            :     @(negedge clk) disable iff (~rst_n)</a>
<a name="712"><span class="lineNum">     712 </span>            :     mdu_fsm_corr |=&gt; mdu_fsm_idle</a>
<a name="713"><span class="lineNum">     713 </span>            :     ) else $error(&quot;EXU Error: illegal state stay in CORR&quot;);</a>
<a name="714"><span class="lineNum">     714 </span>            : </a>
<a name="715"><span class="lineNum">     715 </span>            : `endif // SCR1_RVM_EXT</a>
<a name="716"><span class="lineNum">     716 </span>            : </a>
<a name="717"><span class="lineNum">     717 </span>            : `endif // SCR1_TRGT_SIMULATION</a>
<a name="718"><span class="lineNum">     718 </span>            : </a>
<a name="719"><span class="lineNum">     719 </span>            : endmodule : scr1_pipe_ialu</a>
<a name="720"><span class="lineNum">     720 </span>            : </a>
<a name="721"><span class="lineNum">     721 </span>            : /*verilator coverage_off*/</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
