Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 24 18:11:11 2025
| Host         : eecs-digital-11 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.105ns  (required time - arrival time)
  Source:                 counter_8khz_trigger/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter_8khz_trigger/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 2.157ns (39.878%)  route 3.252ns (60.122%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=278, estimated)      1.610     5.118    counter_8khz_trigger/clk_100mhz_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  counter_8khz_trigger/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     5.574 r  counter_8khz_trigger/count_reg[0]/Q
                         net (fo=3, estimated)        0.657     6.231    counter_8khz_trigger/count_reg[0]
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.150     6.381 r  counter_8khz_trigger/count0_carry_i_1/O
                         net (fo=1, estimated)        0.523     6.904    counter_8khz_trigger/count0_carry_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     7.686 r  counter_8khz_trigger/count0_carry/CO[3]
                         net (fo=1, estimated)        0.000     7.686    counter_8khz_trigger/count0_carry_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.800 r  counter_8khz_trigger/count0_carry__0/CO[3]
                         net (fo=1, estimated)        0.000     7.800    counter_8khz_trigger/count0_carry__0_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.914 r  counter_8khz_trigger/count0_carry__1/CO[3]
                         net (fo=1, estimated)        0.000     7.914    counter_8khz_trigger/count0_carry__1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.142 r  counter_8khz_trigger/count0_carry__2/CO[2]
                         net (fo=1, estimated)        1.105     9.247    counter_8khz_trigger/count0_carry__2_n_1
    SLICE_X9Y84          LUT2 (Prop_lut2_I0_O)        0.313     9.560 r  counter_8khz_trigger/count[0]_i_1/O
                         net (fo=32, estimated)       0.967    10.527    counter_8khz_trigger/count[0]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  counter_8khz_trigger/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=278, estimated)      1.494    14.829    counter_8khz_trigger/clk_100mhz_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  counter_8khz_trigger/count_reg[4]/C
                         clock pessimism              0.268    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X1Y79          FDRE (Setup_fdre_C_R)       -0.429    14.632    counter_8khz_trigger/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                  4.105    




