-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
-- Date        : Tue Nov 29 21:00:52 2022
-- Host        : DESKTOP-ONE956D running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.gen/sources_1/bd/system/ip/system_NCO_V4_1_0/system_NCO_V4_1_0_sim_netlist.vhdl
-- Design      : system_NCO_V4_1_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_NCO_V4_1_0_NCO_V4 is
  port (
    SINE_WAVE : out STD_LOGIC_VECTOR ( 13 downto 0 );
    COS_WAVE : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    FREQ_WORD : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_NCO_V4_1_0_NCO_V4 : entity is "NCO_V4";
end system_NCO_V4_1_0_NCO_V4;

architecture STRUCTURE of system_NCO_V4_1_0_NCO_V4 is
  signal \ACCUMULATOR[0]_i_2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[0]_i_3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[0]_i_4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[0]_i_5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[12]_i_2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[12]_i_3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[12]_i_4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[12]_i_5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[16]_i_2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[16]_i_3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[16]_i_4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[16]_i_5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[20]_i_2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[20]_i_3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[20]_i_4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[20]_i_5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[24]_i_2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[24]_i_3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[24]_i_4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[24]_i_5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[28]_i_2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[28]_i_3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[28]_i_4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[28]_i_5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[4]_i_2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[4]_i_3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[4]_i_4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[4]_i_5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[8]_i_2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[8]_i_3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[8]_i_4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[8]_i_5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__10_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__11_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__12_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__13_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__14_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__15_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__6_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__7_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__8_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__9_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep__10_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep__11_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep__12_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep__13_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep__14_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep__15_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep__16_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep__3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep__4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep__5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep__6_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep__7_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep__8_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep__9_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__10_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__11_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__12_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__13_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__14_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__15_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__16_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__6_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__7_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__8_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__9_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[21]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[21]_rep__10_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[21]_rep__11_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[21]_rep__12_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[21]_rep__13_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[21]_rep__14_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[21]_rep__15_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[21]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[21]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[21]_rep__3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[21]_rep__4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[21]_rep__5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[21]_rep__6_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[21]_rep__7_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[21]_rep__8_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[21]_rep__9_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[21]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__10_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__11_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__12_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__13_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__14_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__15_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__16_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__6_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__7_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__8_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__9_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[23]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[23]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[23]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[23]_rep__3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[23]_rep__4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[23]_rep__5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[23]_rep__6_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[23]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_rep__3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_rep__4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_rep__5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_rep__6_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_rep__7_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_rep__10_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_rep__11_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_rep__12_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_rep__13_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_rep__14_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_rep__15_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_rep__16_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_rep__17_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_rep__18_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_rep__19_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_rep__3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_rep__4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_rep__5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_rep__6_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_rep__7_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_rep__8_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_rep__9_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[0]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[10]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[11]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[12]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[13]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[14]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[15]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[16]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[17]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[1]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[2]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[3]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[4]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[5]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[6]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[7]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[8]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[9]\ : STD_LOGIC;
  signal \COS[10]_i_11_n_0\ : STD_LOGIC;
  signal \COS[10]_i_12_n_0\ : STD_LOGIC;
  signal \COS[10]_i_4_n_0\ : STD_LOGIC;
  signal \COS[10]_i_5_n_0\ : STD_LOGIC;
  signal \COS[10]_i_8_n_0\ : STD_LOGIC;
  signal \COS[11]_i_4_n_0\ : STD_LOGIC;
  signal \COS[11]_i_5_n_0\ : STD_LOGIC;
  signal \COS[11]_i_6_n_0\ : STD_LOGIC;
  signal \COS[12]_i_2_n_0\ : STD_LOGIC;
  signal \COS[12]_i_3_n_0\ : STD_LOGIC;
  signal \COS[1]_i_67_n_0\ : STD_LOGIC;
  signal \COS[5]_i_37_n_0\ : STD_LOGIC;
  signal \COS[5]_i_46_n_0\ : STD_LOGIC;
  signal \COS[5]_i_78_n_0\ : STD_LOGIC;
  signal \COS[6]_i_16_n_0\ : STD_LOGIC;
  signal \COS[6]_i_33_n_0\ : STD_LOGIC;
  signal \COS[6]_i_34_n_0\ : STD_LOGIC;
  signal \COS[6]_i_35_n_0\ : STD_LOGIC;
  signal \COS[6]_i_62_n_0\ : STD_LOGIC;
  signal \COS[6]_i_64_n_0\ : STD_LOGIC;
  signal \COS[7]_i_26_n_0\ : STD_LOGIC;
  signal \COS[7]_i_49_n_0\ : STD_LOGIC;
  signal \COS[8]_i_18_n_0\ : STD_LOGIC;
  signal \COS[8]_i_19_n_0\ : STD_LOGIC;
  signal \COS[8]_i_21_n_0\ : STD_LOGIC;
  signal \COS[8]_i_27_n_0\ : STD_LOGIC;
  signal \COS[8]_i_29_n_0\ : STD_LOGIC;
  signal \COS[9]_i_11_n_0\ : STD_LOGIC;
  signal \COS[9]_i_13_n_0\ : STD_LOGIC;
  signal \COS[9]_i_14_n_0\ : STD_LOGIC;
  signal \COS[9]_i_15_n_0\ : STD_LOGIC;
  signal \COS[9]_i_18_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_103_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_107_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_108_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_113_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_115_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_116_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_124_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_126_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_127_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_128_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_129_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_130_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_131_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_132_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_133_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_134_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_135_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_136_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_137_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_138_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_139_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_140_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_141_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_142_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_143_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_144_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_145_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_146_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_147_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_148_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_149_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_150_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_151_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_152_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_153_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_154_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_155_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_156_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_157_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_158_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_159_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_160_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_161_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_162_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_163_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_164_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_165_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_166_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_167_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_168_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_169_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_16_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_170_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_171_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_172_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_173_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_174_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_175_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_176_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_177_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_178_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_179_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_180_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_181_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_184_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_185_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_186_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_187_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_194_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_195_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_196_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_203_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_204_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_205_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_208_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_209_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_210_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_223_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_224_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_227_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_228_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_229_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_22_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_236_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_237_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_238_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_239_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_246_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_247_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_248_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_249_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_250_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_259_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_260_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_263_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_264_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_265_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_266_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_267_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_268_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_283_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_284_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_285_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_286_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_289_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_290_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_291_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_292_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_293_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_294_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_295_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_296_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_297_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_298_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_299_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_2_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_300_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_301_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_302_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_303_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_304_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_305_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_306_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_307_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_308_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_309_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_310_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_311_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_312_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_313_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_314_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_315_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_316_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_317_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_318_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_319_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_320_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_321_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_322_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_323_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_324_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_325_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_326_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_327_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_328_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_329_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_32_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_330_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_331_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_332_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_333_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_334_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_335_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_336_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_337_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_338_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_339_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_33_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_340_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_341_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_342_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_343_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_344_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_345_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_346_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_347_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_348_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_349_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_34_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_350_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_351_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_352_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_353_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_354_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_355_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_356_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_357_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_358_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_359_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_35_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_360_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_361_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_362_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_363_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_364_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_365_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_366_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_367_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_368_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_369_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_36_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_370_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_371_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_372_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_373_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_374_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_375_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_376_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_377_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_378_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_379_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_37_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_380_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_381_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_382_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_383_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_384_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_385_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_386_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_387_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_388_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_389_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_38_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_390_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_391_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_392_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_393_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_394_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_395_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_396_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_397_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_398_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_399_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_39_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_400_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_401_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_402_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_403_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_404_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_405_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_406_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_407_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_408_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_409_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_40_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_410_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_411_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_412_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_413_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_414_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_415_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_416_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_417_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_418_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_419_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_41_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_420_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_421_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_422_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_423_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_424_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_42_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_43_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_44_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_45_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_46_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_47_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_58_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_59_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_6_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_79_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_7_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_80_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_84_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_88_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_8_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_90_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_97_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_99_n_0\ : STD_LOGIC;
  signal \SINE[0]_i_9_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_10_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_11_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_12_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_13_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_14_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_15_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_16_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_17_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_18_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_19_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_20_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_21_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_22_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_23_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_24_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_25_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_26_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_27_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_28_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_29_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_30_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_31_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_32_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_33_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_34_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_35_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_36_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_37_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_38_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_39_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_3_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_40_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_4_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_6_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_7_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_8_n_0\ : STD_LOGIC;
  signal \SINE[10]_i_9_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_10_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_11_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_12_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_13_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_14_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_15_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_2_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_3_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_4_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_5_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_6_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_7_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_8_n_0\ : STD_LOGIC;
  signal \SINE[11]_i_9_n_0\ : STD_LOGIC;
  signal \SINE[12]_i_2_n_0\ : STD_LOGIC;
  signal \SINE[12]_i_3_n_0\ : STD_LOGIC;
  signal \SINE[12]_i_4_n_0\ : STD_LOGIC;
  signal \SINE[12]_i_5_n_0\ : STD_LOGIC;
  signal \SINE[12]_i_6_n_0\ : STD_LOGIC;
  signal \SINE[12]_i_7_n_0\ : STD_LOGIC;
  signal \SINE[12]_i_8_n_0\ : STD_LOGIC;
  signal \SINE[13]_i_2_n_0\ : STD_LOGIC;
  signal \SINE[13]_i_3_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_100_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_101_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_102_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_105_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_109_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_111_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_115_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_124_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_125_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_126_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_127_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_134_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_135_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_136_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_137_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_13_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_14_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_15_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_16_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_173_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_17_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_182_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_183_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_184_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_185_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_186_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_187_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_188_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_189_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_190_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_191_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_192_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_193_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_194_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_195_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_196_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_197_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_198_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_199_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_19_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_200_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_201_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_202_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_203_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_204_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_205_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_206_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_207_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_208_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_209_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_210_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_211_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_212_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_213_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_214_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_215_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_216_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_217_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_218_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_219_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_220_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_221_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_222_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_223_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_224_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_225_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_226_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_227_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_228_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_229_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_230_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_231_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_232_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_233_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_234_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_235_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_236_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_237_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_240_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_241_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_242_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_243_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_244_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_245_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_246_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_247_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_248_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_249_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_24_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_250_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_251_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_256_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_257_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_258_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_259_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_25_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_266_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_267_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_268_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_269_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_272_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_273_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_274_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_275_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_282_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_283_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_284_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_285_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_286_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_287_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_288_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_289_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_290_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_291_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_292_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_293_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_294_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_295_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_296_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_297_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_298_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_299_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_2_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_300_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_301_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_302_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_303_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_304_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_305_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_306_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_307_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_308_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_309_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_310_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_311_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_312_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_313_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_314_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_315_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_316_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_317_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_318_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_319_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_320_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_321_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_322_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_323_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_324_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_325_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_326_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_327_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_328_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_329_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_32_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_330_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_331_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_332_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_333_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_334_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_335_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_336_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_337_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_338_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_339_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_340_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_341_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_342_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_343_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_344_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_345_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_346_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_347_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_348_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_349_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_34_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_350_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_351_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_352_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_353_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_354_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_355_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_356_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_357_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_358_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_359_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_35_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_360_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_361_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_362_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_363_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_364_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_365_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_366_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_367_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_368_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_369_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_36_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_370_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_371_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_372_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_373_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_374_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_375_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_376_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_377_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_378_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_379_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_37_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_380_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_381_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_382_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_383_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_384_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_385_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_386_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_387_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_388_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_389_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_38_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_390_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_391_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_392_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_393_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_394_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_395_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_396_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_397_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_398_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_399_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_39_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_400_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_401_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_402_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_403_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_404_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_405_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_406_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_407_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_408_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_409_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_410_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_411_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_412_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_413_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_414_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_415_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_416_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_417_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_418_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_419_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_41_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_420_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_421_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_422_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_423_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_424_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_425_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_426_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_427_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_428_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_429_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_430_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_431_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_432_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_433_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_434_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_435_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_45_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_4_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_5_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_60_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_61_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_6_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_80_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_8_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_93_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_94_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_95_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_96_n_0\ : STD_LOGIC;
  signal \SINE[1]_i_9_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_114_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_115_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_116_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_117_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_118_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_119_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_122_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_123_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_124_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_125_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_134_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_135_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_136_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_137_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_138_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_139_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_140_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_141_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_142_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_143_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_144_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_147_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_148_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_149_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_14_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_158_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_159_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_15_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_160_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_161_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_164_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_165_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_166_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_167_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_168_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_169_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_16_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_170_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_171_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_172_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_17_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_183_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_184_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_185_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_186_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_18_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_197_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_198_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_199_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_19_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_202_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_203_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_204_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_205_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_206_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_20_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_211_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_212_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_213_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_214_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_215_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_216_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_217_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_218_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_219_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_21_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_220_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_221_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_224_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_225_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_226_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_227_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_228_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_229_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_22_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_23_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_248_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_249_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_24_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_250_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_251_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_252_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_253_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_254_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_255_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_256_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_257_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_258_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_259_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_25_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_260_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_261_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_262_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_263_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_264_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_265_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_266_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_267_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_268_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_269_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_26_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_270_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_271_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_272_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_273_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_274_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_275_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_276_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_277_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_278_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_279_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_27_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_280_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_281_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_282_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_283_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_284_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_285_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_286_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_287_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_288_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_289_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_28_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_290_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_291_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_292_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_293_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_294_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_295_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_296_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_297_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_298_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_299_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_29_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_300_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_301_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_302_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_303_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_304_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_305_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_306_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_307_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_308_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_309_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_310_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_311_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_312_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_313_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_314_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_315_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_316_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_317_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_318_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_319_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_31_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_320_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_321_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_322_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_323_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_324_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_325_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_326_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_327_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_328_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_329_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_330_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_331_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_332_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_333_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_334_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_335_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_336_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_337_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_338_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_339_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_340_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_341_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_342_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_343_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_344_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_345_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_346_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_347_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_348_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_349_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_350_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_351_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_352_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_353_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_354_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_355_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_356_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_357_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_358_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_359_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_360_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_361_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_362_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_363_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_364_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_365_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_366_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_367_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_368_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_369_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_370_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_371_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_372_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_373_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_374_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_375_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_376_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_377_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_378_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_379_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_380_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_381_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_382_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_383_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_384_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_385_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_386_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_387_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_388_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_389_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_390_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_391_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_392_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_393_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_394_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_395_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_396_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_397_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_398_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_399_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_39_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_400_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_401_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_402_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_403_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_404_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_405_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_406_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_407_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_408_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_409_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_40_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_410_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_411_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_412_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_413_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_414_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_415_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_42_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_47_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_48_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_49_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_51_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_56_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_58_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_59_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_60_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_65_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_67_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_73_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_75_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_76_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_79_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_80_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_81_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_83_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_84_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_96_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_97_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_98_n_0\ : STD_LOGIC;
  signal \SINE[2]_i_99_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_100_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_102_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_103_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_104_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_105_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_106_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_113_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_134_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_135_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_136_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_137_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_13_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_143_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_144_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_146_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_147_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_14_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_152_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_153_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_154_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_155_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_156_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_157_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_158_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_159_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_15_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_160_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_161_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_162_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_163_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_164_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_165_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_166_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_167_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_168_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_169_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_170_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_171_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_172_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_173_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_174_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_175_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_176_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_177_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_178_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_179_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_180_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_181_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_182_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_183_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_184_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_185_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_186_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_187_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_188_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_189_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_190_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_191_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_192_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_193_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_194_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_195_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_196_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_197_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_198_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_199_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_200_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_201_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_202_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_203_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_206_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_207_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_208_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_209_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_210_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_211_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_212_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_213_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_218_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_219_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_220_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_221_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_222_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_223_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_224_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_227_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_228_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_229_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_230_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_231_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_232_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_233_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_234_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_235_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_236_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_237_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_238_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_23_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_241_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_242_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_243_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_244_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_245_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_246_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_247_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_248_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_249_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_24_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_250_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_251_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_252_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_253_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_254_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_255_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_256_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_257_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_258_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_259_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_260_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_261_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_262_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_263_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_264_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_265_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_266_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_267_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_268_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_269_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_270_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_271_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_272_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_273_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_274_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_275_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_276_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_277_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_278_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_279_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_280_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_281_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_282_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_283_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_284_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_285_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_286_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_287_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_288_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_289_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_290_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_291_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_292_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_293_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_294_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_295_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_296_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_297_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_298_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_299_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_29_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_2_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_300_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_301_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_302_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_30_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_313_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_314_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_315_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_316_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_317_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_318_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_31_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_321_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_322_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_323_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_324_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_325_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_326_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_327_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_328_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_32_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_337_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_338_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_339_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_33_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_340_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_341_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_342_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_343_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_344_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_345_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_346_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_347_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_348_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_349_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_34_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_350_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_351_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_352_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_353_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_354_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_355_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_356_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_357_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_358_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_359_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_35_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_360_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_361_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_362_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_363_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_364_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_365_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_366_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_367_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_368_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_369_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_36_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_370_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_371_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_372_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_373_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_374_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_375_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_376_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_377_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_378_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_379_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_37_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_380_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_381_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_382_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_383_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_384_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_385_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_386_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_387_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_388_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_389_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_390_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_391_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_392_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_393_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_394_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_395_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_396_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_397_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_398_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_399_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_400_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_401_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_402_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_403_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_404_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_48_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_49_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_4_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_50_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_51_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_52_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_53_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_64_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_65_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_66_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_67_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_68_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_69_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_6_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_78_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_79_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_7_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_80_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_81_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_88_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_8_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_91_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_92_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_95_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_96_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_98_n_0\ : STD_LOGIC;
  signal \SINE[3]_i_99_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_110_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_111_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_112_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_113_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_114_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_115_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_120_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_121_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_122_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_123_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_130_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_131_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_132_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_133_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_134_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_135_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_136_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_137_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_142_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_143_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_144_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_145_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_146_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_147_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_14_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_150_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_151_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_152_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_153_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_154_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_155_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_156_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_157_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_158_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_159_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_15_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_162_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_163_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_164_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_165_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_166_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_167_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_168_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_169_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_16_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_170_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_171_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_172_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_173_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_176_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_177_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_178_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_179_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_17_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_180_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_181_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_182_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_183_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_184_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_187_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_188_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_189_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_18_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_192_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_193_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_194_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_197_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_198_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_199_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_19_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_200_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_201_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_202_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_205_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_206_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_207_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_208_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_209_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_20_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_210_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_211_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_212_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_213_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_214_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_215_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_216_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_217_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_218_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_219_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_21_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_220_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_223_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_224_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_225_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_226_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_227_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_228_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_22_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_231_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_232_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_233_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_234_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_235_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_236_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_237_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_238_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_23_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_243_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_244_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_245_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_246_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_24_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_251_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_252_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_253_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_254_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_255_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_256_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_257_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_258_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_259_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_25_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_260_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_261_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_262_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_263_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_264_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_265_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_266_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_267_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_268_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_269_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_26_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_270_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_271_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_272_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_273_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_274_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_275_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_276_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_277_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_278_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_279_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_27_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_280_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_281_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_282_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_283_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_284_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_285_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_286_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_287_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_288_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_289_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_28_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_290_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_291_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_292_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_293_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_294_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_295_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_296_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_297_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_298_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_299_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_29_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_300_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_301_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_302_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_303_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_304_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_305_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_306_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_307_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_308_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_309_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_310_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_311_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_312_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_313_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_314_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_315_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_316_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_317_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_318_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_319_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_320_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_321_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_322_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_323_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_324_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_325_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_326_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_327_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_328_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_329_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_330_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_331_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_332_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_333_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_334_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_335_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_336_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_337_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_338_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_339_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_340_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_341_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_342_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_343_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_344_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_345_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_346_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_347_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_348_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_349_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_350_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_351_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_352_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_353_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_354_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_355_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_356_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_357_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_358_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_359_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_360_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_361_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_362_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_363_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_364_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_365_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_366_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_367_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_368_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_369_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_39_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_40_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_43_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_47_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_48_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_51_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_52_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_54_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_55_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_56_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_58_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_59_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_60_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_61_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_62_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_63_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_65_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_66_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_67_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_69_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_71_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_73_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_74_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_76_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_77_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_78_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_79_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_81_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_82_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_84_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_85_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_88_n_0\ : STD_LOGIC;
  signal \SINE[4]_i_91_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_100_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_101_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_105_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_106_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_107_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_108_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_109_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_110_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_111_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_112_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_113_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_114_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_115_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_116_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_117_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_118_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_119_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_11_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_122_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_123_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_124_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_125_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_128_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_129_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_12_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_130_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_131_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_132_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_133_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_134_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_137_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_138_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_139_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_13_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_140_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_141_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_142_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_143_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_144_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_145_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_148_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_149_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_14_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_150_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_151_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_154_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_155_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_156_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_157_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_158_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_159_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_15_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_160_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_16_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_173_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_174_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_175_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_176_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_177_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_178_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_179_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_180_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_181_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_182_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_183_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_186_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_187_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_188_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_189_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_18_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_190_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_191_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_192_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_193_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_194_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_195_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_196_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_197_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_198_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_199_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_19_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_200_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_201_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_202_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_203_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_204_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_205_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_206_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_207_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_208_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_209_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_20_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_210_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_211_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_212_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_213_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_214_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_215_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_216_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_217_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_218_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_219_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_21_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_220_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_221_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_222_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_223_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_224_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_225_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_226_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_227_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_228_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_229_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_22_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_230_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_231_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_232_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_233_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_234_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_235_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_236_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_237_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_238_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_239_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_23_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_240_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_241_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_242_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_243_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_244_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_245_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_246_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_247_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_248_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_249_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_24_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_250_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_251_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_252_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_253_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_254_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_255_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_256_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_257_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_258_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_259_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_260_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_261_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_262_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_263_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_264_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_265_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_266_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_267_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_268_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_269_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_270_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_271_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_272_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_273_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_274_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_275_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_276_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_277_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_278_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_279_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_280_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_281_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_282_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_283_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_284_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_285_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_286_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_287_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_288_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_289_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_290_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_291_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_292_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_293_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_294_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_295_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_296_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_297_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_298_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_299_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_29_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_300_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_301_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_302_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_303_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_304_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_305_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_306_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_307_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_308_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_30_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_31_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_36_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_37_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_3_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_41_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_42_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_44_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_46_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_47_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_49_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_50_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_51_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_56_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_57_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_5_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_64_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_65_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_66_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_68_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_69_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_70_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_71_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_72_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_73_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_74_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_75_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_76_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_77_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_78_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_79_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_80_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_81_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_82_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_83_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_84_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_85_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_86_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_87_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_88_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_89_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_8_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_90_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_91_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_94_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_95_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_96_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_97_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_98_n_0\ : STD_LOGIC;
  signal \SINE[5]_i_99_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_100_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_101_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_102_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_103_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_104_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_105_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_106_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_107_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_108_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_109_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_10_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_110_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_111_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_112_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_113_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_114_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_115_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_116_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_117_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_118_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_119_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_120_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_121_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_122_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_123_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_124_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_125_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_126_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_127_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_128_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_129_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_130_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_131_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_132_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_133_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_134_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_135_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_136_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_137_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_138_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_139_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_140_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_141_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_142_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_143_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_144_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_145_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_146_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_147_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_148_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_149_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_150_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_151_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_152_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_153_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_154_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_155_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_156_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_157_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_158_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_159_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_160_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_161_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_162_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_163_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_164_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_165_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_166_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_167_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_168_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_169_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_170_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_171_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_172_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_173_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_174_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_175_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_176_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_177_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_178_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_179_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_17_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_180_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_181_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_182_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_183_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_184_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_185_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_26_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_27_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_28_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_29_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_2_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_32_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_33_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_3_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_46_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_4_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_55_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_56_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_57_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_58_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_59_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_5_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_60_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_61_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_62_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_63_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_64_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_65_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_66_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_67_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_68_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_69_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_70_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_71_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_72_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_73_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_74_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_75_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_76_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_77_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_78_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_79_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_80_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_81_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_82_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_83_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_84_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_85_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_86_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_87_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_88_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_89_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_8_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_90_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_91_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_92_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_93_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_94_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_95_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_96_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_97_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_98_n_0\ : STD_LOGIC;
  signal \SINE[6]_i_99_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_100_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_101_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_102_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_103_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_104_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_105_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_106_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_107_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_108_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_109_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_10_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_110_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_111_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_112_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_113_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_114_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_115_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_116_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_117_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_118_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_119_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_11_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_120_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_121_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_122_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_123_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_124_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_125_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_126_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_127_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_128_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_129_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_130_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_131_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_132_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_133_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_134_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_135_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_14_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_15_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_29_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_2_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_32_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_38_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_39_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_48_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_49_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_4_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_50_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_51_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_52_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_53_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_54_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_55_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_56_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_57_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_58_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_59_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_5_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_60_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_61_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_62_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_63_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_64_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_65_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_66_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_67_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_68_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_69_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_70_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_71_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_72_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_73_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_74_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_75_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_76_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_77_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_78_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_79_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_80_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_81_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_82_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_83_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_84_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_85_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_86_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_87_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_88_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_89_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_90_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_91_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_92_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_93_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_94_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_95_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_96_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_97_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_98_n_0\ : STD_LOGIC;
  signal \SINE[7]_i_99_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_13_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_16_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_17_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_18_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_19_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_20_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_21_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_22_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_23_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_24_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_25_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_26_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_27_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_28_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_29_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_30_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_31_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_32_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_33_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_34_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_35_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_36_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_37_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_38_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_39_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_3_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_40_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_41_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_42_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_43_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_44_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_45_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_46_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_47_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_48_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_49_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_4_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_50_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_51_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_52_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_53_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_54_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_55_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_56_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_57_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_58_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_59_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_60_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_61_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_62_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_63_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_64_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_65_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_66_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_67_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_68_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_69_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_70_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_71_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_72_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_73_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_74_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_75_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_76_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_77_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_78_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_79_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_80_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_81_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_82_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_83_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_84_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_85_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_86_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_87_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_88_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_89_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_8_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_90_n_0\ : STD_LOGIC;
  signal \SINE[8]_i_91_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_10_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_11_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_12_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_13_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_14_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_15_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_17_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_18_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_19_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_20_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_21_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_22_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_23_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_24_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_25_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_26_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_27_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_28_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_29_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_30_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_31_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_32_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_33_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_34_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_35_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_36_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_37_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_38_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_39_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_40_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_41_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_42_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_43_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_44_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_45_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_46_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_47_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_48_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_49_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_4_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_50_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_51_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_52_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_53_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_54_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_55_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_56_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_57_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_5_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_6_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_7_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_8_n_0\ : STD_LOGIC;
  signal \SINE[9]_i_9_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_100_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_101_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_102_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_104_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_105_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_106_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_109_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_110_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_111_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_112_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_114_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_117_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_118_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_119_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_120_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_121_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_122_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_123_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_125_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_182_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_183_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_188_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_189_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_190_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_191_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_192_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_193_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_197_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_198_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_199_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_200_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_201_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_202_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_206_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_207_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_211_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_212_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_213_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_214_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_215_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_216_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_217_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_218_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_219_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_220_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_221_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_222_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_225_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_226_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_230_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_231_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_232_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_233_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_234_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_235_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_240_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_241_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_242_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_243_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_244_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_245_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_251_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_252_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_253_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_254_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_255_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_256_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_257_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_258_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_25_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_261_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_262_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_269_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_270_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_271_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_272_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_273_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_274_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_275_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_276_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_277_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_278_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_279_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_280_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_281_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_282_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_287_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_288_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_28_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_30_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_31_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_48_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_49_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_50_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_51_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_52_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_53_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_54_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_55_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_56_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_57_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_60_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_61_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_62_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_63_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_64_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_65_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_66_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_67_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_68_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_69_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_70_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_71_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_72_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_73_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_74_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_75_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_76_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_77_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_78_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_81_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_82_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_83_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_85_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_86_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_87_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_89_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_91_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_92_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_93_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_94_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_95_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_96_n_0\ : STD_LOGIC;
  signal \SINE_reg[0]_i_98_n_0\ : STD_LOGIC;
  signal \SINE_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \SINE_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_103_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_104_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_106_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_107_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_108_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_110_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_112_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_113_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_114_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_116_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_117_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_118_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_119_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_120_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_121_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_122_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_123_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_128_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_129_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_130_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_131_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_132_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_133_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_138_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_139_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_140_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_141_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_142_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_143_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_144_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_145_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_146_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_147_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_148_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_149_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_150_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_151_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_152_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_153_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_154_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_155_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_156_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_157_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_158_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_159_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_160_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_161_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_162_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_163_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_164_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_165_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_166_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_167_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_168_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_169_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_170_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_171_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_172_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_174_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_175_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_176_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_177_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_178_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_179_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_180_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_181_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_18_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_20_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_21_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_22_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_238_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_239_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_23_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_252_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_253_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_254_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_255_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_260_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_261_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_262_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_263_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_264_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_265_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_26_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_270_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_271_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_276_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_277_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_278_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_279_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_27_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_280_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_281_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_28_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_29_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_30_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_31_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_33_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_40_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_42_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_43_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_44_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_46_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_47_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_48_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_49_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_50_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_51_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_52_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_53_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_54_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_55_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_56_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_57_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_58_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_59_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_62_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_63_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_64_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_65_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_66_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_67_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_68_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_69_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_70_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_71_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_72_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_73_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_74_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_75_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_76_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_77_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_78_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_79_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_81_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_82_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_83_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_84_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_85_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_86_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_87_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_88_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_89_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_90_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_91_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_92_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_97_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_98_n_0\ : STD_LOGIC;
  signal \SINE_reg[1]_i_99_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_100_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_101_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_102_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_103_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_104_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_105_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_106_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_107_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_108_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_109_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_110_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_111_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_112_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_113_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_120_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_121_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_126_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_127_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_128_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_129_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_130_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_131_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_132_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_133_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_145_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_146_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_150_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_151_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_152_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_153_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_154_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_155_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_156_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_157_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_162_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_163_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_173_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_174_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_175_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_176_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_177_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_178_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_179_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_180_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_181_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_182_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_187_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_188_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_189_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_190_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_191_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_192_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_193_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_194_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_195_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_196_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_200_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_201_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_207_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_208_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_209_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_210_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_222_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_223_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_230_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_231_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_232_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_233_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_234_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_235_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_236_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_237_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_238_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_239_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_240_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_241_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_242_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_243_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_244_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_245_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_246_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_247_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_30_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_32_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_33_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_34_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_35_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_36_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_37_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_38_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_41_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_43_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_44_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_45_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_46_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_50_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_52_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_53_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_54_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_55_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_57_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_61_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_62_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_63_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_64_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_66_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_68_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_69_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_70_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_71_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_72_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_74_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_77_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_78_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_82_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_85_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_86_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_87_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_88_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_89_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_90_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_91_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_92_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_93_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_94_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_95_n_0\ : STD_LOGIC;
  signal \SINE_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_101_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_107_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_108_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_109_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_110_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_111_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_112_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_114_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_115_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_116_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_117_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_118_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_119_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_120_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_121_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_122_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_123_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_124_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_125_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_126_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_127_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_128_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_129_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_130_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_131_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_132_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_133_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_138_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_139_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_140_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_141_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_142_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_145_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_148_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_149_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_150_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_151_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_16_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_17_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_18_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_19_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_204_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_205_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_20_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_214_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_215_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_216_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_217_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_21_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_225_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_226_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_22_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_239_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_240_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_25_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_26_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_27_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_28_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_303_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_304_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_305_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_306_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_307_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_308_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_309_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_310_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_311_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_312_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_319_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_320_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_329_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_330_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_331_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_332_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_333_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_334_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_335_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_336_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_38_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_39_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_40_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_41_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_42_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_43_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_44_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_45_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_46_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_47_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_54_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_55_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_56_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_57_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_58_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_59_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_60_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_61_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_62_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_63_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_70_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_71_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_72_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_73_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_74_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_75_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_76_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_77_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_82_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_83_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_84_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_85_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_86_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_87_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_89_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_90_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_93_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_94_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_97_n_0\ : STD_LOGIC;
  signal \SINE_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_100_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_101_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_102_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_103_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_104_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_105_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_106_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_107_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_108_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_109_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_116_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_117_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_118_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_119_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_124_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_125_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_126_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_127_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_128_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_129_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_138_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_139_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_140_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_141_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_148_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_149_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_160_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_161_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_174_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_175_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_185_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_186_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_190_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_191_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_195_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_196_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_203_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_204_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_221_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_222_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_229_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_230_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_239_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_240_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_241_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_242_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_247_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_248_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_249_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_250_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_30_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_31_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_32_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_33_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_34_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_35_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_36_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_37_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_38_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_41_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_42_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_44_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_45_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_46_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_49_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_50_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_53_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_57_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_64_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_68_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_70_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_72_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_75_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_80_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_83_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_86_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_87_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_89_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_90_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_92_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_93_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_94_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_95_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_96_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_97_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_98_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_99_n_0\ : STD_LOGIC;
  signal \SINE_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_102_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_103_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_104_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_120_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_121_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_126_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_127_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_135_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_136_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_146_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_147_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_152_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_153_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_161_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_162_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_163_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_164_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_165_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_166_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_167_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_168_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_169_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_170_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_171_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_172_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_17_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_184_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_185_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_25_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_26_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_27_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_28_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_32_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_33_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_34_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_35_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_38_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_39_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_40_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_43_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_45_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_48_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_52_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_53_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_54_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_55_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_58_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_59_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_60_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_61_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_62_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_63_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_67_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_92_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_93_n_0\ : STD_LOGIC;
  signal \SINE_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_14_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_15_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_16_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_18_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_19_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_20_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_21_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_22_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_23_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_24_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_25_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_30_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_31_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_34_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_35_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_36_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_37_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_38_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_39_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_40_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_41_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_42_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_43_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_44_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_45_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_47_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_48_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_49_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_50_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_51_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_52_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_53_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_54_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \SINE_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_16_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_17_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_18_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_19_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_20_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_21_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_22_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_23_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_24_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_25_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_26_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_27_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_28_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_30_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_31_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_33_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_34_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_35_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_36_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_37_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_40_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_41_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_42_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_43_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_44_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_45_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_46_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_47_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \SINE_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \SINE_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \SINE_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \SINE_reg[8]_i_12_n_0\ : STD_LOGIC;
  signal \SINE_reg[8]_i_14_n_0\ : STD_LOGIC;
  signal \SINE_reg[8]_i_15_n_0\ : STD_LOGIC;
  signal \SINE_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \SINE_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \SINE_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \SINE_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \SINE_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal \SINE_reg[9]_i_16_n_0\ : STD_LOGIC;
  signal \SINE_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \SINE_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \p_0_out_inferred__0/COS[0]_i_10_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_114_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_115_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_116_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_117_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_11_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_120_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_121_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_122_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_123_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_124_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_125_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_126_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_127_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_128_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_129_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_12_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_130_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_131_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_132_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_133_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_134_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_135_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_136_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_137_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_138_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_139_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_13_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_140_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_141_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_142_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_143_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_144_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_145_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_146_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_147_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_148_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_149_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_14_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_150_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_151_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_152_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_153_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_154_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_155_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_156_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_157_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_158_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_159_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_15_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_160_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_161_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_162_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_163_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_164_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_165_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_166_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_167_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_168_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_169_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_170_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_171_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_172_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_173_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_174_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_175_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_176_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_177_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_178_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_179_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_17_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_180_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_181_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_182_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_183_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_184_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_185_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_186_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_187_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_188_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_189_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_18_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_190_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_191_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_192_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_193_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_194_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_195_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_196_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_197_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_198_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_199_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_200_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_201_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_202_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_203_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_204_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_205_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_206_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_207_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_208_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_209_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_210_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_211_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_212_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_213_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_214_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_215_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_22_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_26_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_28_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_37_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_38_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_46_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_50_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_51_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_52_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_53_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_54_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_61_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_62_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_63_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_64_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_71_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_72_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_73_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_76_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_77_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_94_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_95_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_96_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_97_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_98_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_99_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[0]_i_9_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[10]_i_10_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[10]_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[10]_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[10]_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[10]_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[10]_i_9_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[11]_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[11]_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[11]_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[12]_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[13]_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_103_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_104_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_105_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_108_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_109_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_10_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_110_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_111_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_118_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_119_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_11_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_120_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_121_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_122_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_123_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_124_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_125_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_126_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_127_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_128_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_129_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_12_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_130_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_131_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_132_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_133_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_134_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_135_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_136_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_137_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_138_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_139_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_13_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_140_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_141_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_142_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_143_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_144_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_145_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_146_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_147_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_148_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_149_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_150_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_151_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_152_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_153_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_154_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_155_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_156_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_157_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_158_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_159_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_160_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_161_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_162_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_163_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_164_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_165_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_166_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_167_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_168_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_169_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_170_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_171_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_172_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_173_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_174_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_175_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_176_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_177_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_178_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_179_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_180_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_181_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_182_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_183_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_184_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_185_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_186_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_187_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_188_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_189_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_190_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_191_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_192_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_193_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_194_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_195_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_196_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_197_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_198_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_199_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_200_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_201_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_202_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_203_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_204_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_205_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_206_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_207_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_208_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_209_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_210_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_211_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_212_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_213_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_214_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_215_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_216_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_217_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_218_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_219_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_22_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_23_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_29_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_30_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_31_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_34_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_38_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_40_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_78_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_79_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_80_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_81_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_82_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_83_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_84_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_85_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_86_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_87_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_88_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_93_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_94_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_95_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_96_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[1]_i_9_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_100_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_101_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_102_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_103_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_106_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_107_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_108_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_109_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_10_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_110_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_111_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_11_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_12_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_130_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_131_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_132_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_133_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_134_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_135_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_136_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_137_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_138_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_139_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_13_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_140_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_141_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_142_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_143_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_144_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_145_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_146_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_147_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_148_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_149_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_14_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_150_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_151_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_152_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_153_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_154_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_155_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_156_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_157_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_158_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_159_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_15_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_160_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_161_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_162_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_163_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_164_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_165_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_166_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_167_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_168_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_169_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_170_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_171_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_172_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_173_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_174_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_175_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_176_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_177_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_178_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_179_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_17_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_180_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_181_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_182_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_183_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_184_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_185_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_186_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_187_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_188_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_189_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_18_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_190_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_191_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_192_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_193_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_194_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_195_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_196_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_197_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_198_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_199_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_19_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_200_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_201_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_202_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_203_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_204_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_205_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_21_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_26_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_28_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_29_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_30_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_33_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_34_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_35_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_37_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_38_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_50_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_51_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_52_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_53_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_54_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_55_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_56_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_57_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_58_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_59_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_60_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_63_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_64_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_65_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_74_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_75_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_76_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_77_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_80_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_81_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_82_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_83_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_84_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_85_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_86_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_87_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_88_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_93_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_94_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_95_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_96_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_97_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_98_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_99_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[2]_i_9_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_101_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_102_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_103_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_104_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_105_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_106_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_109_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_10_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_110_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_111_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_112_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_113_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_114_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_115_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_11_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_124_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_125_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_126_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_127_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_128_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_129_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_12_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_130_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_131_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_132_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_133_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_134_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_135_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_136_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_137_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_138_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_139_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_13_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_140_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_141_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_142_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_143_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_144_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_145_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_146_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_147_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_148_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_149_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_14_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_150_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_151_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_152_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_153_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_154_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_155_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_156_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_157_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_158_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_159_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_15_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_160_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_161_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_162_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_163_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_164_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_165_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_166_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_167_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_168_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_169_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_170_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_171_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_172_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_173_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_174_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_175_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_176_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_177_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_178_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_179_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_17_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_180_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_181_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_182_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_183_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_184_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_185_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_186_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_187_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_188_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_189_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_18_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_190_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_21_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_22_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_24_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_26_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_28_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_29_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_30_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_31_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_37_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_38_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_40_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_41_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_46_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_47_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_50_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_51_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_52_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_53_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_54_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_55_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_56_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_57_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_62_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_63_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_64_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_65_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_66_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_69_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_70_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_71_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_72_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_73_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_74_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_75_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_76_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_77_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_78_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_79_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_82_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_83_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_84_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_85_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_86_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_87_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_88_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_89_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_90_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[3]_i_9_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_100_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_101_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_102_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_103_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_106_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_107_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_108_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_109_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_10_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_110_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_111_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_112_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_117_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_118_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_119_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_11_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_120_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_125_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_126_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_127_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_128_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_129_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_12_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_130_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_131_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_132_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_133_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_134_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_135_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_136_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_137_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_138_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_139_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_13_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_140_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_141_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_142_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_143_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_144_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_145_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_146_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_147_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_148_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_149_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_14_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_150_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_151_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_152_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_153_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_154_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_155_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_156_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_157_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_158_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_159_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_15_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_160_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_161_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_162_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_163_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_164_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_165_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_166_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_167_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_168_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_169_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_170_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_171_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_17_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_18_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_21_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_22_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_24_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_26_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_28_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_29_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_30_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_31_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_32_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_33_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_34_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_36_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_37_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_39_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_40_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_43_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_46_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_49_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_50_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_51_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_52_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_53_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_54_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_55_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_56_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_61_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_62_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_63_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_64_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_65_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_68_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_69_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_70_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_71_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_72_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_73_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_74_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_75_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_78_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_79_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_80_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_81_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_82_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_83_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_84_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_85_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_86_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_87_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_88_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_89_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_90_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_91_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_92_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_93_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_94_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_95_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_98_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_99_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[4]_i_9_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_100_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_101_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_102_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_103_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_104_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_105_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_106_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_107_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_108_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_109_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_10_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_110_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_111_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_112_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_113_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_114_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_115_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_116_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_117_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_118_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_119_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_120_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_121_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_122_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_123_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_124_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_125_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_126_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_127_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_128_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_129_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_12_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_130_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_131_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_132_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_13_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_14_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_19_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_20_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_21_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_23_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_24_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_26_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_28_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_29_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_31_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_32_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_33_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_38_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_39_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_40_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_41_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_42_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_43_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_44_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_45_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_47_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_48_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_49_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_4_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_50_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_51_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_52_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_53_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_54_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_55_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_58_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_59_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_60_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_61_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_62_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_63_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_66_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_67_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_68_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_69_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_72_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_73_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_74_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_75_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_76_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_77_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_81_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_82_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_83_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_84_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_85_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_86_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_87_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_90_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_91_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_92_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_93_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_94_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_95_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_96_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_97_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_98_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_99_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[5]_i_9_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_14_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_15_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_17_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_18_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_19_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_24_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_36_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_37_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_38_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_39_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_40_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_41_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_42_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_43_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_44_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_45_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_46_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_47_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_48_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_49_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_4_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_50_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_51_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_52_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_53_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_54_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_55_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_56_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_57_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_58_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_59_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_5_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_60_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_61_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_63_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_65_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_66_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_67_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_68_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_69_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_70_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_71_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_72_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_73_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_74_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_75_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_76_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_77_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_78_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_79_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_80_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_81_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_82_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_83_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_84_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_85_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_86_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_87_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[6]_i_9_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_11_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_14_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_24_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_27_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_28_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_29_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_30_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_31_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_32_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_33_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_34_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_35_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_36_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_37_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_38_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_39_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_40_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_41_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_42_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_43_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_44_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_45_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_46_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_47_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_48_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_4_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_50_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_51_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_52_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_53_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[7]_i_5_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[8]_i_10_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[8]_i_11_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[8]_i_12_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[8]_i_13_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[8]_i_14_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[8]_i_15_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[8]_i_16_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[8]_i_17_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[8]_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[8]_i_20_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[8]_i_22_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[8]_i_23_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[8]_i_24_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[8]_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[8]_i_26_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[8]_i_28_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[8]_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[8]_i_30_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[8]_i_31_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[8]_i_4_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[8]_i_9_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[9]_i_10_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[9]_i_12_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[9]_i_16_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[9]_i_17_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[9]_i_1_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[9]_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[9]_i_4_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[9]_i_5_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[9]_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[9]_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS[9]_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_100_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_101_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_102_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_103_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_104_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_105_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_106_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_107_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_108_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_109_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_110_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_111_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_112_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_113_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_118_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_119_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_30_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_31_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_33_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_34_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_35_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_36_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_39_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_40_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_41_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_42_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_43_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_44_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_45_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_47_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_48_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_49_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_55_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_56_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_57_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_58_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_59_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_60_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_65_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_66_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_67_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_68_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_69_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_70_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_74_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_75_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_78_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_79_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_80_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_81_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_82_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_83_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_84_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_85_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_86_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_87_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_88_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_89_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_90_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_91_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_92_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[0]_i_93_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_100_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_101_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_102_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_106_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_107_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_112_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_113_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_114_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_115_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_116_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_117_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_14_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_15_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_16_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_17_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_18_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_19_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_20_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_21_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_24_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_26_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_27_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_28_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_32_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_33_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_35_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_36_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_37_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_39_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_41_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_42_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_43_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_44_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_45_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_46_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_47_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_48_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_49_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_50_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_51_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_52_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_53_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_54_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_55_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_56_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_57_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_58_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_59_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_60_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_61_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_62_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_63_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_64_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_65_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_66_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_68_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_69_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_70_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_71_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_72_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_73_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_74_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_75_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_76_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_77_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_89_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_90_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_91_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_92_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_97_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_98_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[1]_i_99_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_104_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_105_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_112_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_113_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_114_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_115_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_116_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_117_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_118_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_119_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_120_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_121_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_122_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_123_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_124_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_125_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_126_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_127_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_128_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_129_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_16_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_20_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_22_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_23_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_24_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_27_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_31_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_32_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_36_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_39_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_40_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_41_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_42_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_43_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_44_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_45_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_46_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_47_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_48_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_49_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_61_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_62_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_66_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_67_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_68_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_69_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_70_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_71_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_72_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_73_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_78_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_79_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_89_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_90_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_91_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[2]_i_92_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_100_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_107_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_108_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_116_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_117_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_118_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_119_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_120_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_121_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_122_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_123_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_16_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_19_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_20_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_23_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_27_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_32_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_33_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_34_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_35_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_36_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_39_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_42_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_43_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_44_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_45_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_48_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_49_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_58_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_59_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_60_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_61_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_67_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_68_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_80_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_81_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_91_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_92_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_93_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_94_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_95_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_96_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_97_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_98_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[3]_i_99_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_104_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_105_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_113_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_114_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_115_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_116_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_121_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_122_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_123_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_124_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_16_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_19_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_20_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_23_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_27_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_35_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_38_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_41_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_42_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_44_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_45_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_47_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_48_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_57_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_58_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_59_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_60_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_66_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_67_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_76_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_77_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_96_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[4]_i_97_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[5]_i_15_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[5]_i_16_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[5]_i_17_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[5]_i_18_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[5]_i_22_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[5]_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[5]_i_27_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[5]_i_30_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[5]_i_34_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[5]_i_35_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[5]_i_36_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[5]_i_56_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[5]_i_57_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[5]_i_64_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[5]_i_65_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[5]_i_70_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[5]_i_71_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[5]_i_79_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[5]_i_80_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[5]_i_88_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[5]_i_89_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[6]_i_20_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[6]_i_21_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[6]_i_22_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[6]_i_23_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[6]_i_25_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[6]_i_26_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[6]_i_27_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[6]_i_28_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[6]_i_29_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[6]_i_30_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[6]_i_31_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[6]_i_32_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[7]_i_15_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[7]_i_16_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[7]_i_17_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[7]_i_18_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[7]_i_19_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[7]_i_20_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[7]_i_21_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[7]_i_22_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[7]_i_23_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__0/COS_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \NLW_ACCUMULATOR_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ACCUMULATOR_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \ACCUMULATOR_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \ACCUMULATOR_reg[16]_i_1\ : label is 11;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__0\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__1\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__10\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__11\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__12\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__13\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__14\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__15\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__2\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__3\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__4\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__5\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__6\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__7\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__8\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__9\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[19]\ : label is "ACCUMULATOR_reg[19]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[19]_rep\ : label is "ACCUMULATOR_reg[19]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[19]_rep__0\ : label is "ACCUMULATOR_reg[19]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[19]_rep__1\ : label is "ACCUMULATOR_reg[19]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[19]_rep__10\ : label is "ACCUMULATOR_reg[19]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[19]_rep__11\ : label is "ACCUMULATOR_reg[19]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[19]_rep__12\ : label is "ACCUMULATOR_reg[19]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[19]_rep__13\ : label is "ACCUMULATOR_reg[19]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[19]_rep__14\ : label is "ACCUMULATOR_reg[19]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[19]_rep__15\ : label is "ACCUMULATOR_reg[19]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[19]_rep__16\ : label is "ACCUMULATOR_reg[19]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[19]_rep__2\ : label is "ACCUMULATOR_reg[19]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[19]_rep__3\ : label is "ACCUMULATOR_reg[19]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[19]_rep__4\ : label is "ACCUMULATOR_reg[19]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[19]_rep__5\ : label is "ACCUMULATOR_reg[19]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[19]_rep__6\ : label is "ACCUMULATOR_reg[19]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[19]_rep__7\ : label is "ACCUMULATOR_reg[19]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[19]_rep__8\ : label is "ACCUMULATOR_reg[19]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[19]_rep__9\ : label is "ACCUMULATOR_reg[19]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]\ : label is "ACCUMULATOR_reg[20]";
  attribute ADDER_THRESHOLD of \ACCUMULATOR_reg[20]_i_1\ : label is 11;
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__0\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__1\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__10\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__11\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__12\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__13\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__14\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__15\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__16\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__2\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__3\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__4\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__5\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__6\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__7\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__8\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__9\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[21]\ : label is "ACCUMULATOR_reg[21]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[21]_rep\ : label is "ACCUMULATOR_reg[21]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[21]_rep__0\ : label is "ACCUMULATOR_reg[21]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[21]_rep__1\ : label is "ACCUMULATOR_reg[21]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[21]_rep__10\ : label is "ACCUMULATOR_reg[21]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[21]_rep__11\ : label is "ACCUMULATOR_reg[21]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[21]_rep__12\ : label is "ACCUMULATOR_reg[21]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[21]_rep__13\ : label is "ACCUMULATOR_reg[21]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[21]_rep__14\ : label is "ACCUMULATOR_reg[21]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[21]_rep__15\ : label is "ACCUMULATOR_reg[21]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[21]_rep__2\ : label is "ACCUMULATOR_reg[21]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[21]_rep__3\ : label is "ACCUMULATOR_reg[21]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[21]_rep__4\ : label is "ACCUMULATOR_reg[21]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[21]_rep__5\ : label is "ACCUMULATOR_reg[21]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[21]_rep__6\ : label is "ACCUMULATOR_reg[21]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[21]_rep__7\ : label is "ACCUMULATOR_reg[21]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[21]_rep__8\ : label is "ACCUMULATOR_reg[21]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[21]_rep__9\ : label is "ACCUMULATOR_reg[21]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__0\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__1\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__10\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__11\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__12\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__13\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__14\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__15\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__16\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__2\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__3\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__4\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__5\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__6\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__7\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__8\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__9\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[23]\ : label is "ACCUMULATOR_reg[23]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[23]_rep\ : label is "ACCUMULATOR_reg[23]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[23]_rep__0\ : label is "ACCUMULATOR_reg[23]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[23]_rep__1\ : label is "ACCUMULATOR_reg[23]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[23]_rep__2\ : label is "ACCUMULATOR_reg[23]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[23]_rep__3\ : label is "ACCUMULATOR_reg[23]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[23]_rep__4\ : label is "ACCUMULATOR_reg[23]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[23]_rep__5\ : label is "ACCUMULATOR_reg[23]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[23]_rep__6\ : label is "ACCUMULATOR_reg[23]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[24]\ : label is "ACCUMULATOR_reg[24]";
  attribute ADDER_THRESHOLD of \ACCUMULATOR_reg[24]_i_1\ : label is 11;
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[24]_rep\ : label is "ACCUMULATOR_reg[24]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[24]_rep__0\ : label is "ACCUMULATOR_reg[24]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[24]_rep__1\ : label is "ACCUMULATOR_reg[24]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[24]_rep__2\ : label is "ACCUMULATOR_reg[24]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[24]_rep__3\ : label is "ACCUMULATOR_reg[24]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[24]_rep__4\ : label is "ACCUMULATOR_reg[24]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[24]_rep__5\ : label is "ACCUMULATOR_reg[24]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[24]_rep__6\ : label is "ACCUMULATOR_reg[24]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[24]_rep__7\ : label is "ACCUMULATOR_reg[24]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__0\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__1\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep\ : label is "ACCUMULATOR_reg[26]";
  attribute ADDER_THRESHOLD of \ACCUMULATOR_reg[28]_i_1\ : label is 11;
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[31]\ : label is "ACCUMULATOR_reg[31]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[31]_rep\ : label is "ACCUMULATOR_reg[31]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[31]_rep__0\ : label is "ACCUMULATOR_reg[31]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[31]_rep__1\ : label is "ACCUMULATOR_reg[31]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[31]_rep__10\ : label is "ACCUMULATOR_reg[31]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[31]_rep__11\ : label is "ACCUMULATOR_reg[31]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[31]_rep__12\ : label is "ACCUMULATOR_reg[31]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[31]_rep__13\ : label is "ACCUMULATOR_reg[31]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[31]_rep__14\ : label is "ACCUMULATOR_reg[31]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[31]_rep__15\ : label is "ACCUMULATOR_reg[31]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[31]_rep__16\ : label is "ACCUMULATOR_reg[31]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[31]_rep__17\ : label is "ACCUMULATOR_reg[31]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[31]_rep__18\ : label is "ACCUMULATOR_reg[31]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[31]_rep__19\ : label is "ACCUMULATOR_reg[31]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[31]_rep__2\ : label is "ACCUMULATOR_reg[31]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[31]_rep__3\ : label is "ACCUMULATOR_reg[31]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[31]_rep__4\ : label is "ACCUMULATOR_reg[31]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[31]_rep__5\ : label is "ACCUMULATOR_reg[31]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[31]_rep__6\ : label is "ACCUMULATOR_reg[31]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[31]_rep__7\ : label is "ACCUMULATOR_reg[31]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[31]_rep__8\ : label is "ACCUMULATOR_reg[31]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[31]_rep__9\ : label is "ACCUMULATOR_reg[31]";
  attribute ADDER_THRESHOLD of \ACCUMULATOR_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \ACCUMULATOR_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \COS[1]_i_67\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \COS[6]_i_34\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \COS[6]_i_35\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \COS[6]_i_62\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \COS[6]_i_64\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \COS[7]_i_49\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \COS[8]_i_18\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \COS[9]_i_18\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \SINE[0]_i_208\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \SINE[0]_i_239\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \SINE[0]_i_248\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \SINE[10]_i_20\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \SINE[10]_i_21\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \SINE[10]_i_22\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \SINE[10]_i_23\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \SINE[10]_i_24\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \SINE[10]_i_29\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \SINE[10]_i_30\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \SINE[10]_i_31\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \SINE[10]_i_37\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \SINE[10]_i_38\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \SINE[10]_i_39\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \SINE[10]_i_40\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \SINE[11]_i_13\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \SINE[11]_i_14\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \SINE[12]_i_7\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \SINE[13]_i_3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \SINE[1]_i_135\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \SINE[1]_i_173\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \SINE[1]_i_244\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \SINE[1]_i_256\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \SINE[1]_i_268\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \SINE[2]_i_117\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \SINE[2]_i_137\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \SINE[2]_i_141\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \SINE[2]_i_160\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \SINE[2]_i_166\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \SINE[2]_i_226\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \SINE[2]_i_97\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \SINE[3]_i_206\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \SINE[3]_i_208\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \SINE[3]_i_210\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \SINE[3]_i_315\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \SINE[4]_i_132\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \SINE[4]_i_134\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \SINE[4]_i_183\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \SINE[4]_i_198\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \SINE[4]_i_199\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \SINE[4]_i_236\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \SINE[5]_i_100\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \SINE[5]_i_101\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \SINE[5]_i_116\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \SINE[5]_i_123\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \SINE[5]_i_125\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \SINE[5]_i_198\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \SINE[5]_i_217\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \SINE[5]_i_222\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \SINE[5]_i_225\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \SINE[5]_i_238\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \SINE[5]_i_267\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \SINE[5]_i_275\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \SINE[5]_i_71\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \SINE[5]_i_72\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \SINE[5]_i_87\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \SINE[5]_i_89\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \SINE[6]_i_103\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \SINE[6]_i_144\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \SINE[6]_i_146\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \SINE[6]_i_148\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \SINE[6]_i_149\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \SINE[6]_i_151\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \SINE[6]_i_153\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \SINE[6]_i_156\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \SINE[6]_i_157\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \SINE[6]_i_161\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \SINE[6]_i_165\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \SINE[6]_i_175\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \SINE[6]_i_65\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \SINE[6]_i_78\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \SINE[7]_i_106\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \SINE[7]_i_115\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \SINE[7]_i_116\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \SINE[7]_i_118\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \SINE[7]_i_119\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \SINE[7]_i_121\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \SINE[7]_i_122\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \SINE[7]_i_123\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \SINE[7]_i_125\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \SINE[7]_i_130\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \SINE[7]_i_134\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \SINE[7]_i_71\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \SINE[7]_i_83\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \SINE[8]_i_48\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \SINE[8]_i_49\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \SINE[8]_i_50\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \SINE[8]_i_51\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \SINE[8]_i_52\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \SINE[8]_i_53\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \SINE[8]_i_74\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \SINE[8]_i_78\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \SINE[8]_i_80\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \SINE[8]_i_82\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \SINE[8]_i_83\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \SINE[8]_i_84\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \SINE[8]_i_85\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \SINE[8]_i_87\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \SINE[8]_i_89\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \SINE[8]_i_90\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \SINE[8]_i_91\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \SINE[9]_i_33\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \SINE[9]_i_38\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \SINE[9]_i_39\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \SINE[9]_i_40\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \SINE[9]_i_41\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \SINE[9]_i_49\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \SINE[9]_i_50\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \SINE[9]_i_51\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \SINE[9]_i_52\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \SINE[9]_i_53\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \SINE[9]_i_54\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \SINE[9]_i_56\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/COS[0]_i_61\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/COS[1]_i_80\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/COS[1]_i_93\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/COS[2]_i_108\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/COS[2]_i_53\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/COS[2]_i_57\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/COS[2]_i_76\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/COS[2]_i_82\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/COS[3]_i_103\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/COS[3]_i_50\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/COS[3]_i_52\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/COS[3]_i_54\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/COS[4]_i_110\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/COS[4]_i_51\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/COS[4]_i_53\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/COS[5]_i_126\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/COS[5]_i_132\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/COS[5]_i_51\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/COS[5]_i_53\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/COS[5]_i_61\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/COS[5]_i_67\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/COS[5]_i_69\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/COS[6]_i_44\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/COS[6]_i_70\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/COS[6]_i_78\ : label is "soft_lutpair5";
begin
\ACCUMULATOR[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(3),
      I1 => \ACCUMULATOR_reg_n_0_[3]\,
      O => \ACCUMULATOR[0]_i_2_n_0\
    );
\ACCUMULATOR[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(2),
      I1 => \ACCUMULATOR_reg_n_0_[2]\,
      O => \ACCUMULATOR[0]_i_3_n_0\
    );
\ACCUMULATOR[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(1),
      I1 => \ACCUMULATOR_reg_n_0_[1]\,
      O => \ACCUMULATOR[0]_i_4_n_0\
    );
\ACCUMULATOR[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(0),
      I1 => \ACCUMULATOR_reg_n_0_[0]\,
      O => \ACCUMULATOR[0]_i_5_n_0\
    );
\ACCUMULATOR[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(15),
      I1 => \ACCUMULATOR_reg_n_0_[15]\,
      O => \ACCUMULATOR[12]_i_2_n_0\
    );
\ACCUMULATOR[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(14),
      I1 => \ACCUMULATOR_reg_n_0_[14]\,
      O => \ACCUMULATOR[12]_i_3_n_0\
    );
\ACCUMULATOR[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(13),
      I1 => \ACCUMULATOR_reg_n_0_[13]\,
      O => \ACCUMULATOR[12]_i_4_n_0\
    );
\ACCUMULATOR[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(12),
      I1 => \ACCUMULATOR_reg_n_0_[12]\,
      O => \ACCUMULATOR[12]_i_5_n_0\
    );
\ACCUMULATOR[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(19),
      I1 => \ACCUMULATOR_reg[19]_rep_n_0\,
      O => \ACCUMULATOR[16]_i_2_n_0\
    );
\ACCUMULATOR[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(18),
      I1 => sel(0),
      O => \ACCUMULATOR[16]_i_3_n_0\
    );
\ACCUMULATOR[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(17),
      I1 => \ACCUMULATOR_reg_n_0_[17]\,
      O => \ACCUMULATOR[16]_i_4_n_0\
    );
\ACCUMULATOR[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(16),
      I1 => \ACCUMULATOR_reg_n_0_[16]\,
      O => \ACCUMULATOR[16]_i_5_n_0\
    );
\ACCUMULATOR[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(23),
      I1 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      O => \ACCUMULATOR[20]_i_2_n_0\
    );
\ACCUMULATOR[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(22),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      O => \ACCUMULATOR[20]_i_3_n_0\
    );
\ACCUMULATOR[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(21),
      I1 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \ACCUMULATOR[20]_i_4_n_0\
    );
\ACCUMULATOR[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(20),
      I1 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \ACCUMULATOR[20]_i_5_n_0\
    );
\ACCUMULATOR[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(27),
      I1 => sel(9),
      O => \ACCUMULATOR[24]_i_2_n_0\
    );
\ACCUMULATOR[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(26),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      O => \ACCUMULATOR[24]_i_3_n_0\
    );
\ACCUMULATOR[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(25),
      I1 => \ACCUMULATOR_reg[25]_rep_n_0\,
      O => \ACCUMULATOR[24]_i_4_n_0\
    );
\ACCUMULATOR[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(24),
      I1 => sel(6),
      O => \ACCUMULATOR[24]_i_5_n_0\
    );
\ACCUMULATOR[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(31),
      I1 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      O => \ACCUMULATOR[28]_i_2_n_0\
    );
\ACCUMULATOR[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(30),
      I1 => sel(12),
      O => \ACCUMULATOR[28]_i_3_n_0\
    );
\ACCUMULATOR[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(29),
      I1 => sel(11),
      O => \ACCUMULATOR[28]_i_4_n_0\
    );
\ACCUMULATOR[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(28),
      I1 => sel(10),
      O => \ACCUMULATOR[28]_i_5_n_0\
    );
\ACCUMULATOR[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(7),
      I1 => \ACCUMULATOR_reg_n_0_[7]\,
      O => \ACCUMULATOR[4]_i_2_n_0\
    );
\ACCUMULATOR[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(6),
      I1 => \ACCUMULATOR_reg_n_0_[6]\,
      O => \ACCUMULATOR[4]_i_3_n_0\
    );
\ACCUMULATOR[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(5),
      I1 => \ACCUMULATOR_reg_n_0_[5]\,
      O => \ACCUMULATOR[4]_i_4_n_0\
    );
\ACCUMULATOR[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(4),
      I1 => \ACCUMULATOR_reg_n_0_[4]\,
      O => \ACCUMULATOR[4]_i_5_n_0\
    );
\ACCUMULATOR[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(11),
      I1 => \ACCUMULATOR_reg_n_0_[11]\,
      O => \ACCUMULATOR[8]_i_2_n_0\
    );
\ACCUMULATOR[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(10),
      I1 => \ACCUMULATOR_reg_n_0_[10]\,
      O => \ACCUMULATOR[8]_i_3_n_0\
    );
\ACCUMULATOR[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(9),
      I1 => \ACCUMULATOR_reg_n_0_[9]\,
      O => \ACCUMULATOR[8]_i_4_n_0\
    );
\ACCUMULATOR[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(8),
      I1 => \ACCUMULATOR_reg_n_0_[8]\,
      O => \ACCUMULATOR[8]_i_5_n_0\
    );
\ACCUMULATOR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[0]_i_1_n_7\,
      Q => \ACCUMULATOR_reg_n_0_[0]\
    );
\ACCUMULATOR_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ACCUMULATOR_reg[0]_i_1_n_0\,
      CO(2) => \ACCUMULATOR_reg[0]_i_1_n_1\,
      CO(1) => \ACCUMULATOR_reg[0]_i_1_n_2\,
      CO(0) => \ACCUMULATOR_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => FREQ_WORD(3 downto 0),
      O(3) => \ACCUMULATOR_reg[0]_i_1_n_4\,
      O(2) => \ACCUMULATOR_reg[0]_i_1_n_5\,
      O(1) => \ACCUMULATOR_reg[0]_i_1_n_6\,
      O(0) => \ACCUMULATOR_reg[0]_i_1_n_7\,
      S(3) => \ACCUMULATOR[0]_i_2_n_0\,
      S(2) => \ACCUMULATOR[0]_i_3_n_0\,
      S(1) => \ACCUMULATOR[0]_i_4_n_0\,
      S(0) => \ACCUMULATOR[0]_i_5_n_0\
    );
\ACCUMULATOR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[8]_i_1_n_5\,
      Q => \ACCUMULATOR_reg_n_0_[10]\
    );
\ACCUMULATOR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[8]_i_1_n_4\,
      Q => \ACCUMULATOR_reg_n_0_[11]\
    );
\ACCUMULATOR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[12]_i_1_n_7\,
      Q => \ACCUMULATOR_reg_n_0_[12]\
    );
\ACCUMULATOR_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACCUMULATOR_reg[8]_i_1_n_0\,
      CO(3) => \ACCUMULATOR_reg[12]_i_1_n_0\,
      CO(2) => \ACCUMULATOR_reg[12]_i_1_n_1\,
      CO(1) => \ACCUMULATOR_reg[12]_i_1_n_2\,
      CO(0) => \ACCUMULATOR_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => FREQ_WORD(15 downto 12),
      O(3) => \ACCUMULATOR_reg[12]_i_1_n_4\,
      O(2) => \ACCUMULATOR_reg[12]_i_1_n_5\,
      O(1) => \ACCUMULATOR_reg[12]_i_1_n_6\,
      O(0) => \ACCUMULATOR_reg[12]_i_1_n_7\,
      S(3) => \ACCUMULATOR[12]_i_2_n_0\,
      S(2) => \ACCUMULATOR[12]_i_3_n_0\,
      S(1) => \ACCUMULATOR[12]_i_4_n_0\,
      S(0) => \ACCUMULATOR[12]_i_5_n_0\
    );
\ACCUMULATOR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[12]_i_1_n_6\,
      Q => \ACCUMULATOR_reg_n_0_[13]\
    );
\ACCUMULATOR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[12]_i_1_n_5\,
      Q => \ACCUMULATOR_reg_n_0_[14]\
    );
\ACCUMULATOR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[12]_i_1_n_4\,
      Q => \ACCUMULATOR_reg_n_0_[15]\
    );
\ACCUMULATOR_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_7\,
      Q => \ACCUMULATOR_reg_n_0_[16]\
    );
\ACCUMULATOR_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACCUMULATOR_reg[12]_i_1_n_0\,
      CO(3) => \ACCUMULATOR_reg[16]_i_1_n_0\,
      CO(2) => \ACCUMULATOR_reg[16]_i_1_n_1\,
      CO(1) => \ACCUMULATOR_reg[16]_i_1_n_2\,
      CO(0) => \ACCUMULATOR_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => FREQ_WORD(19 downto 16),
      O(3) => \ACCUMULATOR_reg[16]_i_1_n_4\,
      O(2) => \ACCUMULATOR_reg[16]_i_1_n_5\,
      O(1) => \ACCUMULATOR_reg[16]_i_1_n_6\,
      O(0) => \ACCUMULATOR_reg[16]_i_1_n_7\,
      S(3) => \ACCUMULATOR[16]_i_2_n_0\,
      S(2) => \ACCUMULATOR[16]_i_3_n_0\,
      S(1) => \ACCUMULATOR[16]_i_4_n_0\,
      S(0) => \ACCUMULATOR[16]_i_5_n_0\
    );
\ACCUMULATOR_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_6\,
      Q => \ACCUMULATOR_reg_n_0_[17]\
    );
\ACCUMULATOR_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => sel(0)
    );
\ACCUMULATOR_reg[18]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep_n_0\
    );
\ACCUMULATOR_reg[18]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__0_n_0\
    );
\ACCUMULATOR_reg[18]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__1_n_0\
    );
\ACCUMULATOR_reg[18]_rep__10\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__10_n_0\
    );
\ACCUMULATOR_reg[18]_rep__11\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__11_n_0\
    );
\ACCUMULATOR_reg[18]_rep__12\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__12_n_0\
    );
\ACCUMULATOR_reg[18]_rep__13\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__13_n_0\
    );
\ACCUMULATOR_reg[18]_rep__14\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__14_n_0\
    );
\ACCUMULATOR_reg[18]_rep__15\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__15_n_0\
    );
\ACCUMULATOR_reg[18]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__2_n_0\
    );
\ACCUMULATOR_reg[18]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__3_n_0\
    );
\ACCUMULATOR_reg[18]_rep__4\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__4_n_0\
    );
\ACCUMULATOR_reg[18]_rep__5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__5_n_0\
    );
\ACCUMULATOR_reg[18]_rep__6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__6_n_0\
    );
\ACCUMULATOR_reg[18]_rep__7\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__7_n_0\
    );
\ACCUMULATOR_reg[18]_rep__8\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__8_n_0\
    );
\ACCUMULATOR_reg[18]_rep__9\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__9_n_0\
    );
\ACCUMULATOR_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_4\,
      Q => sel(1)
    );
\ACCUMULATOR_reg[19]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[19]_rep_n_0\
    );
\ACCUMULATOR_reg[19]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[19]_rep__0_n_0\
    );
\ACCUMULATOR_reg[19]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[19]_rep__1_n_0\
    );
\ACCUMULATOR_reg[19]_rep__10\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[19]_rep__10_n_0\
    );
\ACCUMULATOR_reg[19]_rep__11\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[19]_rep__11_n_0\
    );
\ACCUMULATOR_reg[19]_rep__12\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[19]_rep__12_n_0\
    );
\ACCUMULATOR_reg[19]_rep__13\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[19]_rep__13_n_0\
    );
\ACCUMULATOR_reg[19]_rep__14\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[19]_rep__14_n_0\
    );
\ACCUMULATOR_reg[19]_rep__15\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[19]_rep__15_n_0\
    );
\ACCUMULATOR_reg[19]_rep__16\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[19]_rep__16_n_0\
    );
\ACCUMULATOR_reg[19]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[19]_rep__2_n_0\
    );
\ACCUMULATOR_reg[19]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[19]_rep__3_n_0\
    );
\ACCUMULATOR_reg[19]_rep__4\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[19]_rep__4_n_0\
    );
\ACCUMULATOR_reg[19]_rep__5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[19]_rep__5_n_0\
    );
\ACCUMULATOR_reg[19]_rep__6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[19]_rep__6_n_0\
    );
\ACCUMULATOR_reg[19]_rep__7\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[19]_rep__7_n_0\
    );
\ACCUMULATOR_reg[19]_rep__8\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[19]_rep__8_n_0\
    );
\ACCUMULATOR_reg[19]_rep__9\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[16]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[19]_rep__9_n_0\
    );
\ACCUMULATOR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[0]_i_1_n_6\,
      Q => \ACCUMULATOR_reg_n_0_[1]\
    );
\ACCUMULATOR_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => sel(2)
    );
\ACCUMULATOR_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACCUMULATOR_reg[16]_i_1_n_0\,
      CO(3) => \ACCUMULATOR_reg[20]_i_1_n_0\,
      CO(2) => \ACCUMULATOR_reg[20]_i_1_n_1\,
      CO(1) => \ACCUMULATOR_reg[20]_i_1_n_2\,
      CO(0) => \ACCUMULATOR_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => FREQ_WORD(23 downto 20),
      O(3) => \ACCUMULATOR_reg[20]_i_1_n_4\,
      O(2) => \ACCUMULATOR_reg[20]_i_1_n_5\,
      O(1) => \ACCUMULATOR_reg[20]_i_1_n_6\,
      O(0) => \ACCUMULATOR_reg[20]_i_1_n_7\,
      S(3) => \ACCUMULATOR[20]_i_2_n_0\,
      S(2) => \ACCUMULATOR[20]_i_3_n_0\,
      S(1) => \ACCUMULATOR[20]_i_4_n_0\,
      S(0) => \ACCUMULATOR[20]_i_5_n_0\
    );
\ACCUMULATOR_reg[20]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep_n_0\
    );
\ACCUMULATOR_reg[20]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__0_n_0\
    );
\ACCUMULATOR_reg[20]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__1_n_0\
    );
\ACCUMULATOR_reg[20]_rep__10\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__10_n_0\
    );
\ACCUMULATOR_reg[20]_rep__11\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__11_n_0\
    );
\ACCUMULATOR_reg[20]_rep__12\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__12_n_0\
    );
\ACCUMULATOR_reg[20]_rep__13\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__13_n_0\
    );
\ACCUMULATOR_reg[20]_rep__14\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__14_n_0\
    );
\ACCUMULATOR_reg[20]_rep__15\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__15_n_0\
    );
\ACCUMULATOR_reg[20]_rep__16\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__16_n_0\
    );
\ACCUMULATOR_reg[20]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__2_n_0\
    );
\ACCUMULATOR_reg[20]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__3_n_0\
    );
\ACCUMULATOR_reg[20]_rep__4\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__4_n_0\
    );
\ACCUMULATOR_reg[20]_rep__5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__5_n_0\
    );
\ACCUMULATOR_reg[20]_rep__6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__6_n_0\
    );
\ACCUMULATOR_reg[20]_rep__7\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__7_n_0\
    );
\ACCUMULATOR_reg[20]_rep__8\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__8_n_0\
    );
\ACCUMULATOR_reg[20]_rep__9\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__9_n_0\
    );
\ACCUMULATOR_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_6\,
      Q => sel(3)
    );
\ACCUMULATOR_reg[21]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[21]_rep_n_0\
    );
\ACCUMULATOR_reg[21]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[21]_rep__0_n_0\
    );
\ACCUMULATOR_reg[21]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[21]_rep__1_n_0\
    );
\ACCUMULATOR_reg[21]_rep__10\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[21]_rep__10_n_0\
    );
\ACCUMULATOR_reg[21]_rep__11\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[21]_rep__11_n_0\
    );
\ACCUMULATOR_reg[21]_rep__12\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[21]_rep__12_n_0\
    );
\ACCUMULATOR_reg[21]_rep__13\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[21]_rep__13_n_0\
    );
\ACCUMULATOR_reg[21]_rep__14\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[21]_rep__14_n_0\
    );
\ACCUMULATOR_reg[21]_rep__15\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[21]_rep__15_n_0\
    );
\ACCUMULATOR_reg[21]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[21]_rep__2_n_0\
    );
\ACCUMULATOR_reg[21]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[21]_rep__3_n_0\
    );
\ACCUMULATOR_reg[21]_rep__4\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[21]_rep__4_n_0\
    );
\ACCUMULATOR_reg[21]_rep__5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[21]_rep__5_n_0\
    );
\ACCUMULATOR_reg[21]_rep__6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[21]_rep__6_n_0\
    );
\ACCUMULATOR_reg[21]_rep__7\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[21]_rep__7_n_0\
    );
\ACCUMULATOR_reg[21]_rep__8\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[21]_rep__8_n_0\
    );
\ACCUMULATOR_reg[21]_rep__9\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[21]_rep__9_n_0\
    );
\ACCUMULATOR_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => sel(4)
    );
\ACCUMULATOR_reg[22]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\ACCUMULATOR_reg[22]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\ACCUMULATOR_reg[22]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\ACCUMULATOR_reg[22]_rep__10\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__10_n_0\
    );
\ACCUMULATOR_reg[22]_rep__11\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__11_n_0\
    );
\ACCUMULATOR_reg[22]_rep__12\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__12_n_0\
    );
\ACCUMULATOR_reg[22]_rep__13\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__13_n_0\
    );
\ACCUMULATOR_reg[22]_rep__14\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__14_n_0\
    );
\ACCUMULATOR_reg[22]_rep__15\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__15_n_0\
    );
\ACCUMULATOR_reg[22]_rep__16\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__16_n_0\
    );
\ACCUMULATOR_reg[22]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\ACCUMULATOR_reg[22]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\ACCUMULATOR_reg[22]_rep__4\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__4_n_0\
    );
\ACCUMULATOR_reg[22]_rep__5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__5_n_0\
    );
\ACCUMULATOR_reg[22]_rep__6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__6_n_0\
    );
\ACCUMULATOR_reg[22]_rep__7\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__7_n_0\
    );
\ACCUMULATOR_reg[22]_rep__8\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__8_n_0\
    );
\ACCUMULATOR_reg[22]_rep__9\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__9_n_0\
    );
\ACCUMULATOR_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_4\,
      Q => sel(5)
    );
\ACCUMULATOR_reg[23]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\ACCUMULATOR_reg[23]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\ACCUMULATOR_reg[23]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\ACCUMULATOR_reg[23]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\ACCUMULATOR_reg[23]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\ACCUMULATOR_reg[23]_rep__4\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\ACCUMULATOR_reg[23]_rep__5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[23]_rep__5_n_0\
    );
\ACCUMULATOR_reg[23]_rep__6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[20]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[23]_rep__6_n_0\
    );
\ACCUMULATOR_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_7\,
      Q => sel(6)
    );
\ACCUMULATOR_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACCUMULATOR_reg[20]_i_1_n_0\,
      CO(3) => \ACCUMULATOR_reg[24]_i_1_n_0\,
      CO(2) => \ACCUMULATOR_reg[24]_i_1_n_1\,
      CO(1) => \ACCUMULATOR_reg[24]_i_1_n_2\,
      CO(0) => \ACCUMULATOR_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => FREQ_WORD(27 downto 24),
      O(3) => \ACCUMULATOR_reg[24]_i_1_n_4\,
      O(2) => \ACCUMULATOR_reg[24]_i_1_n_5\,
      O(1) => \ACCUMULATOR_reg[24]_i_1_n_6\,
      O(0) => \ACCUMULATOR_reg[24]_i_1_n_7\,
      S(3) => \ACCUMULATOR[24]_i_2_n_0\,
      S(2) => \ACCUMULATOR[24]_i_3_n_0\,
      S(1) => \ACCUMULATOR[24]_i_4_n_0\,
      S(0) => \ACCUMULATOR[24]_i_5_n_0\
    );
\ACCUMULATOR_reg[24]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[24]_rep_n_0\
    );
\ACCUMULATOR_reg[24]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\ACCUMULATOR_reg[24]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[24]_rep__1_n_0\
    );
\ACCUMULATOR_reg[24]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[24]_rep__2_n_0\
    );
\ACCUMULATOR_reg[24]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\ACCUMULATOR_reg[24]_rep__4\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\ACCUMULATOR_reg[24]_rep__5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\ACCUMULATOR_reg[24]_rep__6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\ACCUMULATOR_reg[24]_rep__7\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\ACCUMULATOR_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => sel(7)
    );
\ACCUMULATOR_reg[25]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep_n_0\
    );
\ACCUMULATOR_reg[25]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\ACCUMULATOR_reg[25]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\ACCUMULATOR_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => sel(8)
    );
\ACCUMULATOR_reg[26]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\ACCUMULATOR_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[24]_i_1_n_4\,
      Q => sel(9)
    );
\ACCUMULATOR_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_7\,
      Q => sel(10)
    );
\ACCUMULATOR_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACCUMULATOR_reg[24]_i_1_n_0\,
      CO(3) => \NLW_ACCUMULATOR_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \ACCUMULATOR_reg[28]_i_1_n_1\,
      CO(1) => \ACCUMULATOR_reg[28]_i_1_n_2\,
      CO(0) => \ACCUMULATOR_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => FREQ_WORD(30 downto 28),
      O(3) => \ACCUMULATOR_reg[28]_i_1_n_4\,
      O(2) => \ACCUMULATOR_reg[28]_i_1_n_5\,
      O(1) => \ACCUMULATOR_reg[28]_i_1_n_6\,
      O(0) => \ACCUMULATOR_reg[28]_i_1_n_7\,
      S(3) => \ACCUMULATOR[28]_i_2_n_0\,
      S(2) => \ACCUMULATOR[28]_i_3_n_0\,
      S(1) => \ACCUMULATOR[28]_i_4_n_0\,
      S(0) => \ACCUMULATOR[28]_i_5_n_0\
    );
\ACCUMULATOR_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_6\,
      Q => sel(11)
    );
\ACCUMULATOR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[0]_i_1_n_5\,
      Q => \ACCUMULATOR_reg_n_0_[2]\
    );
\ACCUMULATOR_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_5\,
      Q => sel(12)
    );
\ACCUMULATOR_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_4\,
      Q => sel(13)
    );
\ACCUMULATOR_reg[31]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[31]_rep_n_0\
    );
\ACCUMULATOR_reg[31]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[31]_rep__0_n_0\
    );
\ACCUMULATOR_reg[31]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[31]_rep__1_n_0\
    );
\ACCUMULATOR_reg[31]_rep__10\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[31]_rep__10_n_0\
    );
\ACCUMULATOR_reg[31]_rep__11\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[31]_rep__11_n_0\
    );
\ACCUMULATOR_reg[31]_rep__12\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[31]_rep__12_n_0\
    );
\ACCUMULATOR_reg[31]_rep__13\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[31]_rep__13_n_0\
    );
\ACCUMULATOR_reg[31]_rep__14\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[31]_rep__14_n_0\
    );
\ACCUMULATOR_reg[31]_rep__15\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[31]_rep__15_n_0\
    );
\ACCUMULATOR_reg[31]_rep__16\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[31]_rep__16_n_0\
    );
\ACCUMULATOR_reg[31]_rep__17\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[31]_rep__17_n_0\
    );
\ACCUMULATOR_reg[31]_rep__18\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[31]_rep__18_n_0\
    );
\ACCUMULATOR_reg[31]_rep__19\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[31]_rep__19_n_0\
    );
\ACCUMULATOR_reg[31]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[31]_rep__2_n_0\
    );
\ACCUMULATOR_reg[31]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[31]_rep__3_n_0\
    );
\ACCUMULATOR_reg[31]_rep__4\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[31]_rep__4_n_0\
    );
\ACCUMULATOR_reg[31]_rep__5\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[31]_rep__5_n_0\
    );
\ACCUMULATOR_reg[31]_rep__6\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[31]_rep__6_n_0\
    );
\ACCUMULATOR_reg[31]_rep__7\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[31]_rep__7_n_0\
    );
\ACCUMULATOR_reg[31]_rep__8\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[31]_rep__8_n_0\
    );
\ACCUMULATOR_reg[31]_rep__9\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[28]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[31]_rep__9_n_0\
    );
\ACCUMULATOR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[0]_i_1_n_4\,
      Q => \ACCUMULATOR_reg_n_0_[3]\
    );
\ACCUMULATOR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[4]_i_1_n_7\,
      Q => \ACCUMULATOR_reg_n_0_[4]\
    );
\ACCUMULATOR_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACCUMULATOR_reg[0]_i_1_n_0\,
      CO(3) => \ACCUMULATOR_reg[4]_i_1_n_0\,
      CO(2) => \ACCUMULATOR_reg[4]_i_1_n_1\,
      CO(1) => \ACCUMULATOR_reg[4]_i_1_n_2\,
      CO(0) => \ACCUMULATOR_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => FREQ_WORD(7 downto 4),
      O(3) => \ACCUMULATOR_reg[4]_i_1_n_4\,
      O(2) => \ACCUMULATOR_reg[4]_i_1_n_5\,
      O(1) => \ACCUMULATOR_reg[4]_i_1_n_6\,
      O(0) => \ACCUMULATOR_reg[4]_i_1_n_7\,
      S(3) => \ACCUMULATOR[4]_i_2_n_0\,
      S(2) => \ACCUMULATOR[4]_i_3_n_0\,
      S(1) => \ACCUMULATOR[4]_i_4_n_0\,
      S(0) => \ACCUMULATOR[4]_i_5_n_0\
    );
\ACCUMULATOR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[4]_i_1_n_6\,
      Q => \ACCUMULATOR_reg_n_0_[5]\
    );
\ACCUMULATOR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[4]_i_1_n_5\,
      Q => \ACCUMULATOR_reg_n_0_[6]\
    );
\ACCUMULATOR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[4]_i_1_n_4\,
      Q => \ACCUMULATOR_reg_n_0_[7]\
    );
\ACCUMULATOR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[8]_i_1_n_7\,
      Q => \ACCUMULATOR_reg_n_0_[8]\
    );
\ACCUMULATOR_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACCUMULATOR_reg[4]_i_1_n_0\,
      CO(3) => \ACCUMULATOR_reg[8]_i_1_n_0\,
      CO(2) => \ACCUMULATOR_reg[8]_i_1_n_1\,
      CO(1) => \ACCUMULATOR_reg[8]_i_1_n_2\,
      CO(0) => \ACCUMULATOR_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => FREQ_WORD(11 downto 8),
      O(3) => \ACCUMULATOR_reg[8]_i_1_n_4\,
      O(2) => \ACCUMULATOR_reg[8]_i_1_n_5\,
      O(1) => \ACCUMULATOR_reg[8]_i_1_n_6\,
      O(0) => \ACCUMULATOR_reg[8]_i_1_n_7\,
      S(3) => \ACCUMULATOR[8]_i_2_n_0\,
      S(2) => \ACCUMULATOR[8]_i_3_n_0\,
      S(1) => \ACCUMULATOR[8]_i_4_n_0\,
      S(0) => \ACCUMULATOR[8]_i_5_n_0\
    );
\ACCUMULATOR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[8]_i_1_n_6\,
      Q => \ACCUMULATOR_reg_n_0_[9]\
    );
\COS[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4455FFFFFAAA0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I1 => \SINE[10]_i_40_n_0\,
      I2 => \SINE[10]_i_39_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \COS[10]_i_11_n_0\
    );
\COS[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA99959595"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \COS[10]_i_12_n_0\
    );
\COS[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAA10555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I2 => \COS[10]_i_8_n_0\,
      I3 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \COS[10]_i_4_n_0\
    );
\COS[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155FFFFFEAA0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I1 => \SINE[10]_i_20_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \COS[10]_i_5_n_0\
    );
\COS[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9995959555555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \COS[10]_i_8_n_0\
    );
\COS[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAA00015555"
    )
        port map (
      I0 => sel(6),
      I1 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I2 => sel(3),
      I3 => sel(4),
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \COS[11]_i_4_n_0\
    );
\COS[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0010FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I2 => \COS[11]_i_6_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      O => \COS[11]_i_5_n_0\
    );
\COS[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9A9A955555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \COS[11]_i_6_n_0\
    );
\COS[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEAAAA10115555"
    )
        port map (
      I0 => sel(9),
      I1 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I2 => \COS[12]_i_3_n_0\,
      I3 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \COS[12]_i_2_n_0\
    );
\COS[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC9C9C999999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \COS[12]_i_3_n_0\
    );
\COS[1]_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \COS[1]_i_67_n_0\
    );
\COS[5]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55665466AAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \COS[5]_i_37_n_0\
    );
\COS[5]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \COS[5]_i_46_n_0\
    );
\COS[5]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55A565A5A7AAAA5A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \COS[5]_i_78_n_0\
    );
\COS[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEE00000050FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I1 => \SINE[10]_i_30_n_0\,
      I2 => \SINE[11]_i_13_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \COS[6]_i_16_n_0\
    );
\COS[6]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F70F0F0F0F0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \COS[6]_i_33_n_0\
    );
\COS[6]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \COS[6]_i_34_n_0\
    );
\COS[6]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \COS[6]_i_35_n_0\
    );
\COS[6]_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555666A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \COS[6]_i_62_n_0\
    );
\COS[6]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      O => \COS[6]_i_64_n_0\
    );
\COS[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA99999995"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \COS[7]_i_26_n_0\
    );
\COS[7]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666AAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \COS[7]_i_49_n_0\
    );
\COS[8]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \COS[8]_i_18_n_0\
    );
\COS[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0057FFFFFFA80000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      O => \COS[8]_i_19_n_0\
    );
\COS[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044FFFFFFFA0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I1 => \SINE[9]_i_51_n_0\,
      I2 => \SINE[8]_i_85_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \COS[8]_i_21_n_0\
    );
\COS[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAAAAA50555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I1 => \SINE[6]_i_78_n_0\,
      I2 => \SINE[7]_i_71_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \COS[8]_i_27_n_0\
    );
\COS[8]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEE00000050FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I1 => \SINE[8]_i_48_n_0\,
      I2 => \SINE[8]_i_82_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \COS[8]_i_29_n_0\
    );
\COS[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAAAAA50555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I1 => \SINE[9]_i_53_n_0\,
      I2 => \SINE[9]_i_52_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \COS[9]_i_11_n_0\
    );
\COS[9]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E5E0A5A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I1 => \SINE[9]_i_50_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I3 => \SINE[11]_i_14_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \COS[9]_i_13_n_0\
    );
\COS[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AFFFFFFFC000000"
    )
        port map (
      I0 => \SINE[9]_i_54_n_0\,
      I1 => \SINE[10]_i_30_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \COS[9]_i_14_n_0\
    );
\COS[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAAAAA50555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I1 => \SINE[9]_i_50_n_0\,
      I2 => \SINE[11]_i_14_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \COS[9]_i_15_n_0\
    );
\COS[9]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA95"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \COS[9]_i_18_n_0\
    );
\COS_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \p_0_out_inferred__0/COS[0]_i_1_n_0\,
      Q => COS_WAVE(0)
    );
\COS_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \p_0_out_inferred__0/COS[10]_i_1_n_0\,
      Q => COS_WAVE(10)
    );
\COS_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \p_0_out_inferred__0/COS[11]_i_1_n_0\,
      Q => COS_WAVE(11)
    );
\COS_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \p_0_out_inferred__0/COS[12]_i_1_n_0\,
      Q => COS_WAVE(12)
    );
\COS_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \p_0_out_inferred__0/COS[13]_i_1_n_0\,
      Q => COS_WAVE(13)
    );
\COS_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \p_0_out_inferred__0/COS[1]_i_1_n_0\,
      Q => COS_WAVE(1)
    );
\COS_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \p_0_out_inferred__0/COS[2]_i_1_n_0\,
      Q => COS_WAVE(2)
    );
\COS_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \p_0_out_inferred__0/COS[3]_i_1_n_0\,
      Q => COS_WAVE(3)
    );
\COS_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \p_0_out_inferred__0/COS[4]_i_1_n_0\,
      Q => COS_WAVE(4)
    );
\COS_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \p_0_out_inferred__0/COS[5]_i_1_n_0\,
      Q => COS_WAVE(5)
    );
\COS_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \p_0_out_inferred__0/COS[6]_i_1_n_0\,
      Q => COS_WAVE(6)
    );
\COS_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \p_0_out_inferred__0/COS[7]_i_1_n_0\,
      Q => COS_WAVE(7)
    );
\COS_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \p_0_out_inferred__0/COS[8]_i_1_n_0\,
      Q => COS_WAVE(8)
    );
\COS_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \p_0_out_inferred__0/COS[9]_i_1_n_0\,
      Q => COS_WAVE(9)
    );
\SINE[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[0]_i_2_n_0\,
      I1 => \SINE_reg[0]_i_3_n_0\,
      I2 => sel(11),
      I3 => \SINE_reg[0]_i_4_n_0\,
      I4 => sel(12),
      I5 => \SINE_reg[0]_i_5_n_0\,
      O => p_0_out(0)
    );
\SINE[0]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[0]_i_236_n_0\,
      I1 => \SINE[0]_i_237_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__7_n_0\,
      I3 => \SINE[0]_i_238_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE[0]_i_239_n_0\,
      O => \SINE[0]_i_103_n_0\
    );
\SINE[0]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0C0C0AFA0CFCF"
    )
        port map (
      I0 => \SINE[0]_i_246_n_0\,
      I1 => \SINE[0]_i_247_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__7_n_0\,
      I3 => \SINE[9]_i_42_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[0]_i_107_n_0\
    );
\SINE[0]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[9]_i_28_n_0\,
      I1 => \SINE[0]_i_248_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__7_n_0\,
      I3 => \SINE[0]_i_249_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE[0]_i_250_n_0\,
      O => \SINE[0]_i_108_n_0\
    );
\SINE[0]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[0]_i_259_n_0\,
      I1 => \SINE[0]_i_44_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__7_n_0\,
      I3 => \SINE[0]_i_260_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE[0]_i_46_n_0\,
      O => \SINE[0]_i_113_n_0\
    );
\SINE[0]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B8FFB8FFB800"
    )
        port map (
      I0 => \SINE[0]_i_263_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I2 => \SINE[0]_i_264_n_0\,
      I3 => \ACCUMULATOR_reg[24]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \SINE[0]_i_115_n_0\
    );
\SINE[0]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[0]_i_265_n_0\,
      I1 => \SINE[0]_i_266_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__7_n_0\,
      I3 => \SINE[0]_i_267_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE[0]_i_268_n_0\,
      O => \SINE[0]_i_116_n_0\
    );
\SINE[0]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[0]_i_283_n_0\,
      I1 => \SINE[0]_i_284_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__7_n_0\,
      I3 => \SINE[0]_i_285_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE[0]_i_286_n_0\,
      O => \SINE[0]_i_124_n_0\
    );
\SINE[0]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFF3040C300CFBF3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \SINE[0]_i_126_n_0\
    );
\SINE[0]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A55AB04FF00FDA25"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_127_n_0\
    );
\SINE[0]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DDAB04FA55BF00F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      O => \SINE[0]_i_128_n_0\
    );
\SINE[0]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF00DF2255AB44F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_129_n_0\
    );
\SINE[0]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07A185E0F05A781E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \SINE[0]_i_130_n_0\
    );
\SINE[0]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA4555BAFF2000FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_131_n_0\
    );
\SINE[0]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0F0F05A5E0F0F85"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \SINE[0]_i_132_n_0\
    );
\SINE[0]_i_133\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BD2242DD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \SINE[0]_i_133_n_0\
    );
\SINE[0]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E13E781E681E7C97"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      O => \SINE[0]_i_134_n_0\
    );
\SINE[0]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18778C71EE117788"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \SINE[0]_i_135_n_0\
    );
\SINE[0]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0F8787E1E1F0787"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \SINE[0]_i_136_n_0\
    );
\SINE[0]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5E1F85E10F87E0F8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_137_n_0\
    );
\SINE[0]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB5550AAFF0002FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \SINE[0]_i_138_n_0\
    );
\SINE[0]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33CF00FF00F34C3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_139_n_0\
    );
\SINE[0]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A55AF00FB04FDA25"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_140_n_0\
    );
\SINE[0]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3119CEE69C8C7373"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \SINE[0]_i_141_n_0\
    );
\SINE[0]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFFFFFF0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \SINE[0]_i_142_n_0\
    );
\SINE[0]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFFFFF55000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \SINE[0]_i_143_n_0\
    );
\SINE[0]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"550000AAABFFFD55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \SINE[0]_i_144_n_0\
    );
\SINE[0]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22ABFFDDD554002A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => sel(4),
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \SINE[0]_i_145_n_0\
    );
\SINE[0]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BC294B4D2D6B52D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_146_n_0\
    );
\SINE[0]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1AA5700F58A7F51A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_147_n_0\
    );
\SINE[0]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3869696969C3C3C3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \SINE[0]_i_148_n_0\
    );
\SINE[0]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFEAA00800155FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \SINE[0]_i_149_n_0\
    );
\SINE[0]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E857578881EEEE17"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_150_n_0\
    );
\SINE[0]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700FA55AF11EA778"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      O => \SINE[0]_i_151_n_0\
    );
\SINE[0]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F71008FFAA5555AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_152_n_0\
    );
\SINE[0]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B52DAD0B4B525AD0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \SINE[0]_i_153_n_0\
    );
\SINE[0]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B62D5BD44DD2A42"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_154_n_0\
    );
\SINE[0]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96C229BCBC966B29"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      O => \SINE[0]_i_155_n_0\
    );
\SINE[0]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96E39CC63996693C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_156_n_0\
    );
\SINE[0]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E877896611CE379"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_157_n_0\
    );
\SINE[0]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9E18786961C7869E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_158_n_0\
    );
\SINE[0]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71E5A7861E1A5871"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_159_n_0\
    );
\SINE[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[0]_i_44_n_0\,
      I1 => \SINE[0]_i_45_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__7_n_0\,
      I3 => \SINE[0]_i_46_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE[0]_i_47_n_0\,
      O => \SINE[0]_i_16_n_0\
    );
\SINE[0]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5588FF55AA7701AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_160_n_0\
    );
\SINE[0]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D502AF55AAFD40AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_161_n_0\
    );
\SINE[0]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C0CF3338CCF30"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_162_n_0\
    );
\SINE[0]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B5252B5B50A2BD4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_163_n_0\
    );
\SINE[0]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96AD3D4A6BD4D4AD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_164_n_0\
    );
\SINE[0]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C69C69429C29C694"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      O => \SINE[0]_i_165_n_0\
    );
\SINE[0]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABB99DD54446622A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      O => \SINE[0]_i_166_n_0\
    );
\SINE[0]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D9CC646636B3999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      O => \SINE[0]_i_167_n_0\
    );
\SINE[0]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59989E86E7617919"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      O => \SINE[0]_i_168_n_0\
    );
\SINE[0]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A77158A6E5188AE5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_169_n_0\
    );
\SINE[0]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1969E69C39639699"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_170_n_0\
    );
\SINE[0]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65E767E69A191859"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      O => \SINE[0]_i_171_n_0\
    );
\SINE[0]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050AFAE5051AFAE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_172_n_0\
    );
\SINE[0]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555000AAAABFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      O => \SINE[0]_i_173_n_0\
    );
\SINE[0]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"518A8A676759598A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_174_n_0\
    );
\SINE[0]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AE5A75855AAAA75"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_175_n_0\
    );
\SINE[0]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56BDAB56D5AA6AD5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_176_n_0\
    );
\SINE[0]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B92B6256D695B9AB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      O => \SINE[0]_i_177_n_0\
    );
\SINE[0]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAAAEA76555515"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_178_n_0\
    );
\SINE[0]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4AAAAAAFD5555550"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_179_n_0\
    );
\SINE[0]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9DD546666AAB9995"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_180_n_0\
    );
\SINE[0]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C66666979999946"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_181_n_0\
    );
\SINE[0]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"58AAAAAAA6655555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[0]_i_184_n_0\
    );
\SINE[0]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D6555A5A5A5A5AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \SINE[0]_i_185_n_0\
    );
\SINE[0]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6B9999999999999A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[0]_i_186_n_0\
    );
\SINE[0]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99AA986699A6AA65"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      O => \SINE[0]_i_187_n_0\
    );
\SINE[0]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7E7A6A618195979"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \SINE[0]_i_194_n_0\
    );
\SINE[0]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"39636966869994B9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \SINE[0]_i_195_n_0\
    );
\SINE[0]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A54952A4295A942"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_196_n_0\
    );
\SINE[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[0]_i_6_n_0\,
      I1 => \SINE[0]_i_7_n_0\,
      I2 => sel(10),
      I3 => \SINE[0]_i_8_n_0\,
      I4 => sel(9),
      I5 => \SINE[0]_i_9_n_0\,
      O => \SINE[0]_i_2_n_0\
    );
\SINE[0]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C1E969697C3C3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      O => \SINE[0]_i_203_n_0\
    );
\SINE[0]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2D3C2CB4B4B4B4B4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      O => \SINE[0]_i_204_n_0\
    );
\SINE[0]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1C3E18787878796"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      O => \SINE[0]_i_205_n_0\
    );
\SINE[0]_i_208\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[0]_i_208_n_0\
    );
\SINE[0]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B300330033CC20CD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      O => \SINE[0]_i_209_n_0\
    );
\SINE[0]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFC0137"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      O => \SINE[0]_i_210_n_0\
    );
\SINE[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F606F6F6F606060"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__7_n_0\,
      I3 => \SINE[0]_i_58_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE[0]_i_59_n_0\,
      O => \SINE[0]_i_22_n_0\
    );
\SINE[0]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F08080003FFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[0]_i_223_n_0\
    );
\SINE[0]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B30400CC33CC00CD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep_n_0\,
      O => \SINE[0]_i_224_n_0\
    );
\SINE[0]_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFCCC808003337F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \SINE[0]_i_227_n_0\
    );
\SINE[0]_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2D2D2D2D2D343CB4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      O => \SINE[0]_i_228_n_0\
    );
\SINE[0]_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3E9C369693C783C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      O => \SINE[0]_i_229_n_0\
    );
\SINE[0]_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"425495A9A92A4256"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \SINE[0]_i_236_n_0\
    );
\SINE[0]_i_237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A51AE58578A55A78"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \SINE[0]_i_237_n_0\
    );
\SINE[0]_i_238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A855EAA05FAA555F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \SINE[0]_i_238_n_0\
    );
\SINE[0]_i_239\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \SINE[0]_i_239_n_0\
    );
\SINE[0]_i_246\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A666655551599999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[0]_i_246_n_0\
    );
\SINE[0]_i_247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5999999D99999996"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \SINE[0]_i_247_n_0\
    );
\SINE[0]_i_248\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA9555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[0]_i_248_n_0\
    );
\SINE[0]_i_249\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5599999999AA9AAE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \SINE[0]_i_249_n_0\
    );
\SINE[0]_i_250\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55A655AA55651A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep_n_0\,
      O => \SINE[0]_i_250_n_0\
    );
\SINE[0]_i_259\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5042BDF5BDF5420A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \SINE[0]_i_259_n_0\
    );
\SINE[0]_i_260\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFBD400A500ABDF5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \SINE[0]_i_260_n_0\
    );
\SINE[0]_i_263\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7878787961E1E1E1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \SINE[0]_i_263_n_0\
    );
\SINE[0]_i_264\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"878787870F0F0F1E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \SINE[0]_i_264_n_0\
    );
\SINE[0]_i_265\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAAAAAB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \SINE[0]_i_265_n_0\
    );
\SINE[0]_i_266\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550000FEAAFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \SINE[0]_i_266_n_0\
    );
\SINE[0]_i_267\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFFFD5550000AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \SINE[0]_i_267_n_0\
    );
\SINE[0]_i_268\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46B962DD22DD23CC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \SINE[0]_i_268_n_0\
    );
\SINE[0]_i_283\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"93669997C99966C8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      O => \SINE[0]_i_283_n_0\
    );
\SINE[0]_i_284\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A1867E69859E7A6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_284_n_0\
    );
\SINE[0]_i_285\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F00FFFF80FF0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      O => \SINE[0]_i_285_n_0\
    );
\SINE[0]_i_286\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFF11FF0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      O => \SINE[0]_i_286_n_0\
    );
\SINE[0]_i_289\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"552A66AAAB559555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      O => \SINE[0]_i_289_n_0\
    );
\SINE[0]_i_290\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5AA52AAD5A95AD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \SINE[0]_i_290_n_0\
    );
\SINE[0]_i_291\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6675A66619987199"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \SINE[0]_i_291_n_0\
    );
\SINE[0]_i_292\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55550A18AAAAE5E6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \SINE[0]_i_292_n_0\
    );
\SINE[0]_i_293\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"716699519A99E68A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \SINE[0]_i_293_n_0\
    );
\SINE[0]_i_294\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B9966669956B999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \SINE[0]_i_294_n_0\
    );
\SINE[0]_i_295\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA5AB555A52A55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \SINE[0]_i_295_n_0\
    );
\SINE[0]_i_296\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAAAAAB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      O => \SINE[0]_i_296_n_0\
    );
\SINE[0]_i_297\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C6969C6C69C9C6B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_297_n_0\
    );
\SINE[0]_i_298\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7961E786869C1879"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_298_n_0\
    );
\SINE[0]_i_299\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555A0A0BAA85F5F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_299_n_0\
    );
\SINE[0]_i_300\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D6B5D2B4294BAD2B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_300_n_0\
    );
\SINE[0]_i_301\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A2BB99DD5D44662"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[0]_i_301_n_0\
    );
\SINE[0]_i_302\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6399998E8E666639"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[0]_i_302_n_0\
    );
\SINE[0]_i_303\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E75508EA7591AE7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_303_n_0\
    );
\SINE[0]_i_304\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AADD45AD44AAFF5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[0]_i_304_n_0\
    );
\SINE[0]_i_305\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"955554622AAABB9D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \SINE[0]_i_305_n_0\
    );
\SINE[0]_i_306\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666299D469994666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[0]_i_306_n_0\
    );
\SINE[0]_i_307\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A676719598E8E66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \SINE[0]_i_307_n_0\
    );
\SINE[0]_i_308\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AD58AA7555AAF51A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[0]_i_308_n_0\
    );
\SINE[0]_i_309\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2A45FF00D5BA00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \SINE[0]_i_309_n_0\
    );
\SINE[0]_i_310\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C3434B2D3CB4D2C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \SINE[0]_i_310_n_0\
    );
\SINE[0]_i_311\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E83E3E8383E9E83C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \SINE[0]_i_311_n_0\
    );
\SINE[0]_i_312\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0011F055FF8A0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \SINE[0]_i_312_n_0\
    );
\SINE[0]_i_313\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A51778AEF0011EE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \SINE[0]_i_313_n_0\
    );
\SINE[0]_i_314\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DD2B44F255BF00D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \SINE[0]_i_314_n_0\
    );
\SINE[0]_i_315\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6D963CC3B6C9D2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \SINE[0]_i_315_n_0\
    );
\SINE[0]_i_316\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8E17E781F3E8317"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \SINE[0]_i_316_n_0\
    );
\SINE[0]_i_317\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"869661C33C69969C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \SINE[0]_i_317_n_0\
    );
\SINE[0]_i_318\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5887701EE11AA778"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \SINE[0]_i_318_n_0\
    );
\SINE[0]_i_319\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2A5B40FD02FA55A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \SINE[0]_i_319_n_0\
    );
\SINE[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_78_n_0\,
      I1 => \SINE[0]_i_79_n_0\,
      I2 => sel(8),
      I3 => \SINE[0]_i_80_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[0]_i_81_n_0\,
      O => \SINE[0]_i_32_n_0\
    );
\SINE[0]_i_320\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"694B69C3C3D6D296"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      O => \SINE[0]_i_320_n_0\
    );
\SINE[0]_i_321\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C00381337FCCFCC8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \SINE[0]_i_321_n_0\
    );
\SINE[0]_i_322\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB00FA0005FF01FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \SINE[0]_i_322_n_0\
    );
\SINE[0]_i_323\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42C4C0CCFC3FBF3B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \SINE[0]_i_323_n_0\
    );
\SINE[0]_i_324\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC33CCFC01CC33CC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \SINE[0]_i_324_n_0\
    );
\SINE[0]_i_325\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"39CC33BD6333CC62"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \SINE[0]_i_325_n_0\
    );
\SINE[0]_i_326\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0380FC3F81E83F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \SINE[0]_i_326_n_0\
    );
\SINE[0]_i_327\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB4F00F020FBDF05"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \SINE[0]_i_327_n_0\
    );
\SINE[0]_i_328\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCB330CCB334CCF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \SINE[0]_i_328_n_0\
    );
\SINE[0]_i_329\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32240CDFCDB3B204"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \SINE[0]_i_329_n_0\
    );
\SINE[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_82_n_0\,
      I1 => \SINE_reg[0]_i_83_n_0\,
      I2 => sel(8),
      I3 => \SINE[0]_i_84_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[0]_i_85_n_0\,
      O => \SINE[0]_i_33_n_0\
    );
\SINE[0]_i_330\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17363C6CC8C1C393"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \SINE[0]_i_330_n_0\
    );
\SINE[0]_i_331\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00A80001FF77FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \SINE[0]_i_331_n_0\
    );
\SINE[0]_i_332\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"233B0000DC44FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \SINE[0]_i_332_n_0\
    );
\SINE[0]_i_333\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F3FB0D0C0C04"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      O => \SINE[0]_i_333_n_0\
    );
\SINE[0]_i_334\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFA80000015FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      O => \SINE[0]_i_334_n_0\
    );
\SINE[0]_i_335\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C19333363E6CC8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      O => \SINE[0]_i_335_n_0\
    );
\SINE[0]_i_336\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"240DCBD3F3B0244C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      O => \SINE[0]_i_336_n_0\
    );
\SINE[0]_i_337\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F33032CCCCD3D333"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_337_n_0\
    );
\SINE[0]_i_338\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0DF0FF2FB0400DF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_338_n_0\
    );
\SINE[0]_i_339\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC1781FC3F01C07F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_339_n_0\
    );
\SINE[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_86_n_0\,
      I1 => \SINE_reg[0]_i_87_n_0\,
      I2 => sel(8),
      I3 => \SINE[0]_i_88_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[0]_i_89_n_0\,
      O => \SINE[0]_i_34_n_0\
    );
\SINE[0]_i_340\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C3C6C36B3C9D3CC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      O => \SINE[0]_i_340_n_0\
    );
\SINE[0]_i_341\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0FF0803FF00F0F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_341_n_0\
    );
\SINE[0]_i_342\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFCCF3DF32330432"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_342_n_0\
    );
\SINE[0]_i_343\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB00000002FFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_343_n_0\
    );
\SINE[0]_i_344\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"13333FFECCC08103"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_344_n_0\
    );
\SINE[0]_i_345\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"694B6BC3C396D296"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      O => \SINE[0]_i_345_n_0\
    );
\SINE[0]_i_346\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AF0F4A5A52D0B4B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      O => \SINE[0]_i_346_n_0\
    );
\SINE[0]_i_347\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E58E58778E10E1A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_347_n_0\
    );
\SINE[0]_i_348\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3969963CC3866961"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_348_n_0\
    );
\SINE[0]_i_349\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8C17CF81E7E871F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_349_n_0\
    );
\SINE[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[0]_i_90_n_0\,
      I1 => \SINE_reg[0]_i_91_n_0\,
      I2 => sel(8),
      I3 => \SINE_reg[0]_i_92_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[0]_i_93_n_0\,
      O => \SINE[0]_i_35_n_0\
    );
\SINE[0]_i_350\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B936DC33C69B63C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_350_n_0\
    );
\SINE[0]_i_351\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F20F2DDA4BA4B0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_351_n_0\
    );
\SINE[0]_i_352\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54F5AF0A0A02D4F5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      O => \SINE[0]_i_352_n_0\
    );
\SINE[0]_i_353\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"015FFAA0F8800FFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      O => \SINE[0]_i_353_n_0\
    );
\SINE[0]_i_354\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C17C17C97C17C17"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      O => \SINE[0]_i_354_n_0\
    );
\SINE[0]_i_355\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"34B24D2CD3CB2C36"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      O => \SINE[0]_i_355_n_0\
    );
\SINE[0]_i_356\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005DAB00FFA254FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_356_n_0\
    );
\SINE[0]_i_357\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"58AFAE5555AA1AB5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_357_n_0\
    );
\SINE[0]_i_358\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6671719A98E6E651"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_358_n_0\
    );
\SINE[0]_i_359\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666299962B994666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \SINE[0]_i_359_n_0\
    );
\SINE[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_94_n_0\,
      I1 => \SINE_reg[0]_i_95_n_0\,
      I2 => sel(8),
      I3 => \SINE_reg[0]_i_96_n_0\,
      I4 => sel(7),
      I5 => \SINE[0]_i_97_n_0\,
      O => \SINE[0]_i_36_n_0\
    );
\SINE[0]_i_360\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BD9D5554426AAAA9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_360_n_0\
    );
\SINE[0]_i_361\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF525AB5F52B2B56"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_361_n_0\
    );
\SINE[0]_i_362\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E771508A9AAEE751"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \SINE[0]_i_362_n_0\
    );
\SINE[0]_i_363\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C666671719999C6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \SINE[0]_i_363_n_0\
    );
\SINE[0]_i_364\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"522A4AAFADD5B552"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \SINE[0]_i_364_n_0\
    );
\SINE[0]_i_365\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4B5D2942D4BAD6B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_365_n_0\
    );
\SINE[0]_i_366\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAA155D0055AAA2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_366_n_0\
    );
\SINE[0]_i_367\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"91E836916E17896E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_367_n_0\
    );
\SINE[0]_i_368\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D639639639639639"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \SINE[0]_i_368_n_0\
    );
\SINE[0]_i_369\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFFFFFF0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      O => \SINE[0]_i_369_n_0\
    );
\SINE[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_98_n_0\,
      I1 => \SINE[0]_i_99_n_0\,
      I2 => sel(8),
      I3 => \SINE_reg[0]_i_100_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[0]_i_101_n_0\,
      O => \SINE[0]_i_37_n_0\
    );
\SINE[0]_i_370\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAB999555466AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      O => \SINE[0]_i_370_n_0\
    );
\SINE[0]_i_371\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"996A9D99669966D4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_371_n_0\
    );
\SINE[0]_i_372\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"516799598A99668E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_372_n_0\
    );
\SINE[0]_i_373\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A555F5515AA80AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_373_n_0\
    );
\SINE[0]_i_374\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99198E9866AE6566"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_374_n_0\
    );
\SINE[0]_i_375\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9DA95499669D6666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_375_n_0\
    );
\SINE[0]_i_376\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55AA54A966D5AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[0]_i_376_n_0\
    );
\SINE[0]_i_377\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F8707A1E1F8F07A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \SINE[0]_i_377_n_0\
    );
\SINE[0]_i_378\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1E07E1EF8781F07"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_378_n_0\
    );
\SINE[0]_i_379\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E831EE187E187E8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_379_n_0\
    );
\SINE[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_102_n_0\,
      I1 => \SINE[0]_i_103_n_0\,
      I2 => sel(8),
      I3 => \SINE_reg[0]_i_104_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[0]_i_105_n_0\,
      O => \SINE[0]_i_38_n_0\
    );
\SINE[0]_i_380\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E93E7816781E7C87"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      O => \SINE[0]_i_380_n_0\
    );
\SINE[0]_i_381\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9687C3E1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_381_n_0\
    );
\SINE[0]_i_382\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A15AF00FF00F7A05"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_382_n_0\
    );
\SINE[0]_i_383\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F50A0A180AF7F5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \SINE[0]_i_383_n_0\
    );
\SINE[0]_i_384\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78071EA15A850FE0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      O => \SINE[0]_i_384_n_0\
    );
\SINE[0]_i_385\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F22D5AA44FB00FF0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_385_n_0\
    );
\SINE[0]_i_386\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FDAA5F20D5BB0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      O => \SINE[0]_i_386_n_0\
    );
\SINE[0]_i_387\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFF5420A500ABDF5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \SINE[0]_i_387_n_0\
    );
\SINE[0]_i_388\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A55AB04FF00FFA05"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_388_n_0\
    );
\SINE[0]_i_389\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EC13CC3388778966"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \SINE[0]_i_389_n_0\
    );
\SINE[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_106_n_0\,
      I1 => \SINE[0]_i_107_n_0\,
      I2 => sel(8),
      I3 => \SINE[0]_i_108_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[0]_i_109_n_0\,
      O => \SINE[0]_i_39_n_0\
    );
\SINE[0]_i_390\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C3C3969696961C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \SINE[0]_i_390_n_0\
    );
\SINE[0]_i_391\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6BC34BC2D2969694"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \SINE[0]_i_391_n_0\
    );
\SINE[0]_i_392\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B46BAD4B2D4329D2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_392_n_0\
    );
\SINE[0]_i_393\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3E1C3E96978783C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \SINE[0]_i_393_n_0\
    );
\SINE[0]_i_394\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9687C3C3C3E16969"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \SINE[0]_i_394_n_0\
    );
\SINE[0]_i_395\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A54AF00FF00F5AA5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_395_n_0\
    );
\SINE[0]_i_396\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4C4C6C63B393939"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      O => \SINE[0]_i_396_n_0\
    );
\SINE[0]_i_397\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2963429694393963"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_397_n_0\
    );
\SINE[0]_i_398\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B52B2BD652BCB569"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_398_n_0\
    );
\SINE[0]_i_399\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BD4AD4A50AD4AD4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      O => \SINE[0]_i_399_n_0\
    );
\SINE[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_110_n_0\,
      I1 => \SINE_reg[0]_i_111_n_0\,
      I2 => sel(8),
      I3 => \SINE_reg[0]_i_112_n_0\,
      I4 => sel(7),
      I5 => \SINE[0]_i_113_n_0\,
      O => \SINE[0]_i_40_n_0\
    );
\SINE[0]_i_400\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AF551AAAF505AA5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_400_n_0\
    );
\SINE[0]_i_401\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5052ADADB5F54A0B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      O => \SINE[0]_i_401_n_0\
    );
\SINE[0]_i_402\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3380FC33CCFF03CC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_402_n_0\
    );
\SINE[0]_i_403\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E1A587861E5A78E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_403_n_0\
    );
\SINE[0]_i_404\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7961E386961E1879"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_404_n_0\
    );
\SINE[0]_i_405\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9EC73886691EE178"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_405_n_0\
    );
\SINE[0]_i_406\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C69969C63C73969"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_406_n_0\
    );
\SINE[0]_i_407\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"943DD69469433D69"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_407_n_0\
    );
\SINE[0]_i_408\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B2B5242B4D6ADB4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_408_n_0\
    );
\SINE[0]_i_409\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B4AD0B45AD2B5AD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_409_n_0\
    );
\SINE[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_114_n_0\,
      I1 => \SINE[0]_i_115_n_0\,
      I2 => sel(8),
      I3 => \SINE[0]_i_116_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[0]_i_117_n_0\,
      O => \SINE[0]_i_41_n_0\
    );
\SINE[0]_i_410\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777898888A87677"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \SINE[0]_i_410_n_0\
    );
\SINE[0]_i_411\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E785AF0E58FA50E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \SINE[0]_i_411_n_0\
    );
\SINE[0]_i_412\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7781EE187711AA7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      O => \SINE[0]_i_412_n_0\
    );
\SINE[0]_i_413\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6299999E96666639"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_413_n_0\
    );
\SINE[0]_i_414\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999D5566662ABB9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_414_n_0\
    );
\SINE[0]_i_415\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2AAAABD5D55456"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_415_n_0\
    );
\SINE[0]_i_416\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9BA2AA55455D55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_416_n_0\
    );
\SINE[0]_i_417\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5A96AD49D6B469D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_417_n_0\
    );
\SINE[0]_i_418\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB5655AB6AD5BD6A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_418_n_0\
    );
\SINE[0]_i_419\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1EA5E555A57A5A0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      O => \SINE[0]_i_419_n_0\
    );
\SINE[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_118_n_0\,
      I1 => \SINE_reg[0]_i_119_n_0\,
      I2 => sel(8),
      I3 => \SINE_reg[0]_i_120_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[0]_i_121_n_0\,
      O => \SINE[0]_i_42_n_0\
    );
\SINE[0]_i_420\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"519A9AE6E651518A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_420_n_0\
    );
\SINE[0]_i_421\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A751651A18A78EE5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      O => \SINE[0]_i_421_n_0\
    );
\SINE[0]_i_422\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"988661199EE7799A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_422_n_0\
    );
\SINE[0]_i_423\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D9C96C6636B2939"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      O => \SINE[0]_i_423_n_0\
    );
\SINE[0]_i_424\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54466222ABB99DD5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      O => \SINE[0]_i_424_n_0\
    );
\SINE[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_122_n_0\,
      I1 => \SINE_reg[0]_i_123_n_0\,
      I2 => sel(8),
      I3 => \SINE[0]_i_124_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[0]_i_125_n_0\,
      O => \SINE[0]_i_43_n_0\
    );
\SINE[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02FDFD2AAB4040BF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_44_n_0\
    );
\SINE[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5F0B0DA5B0D0F25"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \SINE[0]_i_45_n_0\
    );
\SINE[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0202D554BFBF40"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \SINE[0]_i_46_n_0\
    );
\SINE[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A4B0F2DA4B0F2DA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \SINE[0]_i_47_n_0\
    );
\SINE[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFF0000F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \SINE[0]_i_58_n_0\
    );
\SINE[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"878787869E1E1E1E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \SINE[0]_i_59_n_0\
    );
\SINE[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[0]_i_16_n_0\,
      I1 => \SINE_reg[0]_i_17_n_0\,
      I2 => sel(8),
      I3 => \SINE_reg[0]_i_18_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[0]_i_19_n_0\,
      O => \SINE[0]_i_6_n_0\
    );
\SINE[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_20_n_0\,
      I1 => \SINE_reg[0]_i_21_n_0\,
      I2 => sel(8),
      I3 => \SINE[0]_i_22_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[0]_i_23_n_0\,
      O => \SINE[0]_i_7_n_0\
    );
\SINE[0]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[0]_i_184_n_0\,
      I1 => \SINE[0]_i_185_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__7_n_0\,
      I3 => \SINE[7]_i_134_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE[7]_i_133_n_0\,
      O => \SINE[0]_i_79_n_0\
    );
\SINE[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_24_n_0\,
      I1 => \SINE_reg[0]_i_25_n_0\,
      I2 => sel(8),
      I3 => \SINE_reg[0]_i_26_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[0]_i_27_n_0\,
      O => \SINE[0]_i_8_n_0\
    );
\SINE[0]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I1 => \SINE[7]_i_108_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__7_n_0\,
      I3 => \SINE[0]_i_186_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE[0]_i_187_n_0\,
      O => \SINE[0]_i_80_n_0\
    );
\SINE[0]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[1]_i_135_n_0\,
      I1 => \SINE[0]_i_194_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__7_n_0\,
      I3 => \SINE[0]_i_195_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE[0]_i_196_n_0\,
      O => \SINE[0]_i_84_n_0\
    );
\SINE[0]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[0]_i_203_n_0\,
      I1 => \SINE[0]_i_204_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE[0]_i_205_n_0\,
      O => \SINE[0]_i_88_n_0\
    );
\SINE[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[0]_i_28_n_0\,
      I1 => \SINE_reg[0]_i_29_n_0\,
      I2 => sel(8),
      I3 => \SINE_reg[0]_i_30_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[0]_i_31_n_0\,
      O => \SINE[0]_i_9_n_0\
    );
\SINE[0]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[0]_i_208_n_0\,
      I1 => \SINE[7]_i_116_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__7_n_0\,
      I3 => \SINE[0]_i_209_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE[0]_i_210_n_0\,
      O => \SINE[0]_i_90_n_0\
    );
\SINE[0]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[0]_i_223_n_0\,
      I1 => \SINE[0]_i_224_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__7_n_0\,
      I3 => \SINE[5]_i_72_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE[8]_i_89_n_0\,
      O => \SINE[0]_i_97_n_0\
    );
\SINE[0]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA03F3FAFA03030"
    )
        port map (
      I0 => \SINE[0]_i_227_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__7_n_0\,
      I3 => \SINE[0]_i_228_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \SINE[0]_i_229_n_0\,
      O => \SINE[0]_i_99_n_0\
    );
\SINE[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[10]_i_2_n_0\,
      I1 => \SINE[10]_i_3_n_0\,
      I2 => sel(11),
      I3 => \SINE[10]_i_4_n_0\,
      I4 => sel(12),
      I5 => \SINE_reg[10]_i_5_n_0\,
      O => p_0_out(10)
    );
\SINE[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10105555FFEEAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I2 => \SINE[10]_i_21_n_0\,
      I3 => \SINE[10]_i_22_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[10]_i_10_n_0\
    );
\SINE[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEEEEE11001111"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I2 => \SINE[10]_i_23_n_0\,
      I3 => \SINE[10]_i_24_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[10]_i_11_n_0\
    );
\SINE[10]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[10]_i_25_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \COS[11]_i_5_n_0\,
      I3 => sel(9),
      I4 => \SINE[10]_i_26_n_0\,
      O => \SINE[10]_i_12_n_0\
    );
\SINE[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33308C8CCFCCB3B3"
    )
        port map (
      I0 => \SINE[10]_i_27_n_0\,
      I1 => sel(9),
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \SINE[10]_i_28_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \SINE[10]_i_13_n_0\
    );
\SINE[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00445555FFFAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I1 => \SINE[10]_i_29_n_0\,
      I2 => \SINE[10]_i_30_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \SINE[10]_i_14_n_0\
    );
\SINE[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEE11111111"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I3 => \SINE[10]_i_31_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \SINE[10]_i_15_n_0\
    );
\SINE[10]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA0045FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I1 => \SINE[10]_i_32_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[10]_i_16_n_0\
    );
\SINE[10]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4555EAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I1 => \SINE[10]_i_33_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      O => \SINE[10]_i_17_n_0\
    );
\SINE[10]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I4 => \SINE[10]_i_34_n_0\,
      O => \SINE[10]_i_18_n_0\
    );
\SINE[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A6A6A6AAAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[10]_i_19_n_0\
    );
\SINE[10]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      O => \SINE[10]_i_20_n_0\
    );
\SINE[10]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[10]_i_21_n_0\
    );
\SINE[10]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0800000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[10]_i_22_n_0\
    );
\SINE[10]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFAEA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[10]_i_23_n_0\
    );
\SINE[10]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[10]_i_24_n_0\
    );
\SINE[10]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \SINE[10]_i_35_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      O => \SINE[10]_i_25_n_0\
    );
\SINE[10]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1055FFFFFEAA0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I2 => \SINE[10]_i_36_n_0\,
      I3 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[10]_i_26_n_0\
    );
\SINE[10]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AFFFFFFFC000000"
    )
        port map (
      I0 => \SINE[10]_i_37_n_0\,
      I1 => \SINE[10]_i_38_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \SINE[10]_i_27_n_0\
    );
\SINE[10]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAA00005055FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I1 => \SINE[10]_i_39_n_0\,
      I2 => \SINE[10]_i_40_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \SINE[10]_i_28_n_0\
    );
\SINE[10]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \SINE[10]_i_29_n_0\
    );
\SINE[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45EA45EF45EA40EA"
    )
        port map (
      I0 => sel(10),
      I1 => \SINE[10]_i_8_n_0\,
      I2 => sel(9),
      I3 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I5 => \SINE[10]_i_9_n_0\,
      O => \SINE[10]_i_3_n_0\
    );
\SINE[10]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      O => \SINE[10]_i_30_n_0\
    );
\SINE[10]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      O => \SINE[10]_i_31_n_0\
    );
\SINE[10]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999555555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \SINE[10]_i_32_n_0\
    );
\SINE[10]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555566AA62AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[10]_i_33_n_0\
    );
\SINE[10]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC3CBC333333333"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[10]_i_34_n_0\
    );
\SINE[10]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555A6A6A6A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[10]_i_35_n_0\
    );
\SINE[10]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555556666666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \SINE[10]_i_36_n_0\
    );
\SINE[10]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[10]_i_37_n_0\
    );
\SINE[10]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[10]_i_38_n_0\
    );
\SINE[10]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I2 => sel(3),
      O => \SINE[10]_i_39_n_0\
    );
\SINE[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8CC0000B833FFFF"
    )
        port map (
      I0 => \SINE[10]_i_10_n_0\,
      I1 => sel(9),
      I2 => \SINE[10]_i_11_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I4 => sel(10),
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[10]_i_4_n_0\
    );
\SINE[10]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I2 => sel(3),
      O => \SINE[10]_i_40_n_0\
    );
\SINE[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33308C8CCFCCB3B3"
    )
        port map (
      I0 => \SINE[10]_i_14_n_0\,
      I1 => sel(9),
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \SINE[10]_i_15_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \SINE[10]_i_6_n_0\
    );
\SINE[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[12]_i_4_n_0\,
      I1 => \SINE[10]_i_16_n_0\,
      I2 => sel(9),
      I3 => \SINE[10]_i_17_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I5 => \SINE[10]_i_18_n_0\,
      O => \SINE[10]_i_7_n_0\
    );
\SINE[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10555555FEAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I2 => \SINE[10]_i_19_n_0\,
      I3 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[10]_i_8_n_0\
    );
\SINE[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAA00000155FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I1 => \SINE[10]_i_20_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[10]_i_9_n_0\
    );
\SINE[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[11]_i_2_n_0\,
      I1 => \SINE[11]_i_3_n_0\,
      I2 => sel(11),
      I3 => \SINE[11]_i_4_n_0\,
      I4 => sel(12),
      I5 => \SINE[11]_i_5_n_0\,
      O => p_0_out(11)
    );
\SINE[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FFFE00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I2 => \SINE[11]_i_15_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      O => \SINE[11]_i_10_n_0\
    );
\SINE[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA959595D5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[11]_i_11_n_0\
    );
\SINE[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555A4A6A6A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[11]_i_12_n_0\
    );
\SINE[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \SINE[11]_i_13_n_0\
    );
\SINE[11]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \SINE[11]_i_14_n_0\
    );
\SINE[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565656AAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[11]_i_15_n_0\
    );
\SINE[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[13]_i_2_n_0\,
      I1 => \SINE[11]_i_6_n_0\,
      I2 => sel(10),
      I3 => \SINE[11]_i_7_n_0\,
      I4 => sel(9),
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[11]_i_2_n_0\
    );
\SINE[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000101FFFEFEFE"
    )
        port map (
      I0 => sel(10),
      I1 => sel(9),
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE[11]_i_8_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[11]_i_3_n_0\
    );
\SINE[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000004FFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I1 => \SINE[11]_i_9_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => sel(9),
      I4 => sel(10),
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[11]_i_4_n_0\
    );
\SINE[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BBBBBBB88888"
    )
        port map (
      I0 => \COS[12]_i_2_n_0\,
      I1 => sel(10),
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE[11]_i_10_n_0\,
      I4 => sel(9),
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[11]_i_5_n_0\
    );
\SINE[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA00004555FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I1 => \SINE[11]_i_11_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I3 => sel(6),
      I4 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[11]_i_6_n_0\
    );
\SINE[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10115555FEEEAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I1 => sel(6),
      I2 => \SINE[11]_i_12_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[11]_i_7_n_0\
    );
\SINE[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00015555FFFEAAAA"
    )
        port map (
      I0 => sel(6),
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I3 => sel(4),
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[11]_i_8_n_0\
    );
\SINE[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAA00005055FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I1 => \SINE[11]_i_13_n_0\,
      I2 => \SINE[11]_i_14_n_0\,
      I3 => sel(4),
      I4 => sel(6),
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[11]_i_9_n_0\
    );
\SINE[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"83808383BFBCBCBC"
    )
        port map (
      I0 => \SINE[12]_i_2_n_0\,
      I1 => sel(11),
      I2 => sel(12),
      I3 => \SINE[12]_i_3_n_0\,
      I4 => sel(10),
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => p_0_out(12)
    );
\SINE[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0F0F08F800F0F"
    )
        port map (
      I0 => \SINE[12]_i_4_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => sel(10),
      I3 => \SINE[12]_i_5_n_0\,
      I4 => sel(9),
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \SINE[12]_i_2_n_0\
    );
\SINE[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10115555FEEEAAAA"
    )
        port map (
      I0 => sel(9),
      I1 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I2 => \SINE[12]_i_6_n_0\,
      I3 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      O => \SINE[12]_i_3_n_0\
    );
\SINE[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF00000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I1 => \SINE[12]_i_7_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \SINE[12]_i_4_n_0\
    );
\SINE[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEAAAA10115555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I2 => \SINE[12]_i_8_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[12]_i_5_n_0\
    );
\SINE[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3336363666666666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \SINE[12]_i_6_n_0\
    );
\SINE[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \SINE[12]_i_7_n_0\
    );
\SINE[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA999D9595"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[12]_i_8_n_0\
    );
\SINE[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \SINE[13]_i_2_n_0\,
      I1 => sel(9),
      I2 => sel(10),
      I3 => sel(12),
      I4 => sel(11),
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => p_0_out(13)
    );
\SINE[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \SINE[13]_i_3_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I2 => sel(6),
      I3 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[13]_i_2_n_0\
    );
\SINE[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[13]_i_3_n_0\
    );
\SINE[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[1]_i_2_n_0\,
      I1 => \SINE_reg[1]_i_3_n_0\,
      I2 => sel(11),
      I3 => \SINE[1]_i_4_n_0\,
      I4 => sel(12),
      I5 => \SINE[1]_i_5_n_0\,
      O => p_0_out(1)
    );
\SINE[1]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[1]_i_240_n_0\,
      I1 => \SINE[1]_i_241_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__6_n_0\,
      I3 => \SINE[1]_i_242_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[1]_i_243_n_0\,
      O => \SINE[1]_i_100_n_0\
    );
\SINE[1]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[1]_i_244_n_0\,
      I1 => \SINE[1]_i_245_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__6_n_0\,
      I3 => \SINE[1]_i_246_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[1]_i_247_n_0\,
      O => \SINE[1]_i_101_n_0\
    );
\SINE[1]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[1]_i_248_n_0\,
      I1 => \SINE[1]_i_249_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__6_n_0\,
      I3 => \SINE[1]_i_250_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[1]_i_251_n_0\,
      O => \SINE[1]_i_102_n_0\
    );
\SINE[1]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[1]_i_256_n_0\,
      I1 => \SINE[1]_i_257_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__6_n_0\,
      I3 => \SINE[1]_i_258_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[1]_i_259_n_0\,
      O => \SINE[1]_i_105_n_0\
    );
\SINE[1]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[1]_i_266_n_0\,
      I1 => \SINE[1]_i_267_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__6_n_0\,
      I3 => \SINE[1]_i_268_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[1]_i_269_n_0\,
      O => \SINE[1]_i_109_n_0\
    );
\SINE[1]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[1]_i_272_n_0\,
      I1 => \SINE[1]_i_273_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__6_n_0\,
      I3 => \SINE[1]_i_274_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[1]_i_275_n_0\,
      O => \SINE[1]_i_111_n_0\
    );
\SINE[1]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F1E1E1E1E1E1E1E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      O => \SINE[1]_i_115_n_0\
    );
\SINE[1]_i_124\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"98196686"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_124_n_0\
    );
\SINE[1]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC3F40CC0340FF3B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_125_n_0\
    );
\SINE[1]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BFD002FF002FFD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_126_n_0\
    );
\SINE[1]_i_127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"32CD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_127_n_0\
    );
\SINE[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_40_n_0\,
      I1 => \SINE[1]_i_41_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE_reg[1]_i_42_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE_reg[1]_i_43_n_0\,
      O => \SINE[1]_i_13_n_0\
    );
\SINE[1]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BFFFFFD54000022"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[1]_i_134_n_0\
    );
\SINE[1]_i_135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[1]_i_135_n_0\
    );
\SINE[1]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE777F01018880"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[1]_i_136_n_0\
    );
\SINE[1]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8081ECC87EFE1337"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \SINE[1]_i_137_n_0\
    );
\SINE[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_44_n_0\,
      I1 => \SINE[1]_i_45_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE_reg[1]_i_46_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE_reg[1]_i_47_n_0\,
      O => \SINE[1]_i_14_n_0\
    );
\SINE[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_48_n_0\,
      I1 => \SINE_reg[1]_i_49_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE_reg[1]_i_50_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE_reg[1]_i_51_n_0\,
      O => \SINE[1]_i_15_n_0\
    );
\SINE[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_52_n_0\,
      I1 => \SINE_reg[1]_i_53_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE_reg[1]_i_54_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE_reg[1]_i_55_n_0\,
      O => \SINE[1]_i_16_n_0\
    );
\SINE[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_56_n_0\,
      I1 => \SINE_reg[1]_i_57_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE_reg[1]_i_58_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE_reg[1]_i_59_n_0\,
      O => \SINE[1]_i_17_n_0\
    );
\SINE[1]_i_173\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_173_n_0\
    );
\SINE[1]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9CC33DB2433CC6C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I3 => sel(0),
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => sel(1),
      O => \SINE[1]_i_182_n_0\
    );
\SINE[1]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C69C3B43CC3D23C6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[1]_i_183_n_0\
    );
\SINE[1]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C6CC9C39336343"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => sel(1),
      O => \SINE[1]_i_184_n_0\
    );
\SINE[1]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"63C2C4DCBC393363"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => sel(1),
      O => \SINE[1]_i_185_n_0\
    );
\SINE[1]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333693B3C9C36CCC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => sel(0),
      I5 => sel(1),
      O => \SINE[1]_i_186_n_0\
    );
\SINE[1]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C393363C6CCDCBC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => sel(1),
      O => \SINE[1]_i_187_n_0\
    );
\SINE[1]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C393323C3C6CC9C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => sel(1),
      O => \SINE[1]_i_188_n_0\
    );
\SINE[1]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CBC393363C2C4DC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => sel(1),
      O => \SINE[1]_i_189_n_0\
    );
\SINE[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_62_n_0\,
      I1 => \SINE_reg[1]_i_63_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE_reg[1]_i_64_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE_reg[1]_i_65_n_0\,
      O => \SINE[1]_i_19_n_0\
    );
\SINE[1]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C383933E3C6CE8C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => sel(1),
      O => \SINE[1]_i_190_n_0\
    );
\SINE[1]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C393363C7CECC9C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => sel(1),
      O => \SINE[1]_i_191_n_0\
    );
\SINE[1]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33369393C9C16CCC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => sel(0),
      I5 => sel(1),
      O => \SINE[1]_i_192_n_0\
    );
\SINE[1]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33369333C9C36CCC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => sel(0),
      I5 => sel(1),
      O => \SINE[1]_i_193_n_0\
    );
\SINE[1]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38317373CECE8C0C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => sel(1),
      O => \SINE[1]_i_194_n_0\
    );
\SINE[1]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73C71C38E3CE1831"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[1]_i_195_n_0\
    );
\SINE[1]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C96CEC373E1333"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => sel(0),
      I5 => sel(1),
      O => \SINE[1]_i_196_n_0\
    );
\SINE[1]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC1C73C79C39E3CE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[1]_i_197_n_0\
    );
\SINE[1]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3B000000CCFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => sel(0),
      I5 => sel(1),
      O => \SINE[1]_i_198_n_0\
    );
\SINE[1]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB3FF3000CC00CF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => sel(0),
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => sel(1),
      O => \SINE[1]_i_199_n_0\
    );
\SINE[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[1]_i_6_n_0\,
      I1 => \SINE_reg[1]_i_7_n_0\,
      I2 => sel(10),
      I3 => \SINE[1]_i_8_n_0\,
      I4 => sel(9),
      I5 => \SINE[1]_i_9_n_0\,
      O => \SINE[1]_i_2_n_0\
    );
\SINE[1]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDFCFCD403032B2B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => sel(1),
      O => \SINE[1]_i_200_n_0\
    );
\SINE[1]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00222AFFFFDD5400"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I4 => sel(0),
      I5 => sel(1),
      O => \SINE[1]_i_201_n_0\
    );
\SINE[1]_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCC22B3DC4C33FBC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[1]_i_202_n_0\
    );
\SINE[1]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42033B3BFDDCC4C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => sel(0),
      I5 => sel(1),
      O => \SINE[1]_i_203_n_0\
    );
\SINE[1]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEC33770113C880"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => sel(0),
      I5 => sel(1),
      O => \SINE[1]_i_204_n_0\
    );
\SINE[1]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8081ECC87EFE3337"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => sel(0),
      I5 => sel(1),
      O => \SINE[1]_i_205_n_0\
    );
\SINE[1]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFA1F5F0005E080"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => sel(0),
      I5 => sel(1),
      O => \SINE[1]_i_206_n_0\
    );
\SINE[1]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111C880FEEC377F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => sel(0),
      I5 => sel(1),
      O => \SINE[1]_i_207_n_0\
    );
\SINE[1]_i_208\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1700E8FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => sel(0),
      I4 => sel(1),
      O => \SINE[1]_i_208_n_0\
    );
\SINE[1]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B33322204CCDDFDF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => sel(0),
      I2 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I5 => sel(1),
      O => \SINE[1]_i_209_n_0\
    );
\SINE[1]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCEE3311CC7733C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \SINE[1]_i_210_n_0\
    );
\SINE[1]_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"393C9CCCC7C37331"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => sel(1),
      O => \SINE[1]_i_211_n_0\
    );
\SINE[1]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"393CBCCCC2C36333"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => sel(1),
      O => \SINE[1]_i_212_n_0\
    );
\SINE[1]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3DBCCCC4C3633339"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => sel(0),
      I5 => sel(1),
      O => \SINE[1]_i_213_n_0\
    );
\SINE[1]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71080EFFCFF17008"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I3 => sel(0),
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => sel(1),
      O => \SINE[1]_i_214_n_0\
    );
\SINE[1]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CE7F10C8FF1308F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \SINE[1]_i_215_n_0\
    );
\SINE[1]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F370380C0ECFE371"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => sel(1),
      O => \SINE[1]_i_216_n_0\
    );
\SINE[1]_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8CE3310CC77138CF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \SINE[1]_i_217_n_0\
    );
\SINE[1]_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0BD0BD0FD03D03F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => sel(1),
      O => \SINE[1]_i_218_n_0\
    );
\SINE[1]_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F40F0FD040BFFD0B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \SINE[1]_i_219_n_0\
    );
\SINE[1]_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD02F00F0FF0AF40"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => sel(1),
      O => \SINE[1]_i_220_n_0\
    );
\SINE[1]_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F508F00F0FF0EF50"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => sel(1),
      O => \SINE[1]_i_221_n_0\
    );
\SINE[1]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C33C31C63C33C39"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => sel(1),
      O => \SINE[1]_i_222_n_0\
    );
\SINE[1]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC3BC39C3BC3BC3D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => sel(1),
      O => \SINE[1]_i_223_n_0\
    );
\SINE[1]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C03C03C2BC23C23C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => sel(1),
      O => \SINE[1]_i_224_n_0\
    );
\SINE[1]_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FC2C2BCFC2B2FC2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \SINE[1]_i_225_n_0\
    );
\SINE[1]_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF05E0FF00F87F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[1]_i_226_n_0\
    );
\SINE[1]_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC8137F013FEC00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I3 => sel(1),
      I4 => sel(0),
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[1]_i_227_n_0\
    );
\SINE[1]_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF3C0C30F1C7E38F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => sel(1),
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[1]_i_228_n_0\
    );
\SINE[1]_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C38C38E31C31C3C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I5 => sel(1),
      O => \SINE[1]_i_229_n_0\
    );
\SINE[1]_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCFC430B0F3DC0C3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I5 => sel(1),
      O => \SINE[1]_i_230_n_0\
    );
\SINE[1]_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC00F43F0BDF0FC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => sel(1),
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[1]_i_231_n_0\
    );
\SINE[1]_i_232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AF5F4F0F00F0F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I5 => sel(1),
      O => \SINE[1]_i_232_n_0\
    );
\SINE[1]_i_233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFEA00FF0015FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => sel(1),
      I4 => sel(0),
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[1]_i_233_n_0\
    );
\SINE[1]_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01000080FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => sel(1),
      I2 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I4 => sel(0),
      I5 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      O => \SINE[1]_i_234_n_0\
    );
\SINE[1]_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"308FF00FF00FF10E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I5 => sel(1),
      O => \SINE[1]_i_235_n_0\
    );
\SINE[1]_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF01CC3300FF00F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[1]_i_236_n_0\
    );
\SINE[1]_i_237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1C3CF0F3C30F0E3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => sel(1),
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      O => \SINE[1]_i_237_n_0\
    );
\SINE[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sel(1),
      I1 => \SINE_reg[1]_i_74_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \SINE_reg[1]_i_75_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__6_n_0\,
      I5 => \SINE_reg[1]_i_76_n_0\,
      O => \SINE[1]_i_24_n_0\
    );
\SINE[1]_i_240\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96666666B9999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \SINE[1]_i_240_n_0\
    );
\SINE[1]_i_241\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96969A5A5A5A5A69"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      O => \SINE[1]_i_241_n_0\
    );
\SINE[1]_i_242\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \SINE[1]_i_242_n_0\
    );
\SINE[1]_i_243\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A59555555A2AAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \SINE[1]_i_243_n_0\
    );
\SINE[1]_i_244\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \SINE[1]_i_244_n_0\
    );
\SINE[1]_i_245\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"556AAAAAAAD55555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \SINE[1]_i_245_n_0\
    );
\SINE[1]_i_246\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999946666666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \SINE[1]_i_246_n_0\
    );
\SINE[1]_i_247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66666A6A99959596"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \SINE[1]_i_247_n_0\
    );
\SINE[1]_i_248\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666699999998"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \SINE[1]_i_248_n_0\
    );
\SINE[1]_i_249\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69696969695E5A96"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      O => \SINE[1]_i_249_n_0\
    );
\SINE[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_77_n_0\,
      I1 => \SINE_reg[1]_i_78_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \SINE_reg[1]_i_79_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__6_n_0\,
      I5 => \SINE[1]_i_80_n_0\,
      O => \SINE[1]_i_25_n_0\
    );
\SINE[1]_i_250\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"658A996659A68A55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_250_n_0\
    );
\SINE[1]_i_251\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85A5A5E9695A5A5A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      O => \SINE[1]_i_251_n_0\
    );
\SINE[1]_i_256\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"619E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_256_n_0\
    );
\SINE[1]_i_257\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A175A56A5E9A5A9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_257_n_0\
    );
\SINE[1]_i_258\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E97AA16956975A96"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_258_n_0\
    );
\SINE[1]_i_259\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668819696166981"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      O => \SINE[1]_i_259_n_0\
    );
\SINE[1]_i_266\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D4B99D2AAB4662"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[1]_i_266_n_0\
    );
\SINE[1]_i_267\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2524A4A4DB5B5B5B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[1]_i_267_n_0\
    );
\SINE[1]_i_268\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[1]_i_268_n_0\
    );
\SINE[1]_i_269\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88815155776EAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[1]_i_269_n_0\
    );
\SINE[1]_i_272\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000015FFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      O => \SINE[1]_i_272_n_0\
    );
\SINE[1]_i_273\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      O => \SINE[1]_i_273_n_0\
    );
\SINE[1]_i_274\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9313171713131736"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \SINE[1]_i_274_n_0\
    );
\SINE[1]_i_275\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999B33333226"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      O => \SINE[1]_i_275_n_0\
    );
\SINE[1]_i_282\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"664D9999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      O => \SINE[1]_i_282_n_0\
    );
\SINE[1]_i_283\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00000001FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[1]_i_283_n_0\
    );
\SINE[1]_i_284\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CCCB333CFF3004C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      O => \SINE[1]_i_284_n_0\
    );
\SINE[1]_i_285\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33CC34F3CC33CC33"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      O => \SINE[1]_i_285_n_0\
    );
\SINE[1]_i_286\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFF2000F000DFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      O => \SINE[1]_i_286_n_0\
    );
\SINE[1]_i_287\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F43C3F0F0F0BC3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      O => \SINE[1]_i_287_n_0\
    );
\SINE[1]_i_288\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C033CC30FC30FC2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_288_n_0\
    );
\SINE[1]_i_289\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BF0D03CC3FCF02F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \SINE[1]_i_289_n_0\
    );
\SINE[1]_i_290\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      O => \SINE[1]_i_290_n_0\
    );
\SINE[1]_i_291\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC3333CF3320CC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      O => \SINE[1]_i_291_n_0\
    );
\SINE[1]_i_292\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0001"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[1]_i_292_n_0\
    );
\SINE[1]_i_293\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE00000003FFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[1]_i_293_n_0\
    );
\SINE[1]_i_294\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C339C7C33CC33CDC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_294_n_0\
    );
\SINE[1]_i_295\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE31CC33C8F703C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_295_n_0\
    );
\SINE[1]_i_296\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FC330F13C0FF0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \SINE[1]_i_296_n_0\
    );
\SINE[1]_i_297\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18F0F0F0C70F0F0C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      O => \SINE[1]_i_297_n_0\
    );
\SINE[1]_i_298\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C63C63C23C23C23C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \SINE[1]_i_298_n_0\
    );
\SINE[1]_i_299\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E3C3C73E3C3C71C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_299_n_0\
    );
\SINE[1]_i_300\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30E3F1C78F3C0C30"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_300_n_0\
    );
\SINE[1]_i_301\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F180E30F0CFF18F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_301_n_0\
    );
\SINE[1]_i_302\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FF77008100ECFF1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \SINE[1]_i_302_n_0\
    );
\SINE[1]_i_303\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF3004FFF00F0FF0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_303_n_0\
    );
\SINE[1]_i_304\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BF0D03F3F4203F4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_304_n_0\
    );
\SINE[1]_i_305\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC2F2FC2C2FCFC2F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_305_n_0\
    );
\SINE[1]_i_306\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0423DBCC203BDFC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_306_n_0\
    );
\SINE[1]_i_307\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C633333D9CCCCC42"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[1]_i_307_n_0\
    );
\SINE[1]_i_308\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7733CCEE3388CC3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_308_n_0\
    );
\SINE[1]_i_309\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C8ECFF3F330180C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[1]_i_309_n_0\
    );
\SINE[1]_i_310\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF40D4AF0BD4FD0A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_310_n_0\
    );
\SINE[1]_i_311\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CD24F3DF32B34D24"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \SINE[1]_i_311_n_0\
    );
\SINE[1]_i_312\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2343C6CC9C3D3B23"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \SINE[1]_i_312_n_0\
    );
\SINE[1]_i_313\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F81FF07807E00F07"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \SINE[1]_i_313_n_0\
    );
\SINE[1]_i_314\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC63633939CCCC66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_314_n_0\
    );
\SINE[1]_i_315\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18CE7318CE7318CE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[1]_i_315_n_0\
    );
\SINE[1]_i_316\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF1008F7718EF710"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[1]_i_316_n_0\
    );
\SINE[1]_i_317\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0800EFAF50F50A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_317_n_0\
    );
\SINE[1]_i_318\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50510808AFAEF7FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_318_n_0\
    );
\SINE[1]_i_319\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500400AAAFFBFF5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_319_n_0\
    );
\SINE[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[1]_i_93_n_0\,
      I1 => \SINE[1]_i_94_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__6_n_0\,
      I3 => \SINE[1]_i_95_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__2_n_0\,
      I5 => \SINE[1]_i_96_n_0\,
      O => \SINE[1]_i_32_n_0\
    );
\SINE[1]_i_320\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFDDCC440222BBF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_320_n_0\
    );
\SINE[1]_i_321\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC4262333BBDDCC4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_321_n_0\
    );
\SINE[1]_i_322\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D44DC4223BDBBDD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      O => \SINE[1]_i_322_n_0\
    );
\SINE[1]_i_323\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCB9C69C62CC3346"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_323_n_0\
    );
\SINE[1]_i_324\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9831CC98E6CC73E6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_324_n_0\
    );
\SINE[1]_i_325\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE177713018880E8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_325_n_0\
    );
\SINE[1]_i_326\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"034303C0C0FCF0FC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      O => \SINE[1]_i_326_n_0\
    );
\SINE[1]_i_327\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A77AE75EF11FF10"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_327_n_0\
    );
\SINE[1]_i_328\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FFF00FF00CFB0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \SINE[1]_i_328_n_0\
    );
\SINE[1]_i_329\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02DD2A54BB40FF02"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_329_n_0\
    );
\SINE[1]_i_330\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0800000FFFFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      O => \SINE[1]_i_330_n_0\
    );
\SINE[1]_i_331\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5557"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      O => \SINE[1]_i_331_n_0\
    );
\SINE[1]_i_332\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB33000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      O => \SINE[1]_i_332_n_0\
    );
\SINE[1]_i_333\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CBF3F3F30C0C0C0C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      O => \SINE[1]_i_333_n_0\
    );
\SINE[1]_i_334\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A569966D9AA55AB6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \SINE[1]_i_334_n_0\
    );
\SINE[1]_i_335\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5996255AA55AA449"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \SINE[1]_i_335_n_0\
    );
\SINE[1]_i_336\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AA55AA425DAA55A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \SINE[1]_i_336_n_0\
    );
\SINE[1]_i_337\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"559AAA45AA555DAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \SINE[1]_i_337_n_0\
    );
\SINE[1]_i_338\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E96E95995695E86E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \SINE[1]_i_338_n_0\
    );
\SINE[1]_i_339\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"979669E969977E69"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_339_n_0\
    );
\SINE[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_99_n_0\,
      I1 => \SINE[1]_i_100_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE[1]_i_101_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE[1]_i_102_n_0\,
      O => \SINE[1]_i_34_n_0\
    );
\SINE[1]_i_340\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"926996966964D969"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \SINE[1]_i_340_n_0\
    );
\SINE[1]_i_341\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"696996DA25966969"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \SINE[1]_i_341_n_0\
    );
\SINE[1]_i_342\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0000FFE0FFFF00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \SINE[1]_i_342_n_0\
    );
\SINE[1]_i_343\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F0000FF70FFFF00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \SINE[1]_i_343_n_0\
    );
\SINE[1]_i_344\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A568A5E95A175A56"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \SINE[1]_i_344_n_0\
    );
\SINE[1]_i_345\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5615AA6E89AA5795"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \SINE[1]_i_345_n_0\
    );
\SINE[1]_i_346\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9B696964A69692D9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \SINE[1]_i_346_n_0\
    );
\SINE[1]_i_347\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6965A69692DB4969"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \SINE[1]_i_347_n_0\
    );
\SINE[1]_i_348\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"992A55B962D5AB46"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \SINE[1]_i_348_n_0\
    );
\SINE[1]_i_349\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55AB6255AA46D5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \SINE[1]_i_349_n_0\
    );
\SINE[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_103_n_0\,
      I1 => \SINE_reg[1]_i_104_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE[1]_i_105_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE_reg[1]_i_106_n_0\,
      O => \SINE[1]_i_35_n_0\
    );
\SINE[1]_i_350\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A9796A9A97A7A97"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_350_n_0\
    );
\SINE[1]_i_351\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"896868169681896A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_351_n_0\
    );
\SINE[1]_i_352\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"97E9696E6E9696E9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_352_n_0\
    );
\SINE[1]_i_353\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96C96C9669699699"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_353_n_0\
    );
\SINE[1]_i_354\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AA2A55D455AFAA4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_354_n_0\
    );
\SINE[1]_i_355\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AA5A05F15EA5AA5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_355_n_0\
    );
\SINE[1]_i_356\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5EA5A57A6A1557A1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_356_n_0\
    );
\SINE[1]_i_357\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"856AE85656A1A57A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_357_n_0\
    );
\SINE[1]_i_358\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6DDB5992B6652649"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_358_n_0\
    );
\SINE[1]_i_359\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA2464595D9B9A26"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_359_n_0\
    );
\SINE[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_107_n_0\,
      I1 => \SINE_reg[1]_i_108_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE[1]_i_109_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE_reg[1]_i_110_n_0\,
      O => \SINE[1]_i_36_n_0\
    );
\SINE[1]_i_360\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6559DBA2BA246559"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_360_n_0\
    );
\SINE[1]_i_361\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA4BA25A55A5DBA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_361_n_0\
    );
\SINE[1]_i_362\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9796167669E98991"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_362_n_0\
    );
\SINE[1]_i_363\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"875A5A7878A5A597"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_363_n_0\
    );
\SINE[1]_i_364\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9226B66C6999C992"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_364_n_0\
    );
\SINE[1]_i_365\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DB92B6266469499B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_365_n_0\
    );
\SINE[1]_i_366\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3322FFFFCDDD0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_366_n_0\
    );
\SINE[1]_i_367\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A5AA5A5A5A4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_367_n_0\
    );
\SINE[1]_i_368\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA422255549DDD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_368_n_0\
    );
\SINE[1]_i_369\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54025555BBDDAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_369_n_0\
    );
\SINE[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[1]_i_111_n_0\,
      I1 => \SINE_reg[1]_i_112_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE_reg[1]_i_113_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE_reg[1]_i_114_n_0\,
      O => \SINE[1]_i_37_n_0\
    );
\SINE[1]_i_370\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"652424A69ADBDB59"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_370_n_0\
    );
\SINE[1]_i_371\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFF00FEF500FF050"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_371_n_0\
    );
\SINE[1]_i_372\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2B4666D4D4B99D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_372_n_0\
    );
\SINE[1]_i_373\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9ADBDB59642426A6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_373_n_0\
    );
\SINE[1]_i_374\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"68E8E9A997165656"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_374_n_0\
    );
\SINE[1]_i_375\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"89976E6891976AE9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \SINE[1]_i_375_n_0\
    );
\SINE[1]_i_376\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAA81757E8A91756"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \SINE[1]_i_376_n_0\
    );
\SINE[1]_i_377\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17175656E8A9A9A1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_377_n_0\
    );
\SINE[1]_i_378\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575FA8A0575FA8A1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \SINE[1]_i_378_n_0\
    );
\SINE[1]_i_379\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C08333333FFCCCCC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_379_n_0\
    );
\SINE[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[1]_i_115_n_0\,
      I1 => \SINE_reg[1]_i_116_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \SINE_reg[1]_i_117_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__6_n_0\,
      I5 => \SINE_reg[1]_i_118_n_0\,
      O => \SINE[1]_i_38_n_0\
    );
\SINE[1]_i_380\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6263C6469C94B999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_380_n_0\
    );
\SINE[1]_i_381\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"26B2D96D36934964"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \SINE[1]_i_381_n_0\
    );
\SINE[1]_i_382\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"929B9BD96D642626"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_382_n_0\
    );
\SINE[1]_i_383\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D94DB6924965B29B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \SINE[1]_i_383_n_0\
    );
\SINE[1]_i_384\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9969C96C66933699"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_384_n_0\
    );
\SINE[1]_i_385\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9969C96C3693B699"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_385_n_0\
    );
\SINE[1]_i_386\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0C33CB04B3CC34B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_386_n_0\
    );
\SINE[1]_i_387\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"496D6466969399D9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_387_n_0\
    );
\SINE[1]_i_388\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C96C6E76969399C9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_388_n_0\
    );
\SINE[1]_i_389\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9E96C6636979189"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_389_n_0\
    );
\SINE[1]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0C0C0AFA0CFCF"
    )
        port map (
      I0 => \SINE_reg[1]_i_119_n_0\,
      I1 => \SINE_reg[1]_i_120_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \SINE_reg[1]_i_121_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \SINE[1]_i_39_n_0\
    );
\SINE[1]_i_390\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C99668E39669939"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_390_n_0\
    );
\SINE[1]_i_391\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9969C96C76933699"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_391_n_0\
    );
\SINE[1]_i_392\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"36979189E96C6636"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_392_n_0\
    );
\SINE[1]_i_393\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"636699718E9966C6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_393_n_0\
    );
\SINE[1]_i_394\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C3691E96697896C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \SINE[1]_i_394_n_0\
    );
\SINE[1]_i_395\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A4DB25AA5D22DA5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \SINE[1]_i_395_n_0\
    );
\SINE[1]_i_396\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96A5E96969696969"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      O => \SINE[1]_i_396_n_0\
    );
\SINE[1]_i_397\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A5595AAADAA5A55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      O => \SINE[1]_i_397_n_0\
    );
\SINE[1]_i_398\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5E9A5685A5E5A96"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      O => \SINE[1]_i_398_n_0\
    );
\SINE[1]_i_399\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A55AFA175AA55AA5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_399_n_0\
    );
\SINE[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_12_n_0\,
      I1 => \SINE[1]_i_13_n_0\,
      I2 => sel(10),
      I3 => \SINE[1]_i_14_n_0\,
      I4 => sel(9),
      I5 => \SINE[1]_i_15_n_0\,
      O => \SINE[1]_i_4_n_0\
    );
\SINE[1]_i_400\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6856856856856856"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      O => \SINE[1]_i_400_n_0\
    );
\SINE[1]_i_401\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A1A57A7A9717A9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_401_n_0\
    );
\SINE[1]_i_402\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55EAA05F5AA5A57A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_402_n_0\
    );
\SINE[1]_i_403\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A2A55BDAA545DA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_403_n_0\
    );
\SINE[1]_i_404\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95AA55B92A55AB62"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_404_n_0\
    );
\SINE[1]_i_405\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65B6A492DA695965"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_405_n_0\
    );
\SINE[1]_i_406\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B966943966952966"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_406_n_0\
    );
\SINE[1]_i_407\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5697976969766696"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_407_n_0\
    );
\SINE[1]_i_408\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A55AA64DDAA55AA5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_408_n_0\
    );
\SINE[1]_i_409\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6965925AA5B65B69"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_409_n_0\
    );
\SINE[1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[1]_i_124_n_0\,
      I1 => \SINE[1]_i_125_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__6_n_0\,
      I3 => \SINE[1]_i_126_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[1]_i_127_n_0\,
      O => \SINE[1]_i_41_n_0\
    );
\SINE[1]_i_410\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B69669259A49B696"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_410_n_0\
    );
\SINE[1]_i_411\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96646996969669D9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      O => \SINE[1]_i_411_n_0\
    );
\SINE[1]_i_412\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A255FA0545AAA05F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[1]_i_412_n_0\
    );
\SINE[1]_i_413\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"64DBDBA2A24545DB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[1]_i_413_n_0\
    );
\SINE[1]_i_414\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9B26264D4D9A9B24"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[1]_i_414_n_0\
    );
\SINE[1]_i_415\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"993632646C99D993"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[1]_i_415_n_0\
    );
\SINE[1]_i_416\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"496C6426929399D9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[1]_i_416_n_0\
    );
\SINE[1]_i_417\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9686E76169399C9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[1]_i_417_n_0\
    );
\SINE[1]_i_418\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17A9816A6A177691"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[1]_i_418_n_0\
    );
\SINE[1]_i_419\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A85E55A8EA1581EA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \SINE[1]_i_419_n_0\
    );
\SINE[1]_i_420\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B6246D59599AB2A4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[1]_i_420_n_0\
    );
\SINE[1]_i_421\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9B92B6266C69D99B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[1]_i_421_n_0\
    );
\SINE[1]_i_422\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"919796366C69E999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[1]_i_422_n_0\
    );
\SINE[1]_i_423\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57766E6AA9899115"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[1]_i_423_n_0\
    );
\SINE[1]_i_424\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800155777EEEA888"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      O => \SINE[1]_i_424_n_0\
    );
\SINE[1]_i_425\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A05F5F0555FAEA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_425_n_0\
    );
\SINE[1]_i_426\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444DBFB5D5DBAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_426_n_0\
    );
\SINE[1]_i_427\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB262432224444"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_427_n_0\
    );
\SINE[1]_i_428\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B622A4654DDD5BD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_428_n_0\
    );
\SINE[1]_i_429\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CB99D3B2B626246"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_429_n_0\
    );
\SINE[1]_i_430\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99CC139976936636"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_430_n_0\
    );
\SINE[1]_i_431\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77897611EE378876"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_431_n_0\
    );
\SINE[1]_i_432\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1176366CE8918917"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_432_n_0\
    );
\SINE[1]_i_433\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAE8888115577E6E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_433_n_0\
    );
\SINE[1]_i_434\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5FFAAAA0801555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_434_n_0\
    );
\SINE[1]_i_435\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFFABAA2A004455"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__9_n_0\,
      O => \SINE[1]_i_435_n_0\
    );
\SINE[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[1]_i_134_n_0\,
      I1 => \SINE[1]_i_135_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__6_n_0\,
      I3 => \SINE[1]_i_136_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[1]_i_137_n_0\,
      O => \SINE[1]_i_45_n_0\
    );
\SINE[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[1]_i_16_n_0\,
      I1 => \SINE[1]_i_17_n_0\,
      I2 => sel(10),
      I3 => \SINE_reg[1]_i_18_n_0\,
      I4 => sel(9),
      I5 => \SINE[1]_i_19_n_0\,
      O => \SINE[1]_i_5_n_0\
    );
\SINE[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_20_n_0\,
      I1 => \SINE_reg[1]_i_21_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE_reg[1]_i_22_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE_reg[1]_i_23_n_0\,
      O => \SINE[1]_i_6_n_0\
    );
\SINE[1]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_166_n_0\,
      I1 => \SINE_reg[1]_i_167_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \SINE_reg[1]_i_168_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__6_n_0\,
      I5 => \SINE_reg[1]_i_169_n_0\,
      O => \SINE[1]_i_60_n_0\
    );
\SINE[1]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_170_n_0\,
      I1 => \SINE_reg[1]_i_171_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \SINE_reg[1]_i_172_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__6_n_0\,
      I5 => \SINE[1]_i_173_n_0\,
      O => \SINE[1]_i_61_n_0\
    );
\SINE[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_26_n_0\,
      I1 => \SINE_reg[1]_i_27_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE_reg[1]_i_28_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE_reg[1]_i_29_n_0\,
      O => \SINE[1]_i_8_n_0\
    );
\SINE[1]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDDDFFFF32220000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => sel(0),
      I2 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => sel(1),
      O => \SINE[1]_i_80_n_0\
    );
\SINE[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[1]_i_30_n_0\,
      I1 => \SINE_reg[1]_i_31_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE[1]_i_32_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE_reg[1]_i_33_n_0\,
      O => \SINE[1]_i_9_n_0\
    );
\SINE[1]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C00BC3BC3CC03C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => sel(1),
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[1]_i_93_n_0\
    );
\SINE[1]_i_94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"89686616"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I1 => sel(0),
      I2 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I3 => sel(1),
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[1]_i_94_n_0\
    );
\SINE[1]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CC33CCE3C3CC33C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[1]_i_95_n_0\
    );
\SINE[1]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7E31CC33CCF301C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[1]_i_96_n_0\
    );
\SINE[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_2_n_0\,
      I1 => \SINE_reg[2]_i_3_n_0\,
      I2 => sel(11),
      I3 => \SINE_reg[2]_i_4_n_0\,
      I4 => sel(12),
      I5 => \SINE_reg[2]_i_5_n_0\,
      O => p_0_out(2)
    );
\SINE[2]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CFB304FF30CCFB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_114_n_0\
    );
\SINE[2]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02FF40AAFD00BF55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_115_n_0\
    );
\SINE[2]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888EFFF77771000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_116_n_0\
    );
\SINE[2]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_117_n_0\
    );
\SINE[2]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A7AF0F0E5050F0F1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_118_n_0\
    );
\SINE[2]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88FF01AA7F00FE55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_119_n_0\
    );
\SINE[2]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3DBC2B2D434BD0C2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_122_n_0\
    );
\SINE[2]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"424BD0C2BCF42D3D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_123_n_0\
    );
\SINE[2]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCF44B2B2D3DC243"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[2]_i_124_n_0\
    );
\SINE[2]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BC22B43F43DD2B4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_125_n_0\
    );
\SINE[2]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999AAAA66665555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \SINE[2]_i_134_n_0\
    );
\SINE[2]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55559555AAA96AAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \SINE[2]_i_135_n_0\
    );
\SINE[2]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98AAAAAA65555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \SINE[2]_i_136_n_0\
    );
\SINE[2]_i_137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \SINE[2]_i_137_n_0\
    );
\SINE[2]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCB3333333CCC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \SINE[2]_i_138_n_0\
    );
\SINE[2]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A99955556666AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \SINE[2]_i_139_n_0\
    );
\SINE[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_30_n_0\,
      I1 => \SINE[2]_i_31_n_0\,
      I2 => sel(8),
      I3 => \SINE_reg[2]_i_32_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[2]_i_33_n_0\,
      O => \SINE[2]_i_14_n_0\
    );
\SINE[2]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556AAAAAA9955"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \SINE[2]_i_140_n_0\
    );
\SINE[2]_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \SINE[2]_i_141_n_0\
    );
\SINE[2]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566662A9A99995"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \SINE[2]_i_142_n_0\
    );
\SINE[2]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995666A99966A69"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_143_n_0\
    );
\SINE[2]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A69999996D66666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \SINE[2]_i_144_n_0\
    );
\SINE[2]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6599A655DBA2659"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[2]_i_147_n_0\
    );
\SINE[2]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A55A4AAA69A5D65"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[2]_i_148_n_0\
    );
\SINE[2]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AAAA55255A59A2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[2]_i_149_n_0\
    );
\SINE[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_34_n_0\,
      I1 => \SINE_reg[2]_i_35_n_0\,
      I2 => sel(8),
      I3 => \SINE_reg[2]_i_36_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[2]_i_37_n_0\,
      O => \SINE[2]_i_15_n_0\
    );
\SINE[2]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D555B9ABAAAA62"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_158_n_0\
    );
\SINE[2]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25A45555DB5BAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_159_n_0\
    );
\SINE[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_38_n_0\,
      I1 => \SINE[2]_i_39_n_0\,
      I2 => sel(8),
      I3 => \SINE[2]_i_40_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[2]_i_41_n_0\,
      O => \SINE[2]_i_16_n_0\
    );
\SINE[2]_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"837C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_160_n_0\
    );
\SINE[2]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A85515555FAAEAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_161_n_0\
    );
\SINE[2]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA000155555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[2]_i_164_n_0\
    );
\SINE[2]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3CFCFCCCC8C0C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      O => \SINE[2]_i_165_n_0\
    );
\SINE[2]_i_166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55EA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      O => \SINE[2]_i_166_n_0\
    );
\SINE[2]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9393666636666666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_167_n_0\
    );
\SINE[2]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B366326666646644"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      O => \SINE[2]_i_168_n_0\
    );
\SINE[2]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666466644DD95D99"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      O => \SINE[2]_i_169_n_0\
    );
\SINE[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[2]_i_42_n_0\,
      I1 => \SINE_reg[2]_i_43_n_0\,
      I2 => sel(8),
      I3 => \SINE_reg[2]_i_44_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[2]_i_45_n_0\,
      O => \SINE[2]_i_17_n_0\
    );
\SINE[2]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55A5F5A5AF8AAA1A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      O => \SINE[2]_i_170_n_0\
    );
\SINE[2]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA26A264455D55D9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      O => \SINE[2]_i_171_n_0\
    );
\SINE[2]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D9DBA2A6AAAA4555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_172_n_0\
    );
\SINE[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_46_n_0\,
      I1 => \SINE[2]_i_47_n_0\,
      I2 => sel(8),
      I3 => \SINE[2]_i_48_n_0\,
      I4 => sel(7),
      I5 => \SINE[2]_i_49_n_0\,
      O => \SINE[2]_i_18_n_0\
    );
\SINE[2]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAFFD55554002"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_183_n_0\
    );
\SINE[2]_i_184\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CB34"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_184_n_0\
    );
\SINE[2]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFE7755550180"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_185_n_0\
    );
\SINE[2]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AAA8EE7E557715"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_186_n_0\
    );
\SINE[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_50_n_0\,
      I1 => \SINE[2]_i_51_n_0\,
      I2 => sel(8),
      I3 => \SINE_reg[2]_i_52_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[2]_i_53_n_0\,
      O => \SINE[2]_i_19_n_0\
    );
\SINE[2]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"399C9CE6E6713198"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[2]_i_197_n_0\
    );
\SINE[2]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999CCE666339399C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[2]_i_198_n_0\
    );
\SINE[2]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B9DC9C4666393B9D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[2]_i_199_n_0\
    );
\SINE[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_54_n_0\,
      I1 => \SINE_reg[2]_i_55_n_0\,
      I2 => sel(8),
      I3 => \SINE[2]_i_56_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[2]_i_57_n_0\,
      O => \SINE[2]_i_20_n_0\
    );
\SINE[2]_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"540200AABBDDFF55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[2]_i_202_n_0\
    );
\SINE[2]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FFFF00FF0100"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[2]_i_203_n_0\
    );
\SINE[2]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEE577711118888"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \SINE[2]_i_204_n_0\
    );
\SINE[2]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB22224445DDDD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[2]_i_205_n_0\
    );
\SINE[2]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18107171E7AE8E8E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \SINE[2]_i_206_n_0\
    );
\SINE[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[2]_i_58_n_0\,
      I1 => \SINE[2]_i_59_n_0\,
      I2 => sel(8),
      I3 => \SINE[2]_i_60_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[2]_i_61_n_0\,
      O => \SINE[2]_i_21_n_0\
    );
\SINE[2]_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56955A96AD6BA529"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_211_n_0\
    );
\SINE[2]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"294AAD6B56955A96"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_212_n_0\
    );
\SINE[2]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96B55694294AAD69"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_213_n_0\
    );
\SINE[2]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"695AA96BD6B55296"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_214_n_0\
    );
\SINE[2]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"694AA96BD6955296"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_215_n_0\
    );
\SINE[2]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D6B55296296BA569"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_216_n_0\
    );
\SINE[2]_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"296AAD6952944AD6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_217_n_0\
    );
\SINE[2]_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"549D6A46A96AD599"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_218_n_0\
    );
\SINE[2]_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADB569295A6B9652"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_219_n_0\
    );
\SINE[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_62_n_0\,
      I1 => \SINE_reg[2]_i_63_n_0\,
      I2 => sel(8),
      I3 => \SINE_reg[2]_i_64_n_0\,
      I4 => sel(7),
      I5 => \SINE[2]_i_65_n_0\,
      O => \SINE[2]_i_22_n_0\
    );
\SINE[2]_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A6B9652B59629A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_220_n_0\
    );
\SINE[2]_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B59629A56B69524A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_221_n_0\
    );
\SINE[2]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA7E55AA5581AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_224_n_0\
    );
\SINE[2]_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F80F00FF07F0FF0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_225_n_0\
    );
\SINE[2]_i_226\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"659A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_226_n_0\
    );
\SINE[2]_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F10F00FF0EF0FF0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_227_n_0\
    );
\SINE[2]_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AABD55AA5542AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_228_n_0\
    );
\SINE[2]_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555598AAAAAA7755"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_229_n_0\
    );
\SINE[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_66_n_0\,
      I1 => \SINE[2]_i_67_n_0\,
      I2 => sel(8),
      I3 => \SINE_reg[2]_i_68_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[2]_i_69_n_0\,
      O => \SINE[2]_i_23_n_0\
    );
\SINE[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_70_n_0\,
      I1 => \SINE_reg[2]_i_71_n_0\,
      I2 => sel(8),
      I3 => \SINE_reg[2]_i_72_n_0\,
      I4 => sel(7),
      I5 => \SINE[2]_i_73_n_0\,
      O => \SINE[2]_i_24_n_0\
    );
\SINE[2]_i_248\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AF5F40FAF5042B5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_248_n_0\
    );
\SINE[2]_i_249\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50ADBD0A0BF4D0AF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_249_n_0\
    );
\SINE[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_74_n_0\,
      I1 => \SINE[2]_i_75_n_0\,
      I2 => sel(8),
      I3 => \SINE[2]_i_76_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[2]_i_77_n_0\,
      O => \SINE[2]_i_25_n_0\
    );
\SINE[2]_i_250\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B5500BBD2BBDD00A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[2]_i_250_n_0\
    );
\SINE[2]_i_251\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BD0D0BDBD0B0BD4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_251_n_0\
    );
\SINE[2]_i_252\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71388EE7791CC7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_252_n_0\
    );
\SINE[2]_i_253\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"388EE77818E77118"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_253_n_0\
    );
\SINE[2]_i_254\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F71E718188F0EE7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[2]_i_254_n_0\
    );
\SINE[2]_i_255\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"710E8F71188FE718"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_255_n_0\
    );
\SINE[2]_i_256\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CC66339"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[2]_i_256_n_0\
    );
\SINE[2]_i_257\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CC69CC663396338"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[2]_i_257_n_0\
    );
\SINE[2]_i_258\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"391C9CC6C7637139"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[2]_i_258_n_0\
    );
\SINE[2]_i_259\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6739198C8CE6E731"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[2]_i_259_n_0\
    );
\SINE[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_78_n_0\,
      I1 => \SINE[2]_i_79_n_0\,
      I2 => sel(8),
      I3 => \SINE[2]_i_80_n_0\,
      I4 => sel(7),
      I5 => \SINE[2]_i_81_n_0\,
      O => \SINE[2]_i_26_n_0\
    );
\SINE[2]_i_260\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7878E1C3871E1E7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_260_n_0\
    );
\SINE[2]_i_261\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"13C87E11E87781EC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_261_n_0\
    );
\SINE[2]_i_262\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E3E78F0E187871E1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_262_n_0\
    );
\SINE[2]_i_263\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17887E11E87F01EC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_263_n_0\
    );
\SINE[2]_i_264\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E386C61C3C6379C3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_264_n_0\
    );
\SINE[2]_i_265\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C78E9C383963E3C6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_265_n_0\
    );
\SINE[2]_i_266\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9E1C3871E3C7861C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_266_n_0\
    );
\SINE[2]_i_267\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38718E1CE3C71C79"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[2]_i_267_n_0\
    );
\SINE[2]_i_268\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43D4943D3D4343D6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_268_n_0\
    );
\SINE[2]_i_269\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"63C6C6BC3C296BC2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_269_n_0\
    );
\SINE[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_82_n_0\,
      I1 => \SINE[2]_i_83_n_0\,
      I2 => sel(8),
      I3 => \SINE[2]_i_84_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[2]_i_85_n_0\,
      O => \SINE[2]_i_27_n_0\
    );
\SINE[2]_i_270\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6BC3C69C9C3939C3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_270_n_0\
    );
\SINE[2]_i_271\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"63C3C69C9C3979C3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_271_n_0\
    );
\SINE[2]_i_272\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42D3D4242F4D42F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_272_n_0\
    );
\SINE[2]_i_273\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BD2D2BDBD0B2BD4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_273_n_0\
    );
\SINE[2]_i_274\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC2B2BC2C2BCBC2B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_274_n_0\
    );
\SINE[2]_i_275\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6BC6BC2BC2BC6BC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[2]_i_275_n_0\
    );
\SINE[2]_i_276\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54FF2240AB00DDFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_276_n_0\
    );
\SINE[2]_i_277\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40ABDD00FF442A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_277_n_0\
    );
\SINE[2]_i_278\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB00DDBF44FD2200"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_278_n_0\
    );
\SINE[2]_i_279\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BBD422FF40ABDD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_279_n_0\
    );
\SINE[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_86_n_0\,
      I1 => \SINE_reg[2]_i_87_n_0\,
      I2 => sel(8),
      I3 => \SINE_reg[2]_i_88_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[2]_i_89_n_0\,
      O => \SINE[2]_i_28_n_0\
    );
\SINE[2]_i_280\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"878F0E187071E5E7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_280_n_0\
    );
\SINE[2]_i_281\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8117F0177EE80"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_281_n_0\
    );
\SINE[2]_i_282\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15A0FF05A87F00FA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_282_n_0\
    );
\SINE[2]_i_283\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0037FC00FFC803FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_283_n_0\
    );
\SINE[2]_i_284\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2240FD3BDCBD2244"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_284_n_0\
    );
\SINE[2]_i_285\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDBB42C42342FDBB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_285_n_0\
    );
\SINE[2]_i_286\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B422D4BD0BCC2F4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_286_n_0\
    );
\SINE[2]_i_287\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F43DD0BC2B432D4B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_287_n_0\
    );
\SINE[2]_i_288\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B422F4BD0BCD2F4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_288_n_0\
    );
\SINE[2]_i_289\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4BDD2B42F4B3D0B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_289_n_0\
    );
\SINE[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[2]_i_90_n_0\,
      I1 => \SINE_reg[2]_i_91_n_0\,
      I2 => sel(8),
      I3 => \SINE_reg[2]_i_92_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[2]_i_93_n_0\,
      O => \SINE[2]_i_29_n_0\
    );
\SINE[2]_i_290\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2240FD3BDCBF0244"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_290_n_0\
    );
\SINE[2]_i_291\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDBF02C42342DDBB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_291_n_0\
    );
\SINE[2]_i_292\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB5F052004A0FADF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_292_n_0\
    );
\SINE[2]_i_293\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DBD0B2F424BF0D0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_293_n_0\
    );
\SINE[2]_i_294\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"403BDD02BF442BDD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_294_n_0\
    );
\SINE[2]_i_295\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4F40B2F2DBD424B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[2]_i_295_n_0\
    );
\SINE[2]_i_296\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5666955599996AAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \SINE[2]_i_296_n_0\
    );
\SINE[2]_i_297\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA55A6A555AA595"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \SINE[2]_i_297_n_0\
    );
\SINE[2]_i_298\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"969A9999696466A6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \SINE[2]_i_298_n_0\
    );
\SINE[2]_i_299\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699996966662696"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \SINE[2]_i_299_n_0\
    );
\SINE[2]_i_300\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"649999B6B6646499"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[2]_i_300_n_0\
    );
\SINE[2]_i_301\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666D99A669992665"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[2]_i_301_n_0\
    );
\SINE[2]_i_302\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666699966C999666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[2]_i_302_n_0\
    );
\SINE[2]_i_303\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666E999669997666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[2]_i_303_n_0\
    );
\SINE[2]_i_304\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A7AE59759A59E7AE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[2]_i_304_n_0\
    );
\SINE[2]_i_305\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A1AA5655AA6A95"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[2]_i_305_n_0\
    );
\SINE[2]_i_306\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A55A5AAE5A65A59"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[2]_i_306_n_0\
    );
\SINE[2]_i_307\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AE1965A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[2]_i_307_n_0\
    );
\SINE[2]_i_308\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"969999696A667696"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[2]_i_308_n_0\
    );
\SINE[2]_i_309\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56969199A96A6656"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[2]_i_309_n_0\
    );
\SINE[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[2]_i_96_n_0\,
      I1 => \SINE[2]_i_97_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I3 => \SINE[2]_i_98_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[2]_i_99_n_0\,
      O => \SINE[2]_i_31_n_0\
    );
\SINE[2]_i_310\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A5695E96695896A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[2]_i_310_n_0\
    );
\SINE[2]_i_311\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A59A68A65A69959"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[2]_i_311_n_0\
    );
\SINE[2]_i_312\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"91769999666C3666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_312_n_0\
    );
\SINE[2]_i_313\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"576699916E897666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_313_n_0\
    );
\SINE[2]_i_314\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6615EA76896699E8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_314_n_0\
    );
\SINE[2]_i_315\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A515FAA8575AA585"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_315_n_0\
    );
\SINE[2]_i_316\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA9BA2AA64265D55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_316_n_0\
    );
\SINE[2]_i_317\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4566D9559B99A2BA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_317_n_0\
    );
\SINE[2]_i_318\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"269A4D666626995D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      O => \SINE[2]_i_318_n_0\
    );
\SINE[2]_i_319\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9B66999B664D2666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_319_n_0\
    );
\SINE[2]_i_320\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A99A99117666668"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_320_n_0\
    );
\SINE[2]_i_321\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999557666EEAA999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_321_n_0\
    );
\SINE[2]_i_322\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6E6AA8A995155666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_322_n_0\
    );
\SINE[2]_i_323\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555566EAAAA8915"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_323_n_0\
    );
\SINE[2]_i_324\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAA1557A89176EA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_324_n_0\
    );
\SINE[2]_i_325\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55A8EA557781AA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      O => \SINE[2]_i_325_n_0\
    );
\SINE[2]_i_326\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA55AA7780EA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_326_n_0\
    );
\SINE[2]_i_327\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA55AADFA0BA45"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_327_n_0\
    );
\SINE[2]_i_328\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5008AAAAAEF75555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      O => \SINE[2]_i_328_n_0\
    );
\SINE[2]_i_329\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50AA42AAAF55FD55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      O => \SINE[2]_i_329_n_0\
    );
\SINE[2]_i_330\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA54BB42FD2A55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[2]_i_330_n_0\
    );
\SINE[2]_i_331\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB429D22D5AA54BB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[2]_i_331_n_0\
    );
\SINE[2]_i_332\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6667777111999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      O => \SINE[2]_i_332_n_0\
    );
\SINE[2]_i_333\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AAEEE66677775"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      O => \SINE[2]_i_333_n_0\
    );
\SINE[2]_i_334\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"67557751118898AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      O => \SINE[2]_i_334_n_0\
    );
\SINE[2]_i_335\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5151AAAE088AE7F7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[2]_i_335_n_0\
    );
\SINE[2]_i_336\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C4C0CCCCFC3CFF3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      O => \SINE[2]_i_336_n_0\
    );
\SINE[2]_i_337\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B9999D9D99999D9C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      O => \SINE[2]_i_337_n_0\
    );
\SINE[2]_i_338\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C3C3C3C3F0F034"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      O => \SINE[2]_i_338_n_0\
    );
\SINE[2]_i_339\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31991999998C98CE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      O => \SINE[2]_i_339_n_0\
    );
\SINE[2]_i_340\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40422AABBDFD5554"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_340_n_0\
    );
\SINE[2]_i_341\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDDD5444622ABBBD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_341_n_0\
    );
\SINE[2]_i_342\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46629DD42BB94442"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[2]_i_342_n_0\
    );
\SINE[2]_i_343\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BB99DD44662233B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_343_n_0\
    );
\SINE[2]_i_344\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99987399C66698C6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_344_n_0\
    );
\SINE[2]_i_345\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"716619719819EE98"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_345_n_0\
    );
\SINE[2]_i_346\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE678AE671197711"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_346_n_0\
    );
\SINE[2]_i_347\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"511875118AE788EE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_347_n_0\
    );
\SINE[2]_i_348\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"504AB5D52AAF505A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_348_n_0\
    );
\SINE[2]_i_349\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BB946629DD42BB9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_349_n_0\
    );
\SINE[2]_i_350\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99239DB9C49966DC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_350_n_0\
    );
\SINE[2]_i_351\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99CC3B9966669CC6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[2]_i_351_n_0\
    );
\SINE[2]_i_352\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D24DB5DB29B4524"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[2]_i_352_n_0\
    );
\SINE[2]_i_353\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"329B6426D94CB2DB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[2]_i_353_n_0\
    );
\SINE[2]_i_354\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CBD392362C6D49C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[2]_i_354_n_0\
    );
\SINE[2]_i_355\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5708FA55A0FF058"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[2]_i_355_n_0\
    );
\SINE[2]_i_356\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2D4BD2A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[2]_i_356_n_0\
    );
\SINE[2]_i_357\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AF550AFBF422A55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[2]_i_357_n_0\
    );
\SINE[2]_i_358\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54BF2B54F52A42F5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[2]_i_358_n_0\
    );
\SINE[2]_i_359\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2DB04204D04B2DB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[2]_i_359_n_0\
    );
\SINE[2]_i_360\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AE7518EE7118EE7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[2]_i_360_n_0\
    );
\SINE[2]_i_361\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"751818AEAE717518"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[2]_i_361_n_0\
    );
\SINE[2]_i_362\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1075AE08AE1875EF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[2]_i_362_n_0\
    );
\SINE[2]_i_363\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AF5E71050AE8A75"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[2]_i_363_n_0\
    );
\SINE[2]_i_364\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDD4422B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[2]_i_364_n_0\
    );
\SINE[2]_i_365\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"500A422FAFF5B5D0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[2]_i_365_n_0\
    );
\SINE[2]_i_366\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B3DD44239BDC643"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[2]_i_366_n_0\
    );
\SINE[2]_i_367\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3DBC9CD442636B39"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[2]_i_367_n_0\
    );
\SINE[2]_i_368\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"89EC93996633CC66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[2]_i_368_n_0\
    );
\SINE[2]_i_369\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C18393967E6C68E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[2]_i_369_n_0\
    );
\SINE[2]_i_370\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"377693178981ECE8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[2]_i_370_n_0\
    );
\SINE[2]_i_371\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7E68E8E18717171"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[2]_i_371_n_0\
    );
\SINE[2]_i_372\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA62D5B95495AA66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_372_n_0\
    );
\SINE[2]_i_373\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A4AB594D652A9A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \SINE[2]_i_373_n_0\
    );
\SINE[2]_i_374\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9594ADA56B295A5A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_374_n_0\
    );
\SINE[2]_i_375\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"29AD4A6A565AB594"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_375_n_0\
    );
\SINE[2]_i_376\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A5A5858E5A5A7A6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_376_n_0\
    );
\SINE[2]_i_377\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A71AA65A58A559A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_377_n_0\
    );
\SINE[2]_i_378\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65E5A7A61A5A5959"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_378_n_0\
    );
\SINE[2]_i_379\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55A85A15AA5785AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_379_n_0\
    );
\SINE[2]_i_380\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5AA46AB2A559D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_380_n_0\
    );
\SINE[2]_i_381\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95D4A5A52BA95A5A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_381_n_0\
    );
\SINE[2]_i_382\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A56AA52B5AD45A56"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_382_n_0\
    );
\SINE[2]_i_383\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4CCF33CCB334CC33"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_383_n_0\
    );
\SINE[2]_i_384\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5694694695694694"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[2]_i_384_n_0\
    );
\SINE[2]_i_385\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6956569595696956"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_385_n_0\
    );
\SINE[2]_i_386\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9429A95252959529"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_386_n_0\
    );
\SINE[2]_i_387\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AD6AD6A56A96A96"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[2]_i_387_n_0\
    );
\SINE[2]_i_388\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"996969C6969E9969"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_388_n_0\
    );
\SINE[2]_i_389\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"996969D6969C9969"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_389_n_0\
    );
\SINE[2]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[2]_i_114_n_0\,
      I1 => \SINE[2]_i_115_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I3 => \SINE[2]_i_116_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[2]_i_117_n_0\,
      O => \SINE[2]_i_39_n_0\
    );
\SINE[2]_i_390\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D69694656969469"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_390_n_0\
    );
\SINE[2]_i_391\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96A9296A6A9696B9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_391_n_0\
    );
\SINE[2]_i_392\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"61E786969A596965"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_392_n_0\
    );
\SINE[2]_i_393\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"86969A596965E796"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_393_n_0\
    );
\SINE[2]_i_394\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"967919696596869A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_394_n_0\
    );
\SINE[2]_i_395\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9869696686969E79"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_395_n_0\
    );
\SINE[2]_i_396\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A79AA65A59E579A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_396_n_0\
    );
\SINE[2]_i_397\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566A959581956AE8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_397_n_0\
    );
\SINE[2]_i_398\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6969A5A7961E5A6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_398_n_0\
    );
\SINE[2]_i_399\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18697965A69A9658"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_399_n_0\
    );
\SINE[2]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \SINE[2]_i_117_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I2 => \SINE[2]_i_118_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I4 => \SINE[2]_i_119_n_0\,
      O => \SINE[2]_i_40_n_0\
    );
\SINE[2]_i_400\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"659999A6A6666719"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[2]_i_400_n_0\
    );
\SINE[2]_i_401\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6559966669999665"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_401_n_0\
    );
\SINE[2]_i_402\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669691999969666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[2]_i_402_n_0\
    );
\SINE[2]_i_403\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666969B995969666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[2]_i_403_n_0\
    );
\SINE[2]_i_404\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E55159AA9AA6E551"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[2]_i_404_n_0\
    );
\SINE[2]_i_405\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"58A665589AE5719A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_405_n_0\
    );
\SINE[2]_i_406\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6599AA6651A9665"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_406_n_0\
    );
\SINE[2]_i_407\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AA665199665599A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[2]_i_407_n_0\
    );
\SINE[2]_i_408\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30CCCB33C3333CCC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[2]_i_408_n_0\
    );
\SINE[2]_i_409\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38CCCF33C3333CCC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[2]_i_409_n_0\
    );
\SINE[2]_i_410\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AAAA55565581AA6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[2]_i_410_n_0\
    );
\SINE[2]_i_411\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6559AEA5585AA5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_411_n_0\
    );
\SINE[2]_i_412\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"94A9A95A5A959529"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_412_n_0\
    );
\SINE[2]_i_413\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95A5A95952BA956"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_413_n_0\
    );
\SINE[2]_i_414\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A9554A9AD5A5AB5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_414_n_0\
    );
\SINE[2]_i_415\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AA5AA55A54A52A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \SINE[2]_i_415_n_0\
    );
\SINE[2]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[2]_i_122_n_0\,
      I1 => \SINE[2]_i_123_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I3 => \SINE[2]_i_124_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \SINE[2]_i_125_n_0\,
      O => \SINE[2]_i_42_n_0\
    );
\SINE[2]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[2]_i_134_n_0\,
      I1 => \SINE[2]_i_135_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I3 => \COS[1]_i_67_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \SINE[2]_i_136_n_0\,
      O => \SINE[2]_i_47_n_0\
    );
\SINE[2]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[2]_i_137_n_0\,
      I1 => \SINE[2]_i_138_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I3 => \SINE[2]_i_139_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \SINE[2]_i_140_n_0\,
      O => \SINE[2]_i_48_n_0\
    );
\SINE[2]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[2]_i_141_n_0\,
      I1 => \SINE[2]_i_142_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I3 => \SINE[2]_i_143_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \SINE[2]_i_144_n_0\,
      O => \SINE[2]_i_49_n_0\
    );
\SINE[2]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_324_n_0\,
      I1 => \SINE[2]_i_147_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I3 => \SINE[2]_i_148_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \SINE[2]_i_149_n_0\,
      O => \SINE[2]_i_51_n_0\
    );
\SINE[2]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[2]_i_158_n_0\,
      I1 => \SINE[2]_i_159_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I3 => \SINE[2]_i_160_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \SINE[2]_i_161_n_0\,
      O => \SINE[2]_i_56_n_0\
    );
\SINE[2]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4A5F5F4F4A0A0A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I1 => \SINE[13]_i_3_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I3 => \SINE[7]_i_119_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \SINE[2]_i_164_n_0\,
      O => \SINE[2]_i_58_n_0\
    );
\SINE[2]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[2]_i_165_n_0\,
      I1 => \SINE[2]_i_166_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I3 => \SINE[2]_i_167_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \SINE[2]_i_168_n_0\,
      O => \SINE[2]_i_59_n_0\
    );
\SINE[2]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[2]_i_169_n_0\,
      I1 => \SINE[2]_i_170_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I3 => \SINE[2]_i_171_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \SINE[2]_i_172_n_0\,
      O => \SINE[2]_i_60_n_0\
    );
\SINE[2]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"557700008999FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      O => \SINE[2]_i_65_n_0\
    );
\SINE[2]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[2]_i_183_n_0\,
      I1 => \SINE[2]_i_184_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I3 => \SINE[2]_i_185_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \SINE[2]_i_186_n_0\,
      O => \SINE[2]_i_67_n_0\
    );
\SINE[2]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_79_n_0\,
      I1 => \SINE[2]_i_197_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I3 => \SINE[2]_i_198_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \SINE[2]_i_199_n_0\,
      O => \SINE[2]_i_73_n_0\
    );
\SINE[2]_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[2]_i_202_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I2 => \SINE[2]_i_203_n_0\,
      I3 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I4 => \SINE[1]_i_135_n_0\,
      O => \SINE[2]_i_75_n_0\
    );
\SINE[2]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[1]_i_135_n_0\,
      I1 => \SINE[2]_i_204_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I3 => \SINE[2]_i_205_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \SINE[2]_i_206_n_0\,
      O => \SINE[2]_i_76_n_0\
    );
\SINE[2]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[2]_i_211_n_0\,
      I1 => \SINE[2]_i_212_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I3 => \SINE[2]_i_213_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \SINE[2]_i_214_n_0\,
      O => \SINE[2]_i_79_n_0\
    );
\SINE[2]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[2]_i_213_n_0\,
      I1 => \SINE[2]_i_215_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I3 => \SINE[2]_i_216_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \SINE[2]_i_217_n_0\,
      O => \SINE[2]_i_80_n_0\
    );
\SINE[2]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[2]_i_218_n_0\,
      I1 => \SINE[2]_i_219_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I3 => \SINE[2]_i_220_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \SINE[2]_i_221_n_0\,
      O => \SINE[2]_i_81_n_0\
    );
\SINE[2]_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[2]_i_224_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I2 => \SINE[2]_i_225_n_0\,
      I3 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I4 => \SINE[2]_i_226_n_0\,
      O => \SINE[2]_i_83_n_0\
    );
\SINE[2]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[2]_i_226_n_0\,
      I1 => \SINE[2]_i_227_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I3 => \SINE[2]_i_228_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \SINE[2]_i_229_n_0\,
      O => \SINE[2]_i_84_n_0\
    );
\SINE[2]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0ABFF500500AAFF5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[2]_i_96_n_0\
    );
\SINE[2]_i_97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FD042BD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[2]_i_97_n_0\
    );
\SINE[2]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AF5700EAF5018A7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      O => \SINE[2]_i_98_n_0\
    );
\SINE[2]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"180EA7F1F570188E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__10_n_0\,
      O => \SINE[2]_i_99_n_0\
    );
\SINE[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_2_n_0\,
      I1 => \SINE_reg[3]_i_3_n_0\,
      I2 => sel(11),
      I3 => \SINE[3]_i_4_n_0\,
      I4 => sel(12),
      I5 => \SINE_reg[3]_i_5_n_0\,
      O => p_0_out(3)
    );
\SINE[3]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_235_n_0\,
      I1 => \SINE[3]_i_236_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \SINE[3]_i_237_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[3]_i_238_n_0\,
      O => \SINE[3]_i_100_n_0\
    );
\SINE[3]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF01EE11EE11EE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I4 => \SINE[10]_i_38_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      O => \SINE[3]_i_102_n_0\
    );
\SINE[3]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F803F3F8F803030"
    )
        port map (
      I0 => \SINE[10]_i_23_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \SINE[3]_i_241_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[3]_i_242_n_0\,
      O => \SINE[3]_i_103_n_0\
    );
\SINE[3]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_243_n_0\,
      I1 => \SINE[3]_i_244_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \SINE[3]_i_245_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[3]_i_246_n_0\,
      O => \SINE[3]_i_104_n_0\
    );
\SINE[3]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_247_n_0\,
      I1 => \SINE[3]_i_248_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \SINE[3]_i_249_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[3]_i_250_n_0\,
      O => \SINE[3]_i_105_n_0\
    );
\SINE[3]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333301C8CCCCFE37"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_106_n_0\
    );
\SINE[3]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"34CB"
    )
        port map (
      I0 => sel(0),
      I1 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I2 => sel(1),
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_113_n_0\
    );
\SINE[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[3]_i_38_n_0\,
      I1 => \SINE_reg[3]_i_39_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE_reg[3]_i_40_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE_reg[3]_i_41_n_0\,
      O => \SINE[3]_i_13_n_0\
    );
\SINE[3]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD55D55555445446"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I2 => sel(1),
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => sel(0),
      I5 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      O => \SINE[3]_i_134_n_0\
    );
\SINE[3]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCCFCFCB"
    )
        port map (
      I0 => sel(0),
      I1 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      O => \SINE[3]_i_135_n_0\
    );
\SINE[3]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I2 => sel(1),
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => sel(0),
      I5 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      O => \SINE[3]_i_136_n_0\
    );
\SINE[3]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"557FFFFF00000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      O => \SINE[3]_i_137_n_0\
    );
\SINE[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[3]_i_42_n_0\,
      I1 => \SINE_reg[3]_i_43_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE_reg[3]_i_44_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE_reg[3]_i_45_n_0\,
      O => \SINE[3]_i_14_n_0\
    );
\SINE[3]_i_143\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[3]_i_313_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I2 => \SINE[3]_i_314_n_0\,
      I3 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I4 => \SINE[3]_i_315_n_0\,
      O => \SINE[3]_i_143_n_0\
    );
\SINE[3]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_315_n_0\,
      I1 => \SINE[3]_i_316_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \SINE[3]_i_317_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \SINE[3]_i_318_n_0\,
      O => \SINE[3]_i_144_n_0\
    );
\SINE[3]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_321_n_0\,
      I1 => \SINE[3]_i_322_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \SINE[3]_i_323_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \SINE[3]_i_324_n_0\,
      O => \SINE[3]_i_146_n_0\
    );
\SINE[3]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_325_n_0\,
      I1 => \SINE[3]_i_326_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \SINE[3]_i_327_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \SINE[3]_i_328_n_0\,
      O => \SINE[3]_i_147_n_0\
    );
\SINE[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[3]_i_46_n_0\,
      I1 => \SINE_reg[3]_i_47_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE[3]_i_48_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE[3]_i_49_n_0\,
      O => \SINE[3]_i_15_n_0\
    );
\SINE[3]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_337_n_0\,
      I1 => \SINE[3]_i_338_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \SINE[3]_i_339_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \SINE[3]_i_340_n_0\,
      O => \SINE[3]_i_152_n_0\
    );
\SINE[3]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_341_n_0\,
      I1 => \SINE[3]_i_342_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \SINE[3]_i_343_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \SINE[3]_i_344_n_0\,
      O => \SINE[3]_i_153_n_0\
    );
\SINE[3]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4A54D5ADBD2A4254"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[3]_i_154_n_0\
    );
\SINE[3]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54AB2AD5B52A42BD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[3]_i_155_n_0\
    );
\SINE[3]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BD4A50BDAB54D52A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[3]_i_156_n_0\
    );
\SINE[3]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A54D52A42B5AF42"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[3]_i_157_n_0\
    );
\SINE[3]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25A2DB5DBADB05A4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[3]_i_158_n_0\
    );
\SINE[3]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54ADAB54D52A4AD5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[3]_i_159_n_0\
    );
\SINE[3]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA5F24A24524BA5B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[3]_i_160_n_0\
    );
\SINE[3]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB50D5AB2AD5BD4A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[3]_i_161_n_0\
    );
\SINE[3]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05A0DA5DBADB45A4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[3]_i_162_n_0\
    );
\SINE[3]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54ADAA54D52A4AF5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[3]_i_163_n_0\
    );
\SINE[3]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DA5F24A24524FA5B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[3]_i_164_n_0\
    );
\SINE[3]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF5254AB2AD5B52A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[3]_i_165_n_0\
    );
\SINE[3]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50ADAB54D52A4AF5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_166_n_0\
    );
\SINE[3]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DB5DA4AA05A0DA5F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[3]_i_167_n_0\
    );
\SINE[3]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BD0A50ADAB54D5AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_168_n_0\
    );
\SINE[3]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB540AD5D5AABD4A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[3]_i_169_n_0\
    );
\SINE[3]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AD4254AFAA55F50A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_170_n_0\
    );
\SINE[3]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB500AF555AABD4A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[3]_i_171_n_0\
    );
\SINE[3]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A4A25B5DFA5F05A0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[3]_i_172_n_0\
    );
\SINE[3]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AF554AFAD42AA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[3]_i_173_n_0\
    );
\SINE[3]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A75F51850AEAA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_174_n_0\
    );
\SINE[3]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0EA5E155A5785A0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[3]_i_175_n_0\
    );
\SINE[3]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E758AA7551AEF50A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[3]_i_176_n_0\
    );
\SINE[3]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F50A50AFAE51558A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_177_n_0\
    );
\SINE[3]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA75751818AEAE55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_178_n_0\
    );
\SINE[3]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E718AA7551AE7518"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[3]_i_179_n_0\
    );
\SINE[3]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51AA8AF5E75851AE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_180_n_0\
    );
\SINE[3]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A7AE51558A0AE7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_181_n_0\
    );
\SINE[3]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"518A8AE7E759518E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_182_n_0\
    );
\SINE[3]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A75671819AEAE75"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_183_n_0\
    );
\SINE[3]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"651818AEAE757518"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_184_n_0\
    );
\SINE[3]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18AE7518AE7518A6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[3]_i_185_n_0\
    );
\SINE[3]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"719898E6E671719A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_186_n_0\
    );
\SINE[3]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE75759818E6A671"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_187_n_0\
    );
\SINE[3]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"598E8A676719198E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_188_n_0\
    );
\SINE[3]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE71759898E6A671"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_189_n_0\
    );
\SINE[3]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"466299D42BB9C666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \SINE[3]_i_190_n_0\
    );
\SINE[3]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6239D446B99D662B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \SINE[3]_i_191_n_0\
    );
\SINE[3]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B99DD446666A2BB9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_192_n_0\
    );
\SINE[3]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D446666B2B999DD4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_193_n_0\
    );
\SINE[3]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D54654622B9DB9D5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_194_n_0\
    );
\SINE[3]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62B92B9D95465462"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_195_n_0\
    );
\SINE[3]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5642426AA9BDBD95"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_196_n_0\
    );
\SINE[3]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BB954469DD5622B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \SINE[3]_i_197_n_0\
    );
\SINE[3]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6639199C9C666639"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_198_n_0\
    );
\SINE[3]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E66399C66399C667"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \SINE[3]_i_199_n_0\
    );
\SINE[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_6_n_0\,
      I1 => \SINE[3]_i_7_n_0\,
      I2 => sel(10),
      I3 => \SINE[3]_i_8_n_0\,
      I4 => sel(9),
      I5 => \SINE_reg[3]_i_9_n_0\,
      O => \SINE[3]_i_2_n_0\
    );
\SINE[3]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"399998C666637199"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_200_n_0\
    );
\SINE[3]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"639999C6C6676399"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_201_n_0\
    );
\SINE[3]_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B9999D4C66263B9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_202_n_0\
    );
\SINE[3]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"39999CC666632B99"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_203_n_0\
    );
\SINE[3]_i_206\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA65559A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[3]_i_206_n_0\
    );
\SINE[3]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAAAA55555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[3]_i_207_n_0\
    );
\SINE[3]_i_208\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[3]_i_208_n_0\
    );
\SINE[3]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6555AAAA8AAA5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[3]_i_209_n_0\
    );
\SINE[3]_i_210\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[3]_i_210_n_0\
    );
\SINE[3]_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA4AAAAA559555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[3]_i_211_n_0\
    );
\SINE[3]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A6AAAAA95955555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[3]_i_212_n_0\
    );
\SINE[3]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA955555556A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[3]_i_213_n_0\
    );
\SINE[3]_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66956A56A966996A"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \SINE[3]_i_218_n_0\
    );
\SINE[3]_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9566999966EA5666"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \SINE[3]_i_219_n_0\
    );
\SINE[3]_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9968959966996656"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \SINE[3]_i_220_n_0\
    );
\SINE[3]_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9966169999996691"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      O => \SINE[3]_i_221_n_0\
    );
\SINE[3]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9966969999C96699"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      O => \SINE[3]_i_222_n_0\
    );
\SINE[3]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"996699999699669A"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \SINE[3]_i_223_n_0\
    );
\SINE[3]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"996D9999669966A6"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \SINE[3]_i_224_n_0\
    );
\SINE[3]_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1AA55A855AA5755"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_227_n_0\
    );
\SINE[3]_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66664555D999999B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      O => \SINE[3]_i_228_n_0\
    );
\SINE[3]_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999999BAAA66A266"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      O => \SINE[3]_i_229_n_0\
    );
\SINE[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_64_n_0\,
      I1 => \SINE[3]_i_65_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \SINE[3]_i_66_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \SINE[3]_i_67_n_0\,
      O => \SINE[3]_i_23_n_0\
    );
\SINE[3]_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8555AAA855EA5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      O => \SINE[3]_i_230_n_0\
    );
\SINE[3]_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"559999BAAA26AA66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      O => \SINE[3]_i_231_n_0\
    );
\SINE[3]_i_232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"265566D9459955AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_232_n_0\
    );
\SINE[3]_i_233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAAAA266555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      O => \SINE[3]_i_233_n_0\
    );
\SINE[3]_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA75AAA71AAA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_234_n_0\
    );
\SINE[3]_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565555AAA8AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      O => \SINE[3]_i_235_n_0\
    );
\SINE[3]_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"255555555BAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      O => \SINE[3]_i_236_n_0\
    );
\SINE[3]_i_237\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"873C3C3C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      O => \SINE[3]_i_237_n_0\
    );
\SINE[3]_i_238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A55515557AAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      O => \SINE[3]_i_238_n_0\
    );
\SINE[3]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \SINE[3]_i_67_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I2 => \SINE[3]_i_68_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I4 => \SINE[3]_i_69_n_0\,
      O => \SINE[3]_i_24_n_0\
    );
\SINE[3]_i_241\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7A6AEAEAAAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[3]_i_241_n_0\
    );
\SINE[3]_i_242\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800F0F0F0F0F0F7F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[3]_i_242_n_0\
    );
\SINE[3]_i_243\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA89999911"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      O => \SINE[3]_i_243_n_0\
    );
\SINE[3]_i_244\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555575EAAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      O => \SINE[3]_i_244_n_0\
    );
\SINE[3]_i_245\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9195951776666666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      O => \SINE[3]_i_245_n_0\
    );
\SINE[3]_i_246\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999991957666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      O => \SINE[3]_i_246_n_0\
    );
\SINE[3]_i_247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999799999396"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[3]_i_247_n_0\
    );
\SINE[3]_i_248\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C3C3C3C38FC33C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      O => \SINE[3]_i_248_n_0\
    );
\SINE[3]_i_249\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999999999B66B266"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      O => \SINE[3]_i_249_n_0\
    );
\SINE[3]_i_250\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A7A58A1A5A5A5A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      O => \SINE[3]_i_250_n_0\
    );
\SINE[3]_i_251\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7AE55751051AA8A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_251_n_0\
    );
\SINE[3]_i_252\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5544DD55AABA22AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => sel(0),
      I2 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I3 => sel(1),
      I4 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_252_n_0\
    );
\SINE[3]_i_253\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"159189A8AAEA7E57"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_253_n_0\
    );
\SINE[3]_i_254\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAE78AAE55517551"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => sel(1),
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_254_n_0\
    );
\SINE[3]_i_255\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A99AE8A67E65175"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_255_n_0\
    );
\SINE[3]_i_256\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"67E655751819AA8A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_256_n_0\
    );
\SINE[3]_i_257\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD5554422AAABB9D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_257_n_0\
    );
\SINE[3]_i_258\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2ABDAB955462542A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => sel(1),
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_258_n_0\
    );
\SINE[3]_i_259\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABDABD55542542A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => sel(1),
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_259_n_0\
    );
\SINE[3]_i_260\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4242AAABBDD55554"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_260_n_0\
    );
\SINE[3]_i_261\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F0F0F00F0F0F0EF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I3 => sel(0),
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_261_n_0\
    );
\SINE[3]_i_262\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5F5F5554A2A0AAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I2 => sel(1),
      I3 => sel(0),
      I4 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_262_n_0\
    );
\SINE[3]_i_263\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"716699719899E698"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_263_n_0\
    );
\SINE[3]_i_264\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E667AE6619987519"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => sel(1),
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_264_n_0\
    );
\SINE[3]_i_265\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9819AE9866EE7567"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_265_n_0\
    );
\SINE[3]_i_266\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"676651759819AE88"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_266_n_0\
    );
\SINE[3]_i_267\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C69966C663669966"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_267_n_0\
    );
\SINE[3]_i_268\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C699668E63661966"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_268_n_0\
    );
\SINE[3]_i_269\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9899E69866E67166"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_269_n_0\
    );
\SINE[3]_i_270\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"998C3199E6678CE6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => sel(1),
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_270_n_0\
    );
\SINE[3]_i_271\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ADA55A0AB552ADA5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => sel(0),
      I2 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I3 => sel(1),
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_271_n_0\
    );
\SINE[3]_i_272\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"992BD499669D66D4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_272_n_0\
    );
\SINE[3]_i_273\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC669999662BC466"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => sel(1),
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_273_n_0\
    );
\SINE[3]_i_274\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C69966DC6366B966"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_274_n_0\
    );
\SINE[3]_i_275\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5566542AABD5B955"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      O => \SINE[3]_i_275_n_0\
    );
\SINE[3]_i_276\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA549D2AB966D5AB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => sel(1),
      O => \SINE[3]_i_276_n_0\
    );
\SINE[3]_i_277\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5AB5499669D2254"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_277_n_0\
    );
\SINE[3]_i_278\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CB34C34CB3CC34C"
    )
        port map (
      I0 => sel(0),
      I1 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_278_n_0\
    );
\SINE[3]_i_279\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40AA2AAABD555554"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      O => \SINE[3]_i_279_n_0\
    );
\SINE[3]_i_280\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA54BB62D5AA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_280_n_0\
    );
\SINE[3]_i_281\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B9D562AA5544ABBD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => sel(1),
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_281_n_0\
    );
\SINE[3]_i_282\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A55AA54B962DD2A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_282_n_0\
    );
\SINE[3]_i_283\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAB2AAAD555F555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      O => \SINE[3]_i_283_n_0\
    );
\SINE[3]_i_284\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55AA55AA55F710"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => sel(1),
      O => \SINE[3]_i_284_n_0\
    );
\SINE[3]_i_285\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3C3C3B4"
    )
        port map (
      I0 => sel(0),
      I1 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => sel(1),
      O => \SINE[3]_i_285_n_0\
    );
\SINE[3]_i_286\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A55AA55AA55BF02"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => sel(0),
      I2 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => sel(1),
      O => \SINE[3]_i_286_n_0\
    );
\SINE[3]_i_287\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9998AE668AAA6775"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => sel(1),
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_287_n_0\
    );
\SINE[3]_i_288\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE55E65167195598"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_288_n_0\
    );
\SINE[3]_i_289\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54525555AAAF2AAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => sel(0),
      I2 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I3 => sel(1),
      I4 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      O => \SINE[3]_i_289_n_0\
    );
\SINE[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_78_n_0\,
      I1 => \SINE[3]_i_79_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \SINE[3]_i_80_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \SINE[3]_i_81_n_0\,
      O => \SINE[3]_i_29_n_0\
    );
\SINE[3]_i_290\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5118AAEE8AAA7755"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => sel(1),
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_290_n_0\
    );
\SINE[3]_i_291\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54F52A55AA55AA0A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      O => \SINE[3]_i_291_n_0\
    );
\SINE[3]_i_292\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E666666775511999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => sel(1),
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      O => \SINE[3]_i_292_n_0\
    );
\SINE[3]_i_293\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99EE88669966AA67"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => sel(1),
      O => \SINE[3]_i_293_n_0\
    );
\SINE[3]_i_294\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"667719995555988A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => sel(1),
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_294_n_0\
    );
\SINE[3]_i_295\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96C66666C6466666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I3 => sel(1),
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => sel(0),
      O => \SINE[3]_i_295_n_0\
    );
\SINE[3]_i_296\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96C6666686E66666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I3 => sel(1),
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => sel(0),
      O => \SINE[3]_i_296_n_0\
    );
\SINE[3]_i_297\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"998E98E666666666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      O => \SINE[3]_i_297_n_0\
    );
\SINE[3]_i_298\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999999988E66EE66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      O => \SINE[3]_i_298_n_0\
    );
\SINE[3]_i_299\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46664662AAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I2 => sel(1),
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => sel(0),
      I5 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      O => \SINE[3]_i_299_n_0\
    );
\SINE[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[3]_i_82_n_0\,
      I1 => \SINE_reg[3]_i_83_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \SINE_reg[3]_i_84_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I5 => \SINE_reg[3]_i_85_n_0\,
      O => \SINE[3]_i_30_n_0\
    );
\SINE[3]_i_300\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000A080FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I1 => sel(1),
      I2 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I3 => sel(0),
      I4 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      O => \SINE[3]_i_300_n_0\
    );
\SINE[3]_i_301\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999DDD445466"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      O => \SINE[3]_i_301_n_0\
    );
\SINE[3]_i_302\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF3333CCB30433CC"
    )
        port map (
      I0 => sel(0),
      I1 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I2 => sel(1),
      I3 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_302_n_0\
    );
\SINE[3]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[3]_i_86_n_0\,
      I1 => \SINE_reg[3]_i_87_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \SINE[3]_i_88_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I5 => \SINE_reg[3]_i_89_n_0\,
      O => \SINE[3]_i_31_n_0\
    );
\SINE[3]_i_313\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA555AA5751AAA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[3]_i_313_n_0\
    );
\SINE[3]_i_314\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC3338CFC33CCC33"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[3]_i_314_n_0\
    );
\SINE[3]_i_315\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5965AA5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[3]_i_315_n_0\
    );
\SINE[3]_i_316\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC3330CBC33CCC33"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[3]_i_316_n_0\
    );
\SINE[3]_i_317\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA555AA5B52AAA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[3]_i_317_n_0\
    );
\SINE[3]_i_318\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3CC3C333C3BC3C4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[3]_i_318_n_0\
    );
\SINE[3]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[3]_i_90_n_0\,
      I1 => \SINE[3]_i_91_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE[3]_i_92_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE_reg[3]_i_93_n_0\,
      O => \SINE[3]_i_32_n_0\
    );
\SINE[3]_i_321\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99E66665619999A6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[3]_i_321_n_0\
    );
\SINE[3]_i_322\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A66599A66599A665"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[3]_i_322_n_0\
    );
\SINE[3]_i_323\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"659999A6A6656599"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[3]_i_323_n_0\
    );
\SINE[3]_i_324\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A6A665659999A6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[3]_i_324_n_0\
    );
\SINE[3]_i_325\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A66599A66599A675"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[3]_i_325_n_0\
    );
\SINE[3]_i_326\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"519A9A666659599A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[3]_i_326_n_0\
    );
\SINE[3]_i_327\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6559AE6519AA65"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[3]_i_327_n_0\
    );
\SINE[3]_i_328\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"559A9AE6A651559A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[3]_i_328_n_0\
    );
\SINE[3]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[3]_i_94_n_0\,
      I1 => \SINE[3]_i_95_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE[3]_i_96_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE_reg[3]_i_97_n_0\,
      O => \SINE[3]_i_33_n_0\
    );
\SINE[3]_i_337\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66A99666999D6669"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[3]_i_337_n_0\
    );
\SINE[3]_i_338\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66A969999966666A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[3]_i_338_n_0\
    );
\SINE[3]_i_339\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666969999966C666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[3]_i_339_n_0\
    );
\SINE[3]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_98_n_0\,
      I1 => \SINE[3]_i_99_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE[3]_i_100_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE_reg[3]_i_101_n_0\,
      O => \SINE[3]_i_34_n_0\
    );
\SINE[3]_i_340\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666969999966E666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[3]_i_340_n_0\
    );
\SINE[3]_i_341\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996669996669"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[3]_i_341_n_0\
    );
\SINE[3]_i_342\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6659999A9E666679"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[3]_i_342_n_0\
    );
\SINE[3]_i_343\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"659999A6A6676599"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[3]_i_343_n_0\
    );
\SINE[3]_i_344\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"599A9A666659599A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[3]_i_344_n_0\
    );
\SINE[3]_i_345\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5655559599AAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[3]_i_345_n_0\
    );
\SINE[3]_i_346\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9599A9AAAA6A5655"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[3]_i_346_n_0\
    );
\SINE[3]_i_347\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A665AA66559B5559"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[3]_i_347_n_0\
    );
\SINE[3]_i_348\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"559D9599A96AAA66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[3]_i_348_n_0\
    );
\SINE[3]_i_349\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA959955562A66AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[3]_i_349_n_0\
    );
\SINE[3]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_102_n_0\,
      I1 => \SINE[3]_i_103_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE[3]_i_104_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE[3]_i_105_n_0\,
      O => \SINE[3]_i_35_n_0\
    );
\SINE[3]_i_350\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AAAAA99955556"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[3]_i_350_n_0\
    );
\SINE[3]_i_351\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555666AAAAA995"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[3]_i_351_n_0\
    );
\SINE[3]_i_352\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5955A6A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \SINE[3]_i_352_n_0\
    );
\SINE[3]_i_353\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A85A95A8A56A57A5"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      O => \SINE[3]_i_353_n_0\
    );
\SINE[3]_i_354\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55A956996695EA56"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \SINE[3]_i_354_n_0\
    );
\SINE[3]_i_355\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55A85AA56A95AA"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \SINE[3]_i_355_n_0\
    );
\SINE[3]_i_356\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA56996695AA55"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \SINE[3]_i_356_n_0\
    );
\SINE[3]_i_357\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA666A6656955599"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I5 => sel(2),
      O => \SINE[3]_i_357_n_0\
    );
\SINE[3]_i_358\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999A5D99A666AA66"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \SINE[3]_i_358_n_0\
    );
\SINE[3]_i_359\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666699595965BA99"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      O => \SINE[3]_i_359_n_0\
    );
\SINE[3]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_106_n_0\,
      I1 => \SINE_reg[3]_i_107_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \SINE_reg[3]_i_108_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I5 => \SINE_reg[3]_i_109_n_0\,
      O => \SINE[3]_i_36_n_0\
    );
\SINE[3]_i_360\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A69B66A665669955"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => sel(2),
      O => \SINE[3]_i_360_n_0\
    );
\SINE[3]_i_361\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA991555566EAAA8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      O => \SINE[3]_i_361_n_0\
    );
\SINE[3]_i_362\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6695AA55AA55A966"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      O => \SINE[3]_i_362_n_0\
    );
\SINE[3]_i_363\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA6A1557A9AA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      O => \SINE[3]_i_363_n_0\
    );
\SINE[3]_i_364\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA55AA55AA7E95"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[3]_i_364_n_0\
    );
\SINE[3]_i_365\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AD5A54A9AA5595AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[3]_i_365_n_0\
    );
\SINE[3]_i_366\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A4AA5955DA59A5AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[3]_i_366_n_0\
    );
\SINE[3]_i_367\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A9554A9AD5AAA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[3]_i_367_n_0\
    );
\SINE[3]_i_368\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56ADAA5555AA4A95"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[3]_i_368_n_0\
    );
\SINE[3]_i_369\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95655AB2A55B56A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[3]_i_369_n_0\
    );
\SINE[3]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[3]_i_110_n_0\,
      I1 => \SINE_reg[3]_i_111_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \SINE_reg[3]_i_112_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I5 => \SINE[3]_i_113_n_0\,
      O => \SINE[3]_i_37_n_0\
    );
\SINE[3]_i_370\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A5655ADB5AA6A56"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[3]_i_370_n_0\
    );
\SINE[3]_i_371\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56ADAA5455AA6A95"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[3]_i_371_n_0\
    );
\SINE[3]_i_372\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5DA5AA65A49A59"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[3]_i_372_n_0\
    );
\SINE[3]_i_373\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95255A9AA55952A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[3]_i_373_n_0\
    );
\SINE[3]_i_374\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25A65A55BA5B65A6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[3]_i_374_n_0\
    );
\SINE[3]_i_375\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A9AA54D5AA6A95"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[3]_i_375_n_0\
    );
\SINE[3]_i_376\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A9AA524A5595A9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[3]_i_376_n_0\
    );
\SINE[3]_i_377\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B56A56A5AB5655AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[3]_i_377_n_0\
    );
\SINE[3]_i_378\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA5495AA4A95A95A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[3]_i_378_n_0\
    );
\SINE[3]_i_379\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52B5A95655AB6A55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[3]_i_379_n_0\
    );
\SINE[3]_i_380\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5DA6AA65A6DA59"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[3]_i_380_n_0\
    );
\SINE[3]_i_381\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA5555AA1AA5A759"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[3]_i_381_n_0\
    );
\SINE[3]_i_382\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A7AA595555A5AA5A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[3]_i_382_n_0\
    );
\SINE[3]_i_383\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"651A58A6AA5555AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[3]_i_383_n_0\
    );
\SINE[3]_i_384\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA9A65A55855AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[3]_i_384_n_0\
    );
\SINE[3]_i_385\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A55A4AA25A65A5D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[3]_i_385_n_0\
    );
\SINE[3]_i_386\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"952A5AA5AB5655AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[3]_i_386_n_0\
    );
\SINE[3]_i_387\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A55A55ABAA55D5AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[3]_i_387_n_0\
    );
\SINE[3]_i_388\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB542A5555AAA55A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[3]_i_388_n_0\
    );
\SINE[3]_i_389\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AE7A65955AA9A65"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[3]_i_389_n_0\
    );
\SINE[3]_i_390\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A65955AA9A65E759"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[3]_i_390_n_0\
    );
\SINE[3]_i_391\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA8A65655959AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[3]_i_391_n_0\
    );
\SINE[3]_i_392\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6559A66599AE75"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[3]_i_392_n_0\
    );
\SINE[3]_i_393\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5855A68AAA1A55A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[3]_i_393_n_0\
    );
\SINE[3]_i_394\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA65655A59AEAA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[3]_i_394_n_0\
    );
\SINE[3]_i_395\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A65955AA8A65E559"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[3]_i_395_n_0\
    );
\SINE[3]_i_396\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"558A9A65A65955AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \SINE[3]_i_396_n_0\
    );
\SINE[3]_i_397\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9999556666AAAB9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[3]_i_397_n_0\
    );
\SINE[3]_i_398\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56666AAAA9999556"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[3]_i_398_n_0\
    );
\SINE[3]_i_399\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA99A995566A66AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[3]_i_399_n_0\
    );
\SINE[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[3]_i_12_n_0\,
      I1 => \SINE[3]_i_13_n_0\,
      I2 => sel(10),
      I3 => \SINE[3]_i_14_n_0\,
      I4 => sel(9),
      I5 => \SINE[3]_i_15_n_0\,
      O => \SINE[3]_i_4_n_0\
    );
\SINE[3]_i_400\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"556A566AA995B955"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[3]_i_400_n_0\
    );
\SINE[3]_i_401\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"299999D666666A99"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[3]_i_401_n_0\
    );
\SINE[3]_i_402\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999556666629B999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[3]_i_402_n_0\
    );
\SINE[3]_i_403\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9566666AA9999556"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \SINE[3]_i_403_n_0\
    );
\SINE[3]_i_404\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666A9556A9996666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \SINE[3]_i_404_n_0\
    );
\SINE[3]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_134_n_0\,
      I1 => \SINE[3]_i_135_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \SINE[3]_i_136_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__2_n_0\,
      I5 => \SINE[3]_i_137_n_0\,
      O => \SINE[3]_i_48_n_0\
    );
\SINE[3]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0003FFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      O => \SINE[3]_i_49_n_0\
    );
\SINE[3]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[3]_i_138_n_0\,
      I1 => \SINE_reg[3]_i_139_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE_reg[3]_i_140_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE_reg[3]_i_141_n_0\,
      O => \SINE[3]_i_50_n_0\
    );
\SINE[3]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[3]_i_142_n_0\,
      I1 => \SINE[3]_i_143_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE[3]_i_144_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE_reg[3]_i_145_n_0\,
      O => \SINE[3]_i_51_n_0\
    );
\SINE[3]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_146_n_0\,
      I1 => \SINE[3]_i_147_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE_reg[3]_i_148_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE_reg[3]_i_149_n_0\,
      O => \SINE[3]_i_52_n_0\
    );
\SINE[3]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[3]_i_150_n_0\,
      I1 => \SINE_reg[3]_i_151_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE[3]_i_152_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE[3]_i_153_n_0\,
      O => \SINE[3]_i_53_n_0\
    );
\SINE[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[3]_i_18_n_0\,
      I1 => \SINE_reg[3]_i_19_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE_reg[3]_i_20_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE_reg[3]_i_21_n_0\,
      O => \SINE[3]_i_6_n_0\
    );
\SINE[3]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F50A50ADAB5455AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_64_n_0\
    );
\SINE[3]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F52A4AF5AF5055AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_65_n_0\
    );
\SINE[3]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5FA5A005A4FA5F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[3]_i_66_n_0\
    );
\SINE[3]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"659A18E7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[3]_i_67_n_0\
    );
\SINE[3]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AAAF500AF550AE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[3]_i_68_n_0\
    );
\SINE[3]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"758A0AE5AF5055AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_69_n_0\
    );
\SINE[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[3]_i_22_n_0\,
      I1 => \SINE[3]_i_23_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE[3]_i_24_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE_reg[3]_i_25_n_0\,
      O => \SINE[3]_i_7_n_0\
    );
\SINE[3]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A67598E67198A67"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[3]_i_78_n_0\
    );
\SINE[3]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6719198E8E676719"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_79_n_0\
    );
\SINE[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[3]_i_26_n_0\,
      I1 => \SINE_reg[3]_i_27_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE_reg[3]_i_28_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE[3]_i_29_n_0\,
      O => \SINE[3]_i_8_n_0\
    );
\SINE[3]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"199E9E6666391998"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_80_n_0\
    );
\SINE[3]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98E67198E67198E6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__7_n_0\,
      O => \SINE[3]_i_81_n_0\
    );
\SINE[3]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"399C9C6666396399"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[3]_i_88_n_0\
    );
\SINE[3]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_206_n_0\,
      I1 => \SINE[3]_i_207_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \SINE[3]_i_208_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[3]_i_209_n_0\,
      O => \SINE[3]_i_91_n_0\
    );
\SINE[3]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_210_n_0\,
      I1 => \SINE[3]_i_211_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \SINE[3]_i_212_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[3]_i_213_n_0\,
      O => \SINE[3]_i_92_n_0\
    );
\SINE[3]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_218_n_0\,
      I1 => \SINE[3]_i_219_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \SINE[3]_i_220_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[3]_i_221_n_0\,
      O => \SINE[3]_i_95_n_0\
    );
\SINE[3]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_222_n_0\,
      I1 => \SINE[3]_i_223_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \SINE[3]_i_224_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[4]_i_219_n_0\,
      O => \SINE[3]_i_96_n_0\
    );
\SINE[3]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_227_n_0\,
      I1 => \SINE[3]_i_228_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \SINE[3]_i_229_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[3]_i_230_n_0\,
      O => \SINE[3]_i_98_n_0\
    );
\SINE[3]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_231_n_0\,
      I1 => \SINE[3]_i_232_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \SINE[3]_i_233_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[3]_i_234_n_0\,
      O => \SINE[3]_i_99_n_0\
    );
\SINE[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[4]_i_2_n_0\,
      I1 => \SINE_reg[4]_i_3_n_0\,
      I2 => sel(11),
      I3 => \SINE_reg[4]_i_4_n_0\,
      I4 => sel(12),
      I5 => \SINE_reg[4]_i_5_n_0\,
      O => p_0_out(4)
    );
\SINE[4]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999C399966669866"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_110_n_0\
    );
\SINE[4]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9986199966669C66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_111_n_0\
    );
\SINE[4]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C6999966679C66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_112_n_0\
    );
\SINE[4]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C6999966639666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_113_n_0\
    );
\SINE[4]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C6999966639C66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_114_n_0\
    );
\SINE[4]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C6B99966669C66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_115_n_0\
    );
\SINE[4]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669C196666669979"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      O => \SINE[4]_i_120_n_0\
    );
\SINE[4]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6671E66699987199"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_121_n_0\
    );
\SINE[4]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6766991999678699"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      O => \SINE[4]_i_122_n_0\
    );
\SINE[4]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"196699399E996698"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_123_n_0\
    );
\SINE[4]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA9A65AA55AA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_130_n_0\
    );
\SINE[4]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5655AAAAAAAA5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => sel(4),
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_131_n_0\
    );
\SINE[4]_i_132\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA6A95"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_132_n_0\
    );
\SINE[4]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF00FF04FF0F00F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_133_n_0\
    );
\SINE[4]_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_134_n_0\
    );
\SINE[4]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AAAA5A6AA555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_135_n_0\
    );
\SINE[4]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AAAA6AAA9555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => sel(4),
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_136_n_0\
    );
\SINE[4]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA56A5AA55AA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_137_n_0\
    );
\SINE[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[4]_i_30_n_0\,
      I1 => \SINE_reg[4]_i_31_n_0\,
      I2 => sel(8),
      I3 => \SINE_reg[4]_i_32_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[4]_i_33_n_0\,
      O => \SINE[4]_i_14_n_0\
    );
\SINE[4]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999A6669AAA6666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \SINE[4]_i_142_n_0\
    );
\SINE[4]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555AAAA55AA5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[4]_i_143_n_0\
    );
\SINE[4]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA1A5A5A555575"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[4]_i_144_n_0\
    );
\SINE[4]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5559559999AABAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[4]_i_145_n_0\
    );
\SINE[4]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9A5A5A555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[4]_i_146_n_0\
    );
\SINE[4]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"595959599AAAAAA6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[4]_i_147_n_0\
    );
\SINE[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[4]_i_34_n_0\,
      I1 => \SINE_reg[4]_i_35_n_0\,
      I2 => sel(8),
      I3 => \SINE_reg[4]_i_36_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[4]_i_37_n_0\,
      O => \SINE[4]_i_15_n_0\
    );
\SINE[4]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1555555555755AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I3 => sel(4),
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_150_n_0\
    );
\SINE[4]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F1F0FF0F0F0F0F0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(4),
      O => \SINE[4]_i_151_n_0\
    );
\SINE[4]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"833333373333CCCC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => sel(4),
      I5 => sel(3),
      O => \SINE[4]_i_152_n_0\
    );
\SINE[4]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA899999999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \SINE[4]_i_153_n_0\
    );
\SINE[4]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C3C7CCCC3C3C3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[4]_i_154_n_0\
    );
\SINE[4]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A5A5A5AEAA5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \SINE[4]_i_155_n_0\
    );
\SINE[4]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFF0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I5 => sel(4),
      O => \SINE[4]_i_156_n_0\
    );
\SINE[4]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1666666666666666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => sel(4),
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[4]_i_157_n_0\
    );
\SINE[4]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"873C3C3C3C3C3C3C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I2 => sel(4),
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_158_n_0\
    );
\SINE[4]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666626666666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => sel(4),
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[4]_i_159_n_0\
    );
\SINE[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[4]_i_38_n_0\,
      I1 => \SINE[4]_i_39_n_0\,
      I2 => sel(8),
      I3 => \SINE[4]_i_40_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[4]_i_41_n_0\,
      O => \SINE[4]_i_16_n_0\
    );
\SINE[4]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555766666EE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[4]_i_162_n_0\
    );
\SINE[4]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9195951555555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[4]_i_163_n_0\
    );
\SINE[4]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57665666AAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[4]_i_164_n_0\
    );
\SINE[4]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8CCC333333333"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[4]_i_165_n_0\
    );
\SINE[4]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333373CCCCCCCCC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[4]_i_166_n_0\
    );
\SINE[4]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7666666EAAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \SINE[4]_i_167_n_0\
    );
\SINE[4]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAB999999D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \SINE[4]_i_168_n_0\
    );
\SINE[4]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABD555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[4]_i_169_n_0\
    );
\SINE[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[4]_i_42_n_0\,
      I1 => \SINE[4]_i_43_n_0\,
      I2 => sel(8),
      I3 => \SINE_reg[4]_i_44_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[4]_i_45_n_0\,
      O => \SINE[4]_i_17_n_0\
    );
\SINE[4]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555554A0AAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[4]_i_170_n_0\
    );
\SINE[4]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F00FEF0F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      O => \SINE[4]_i_171_n_0\
    );
\SINE[4]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555465446"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      O => \SINE[4]_i_172_n_0\
    );
\SINE[4]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B999B99D55555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      O => \SINE[4]_i_173_n_0\
    );
\SINE[4]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43C3C3C3C3C3C3F4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      O => \SINE[4]_i_176_n_0\
    );
\SINE[4]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C3C3C3C3C3C3B4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      O => \SINE[4]_i_177_n_0\
    );
\SINE[4]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999D9999999C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \SINE[4]_i_178_n_0\
    );
\SINE[4]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"622BB99999999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \SINE[4]_i_179_n_0\
    );
\SINE[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[4]_i_46_n_0\,
      I1 => \SINE[4]_i_47_n_0\,
      I2 => sel(8),
      I3 => \SINE[4]_i_48_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[4]_i_49_n_0\,
      O => \SINE[4]_i_18_n_0\
    );
\SINE[4]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5542AAAAAAAAD555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[4]_i_180_n_0\
    );
\SINE[4]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6662666A666A626B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \SINE[4]_i_181_n_0\
    );
\SINE[4]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99999999D5555446"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[4]_i_182_n_0\
    );
\SINE[4]_i_183\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCC3B3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      O => \SINE[4]_i_183_n_0\
    );
\SINE[4]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB55D5555555550A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[4]_i_184_n_0\
    );
\SINE[4]_i_187\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6719558A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[4]_i_187_n_0\
    );
\SINE[4]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98AAAAAE66675555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      O => \SINE[4]_i_188_n_0\
    );
\SINE[4]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D455525A5AAA2AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      O => \SINE[4]_i_189_n_0\
    );
\SINE[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[4]_i_50_n_0\,
      I1 => \SINE[4]_i_51_n_0\,
      I2 => sel(8),
      I3 => \SINE[4]_i_52_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[4]_i_53_n_0\,
      O => \SINE[4]_i_19_n_0\
    );
\SINE[4]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCBC3C3C3C3B3343"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[4]_i_192_n_0\
    );
\SINE[4]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6699679955991198"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[4]_i_193_n_0\
    );
\SINE[4]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999999999EA686A6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[4]_i_194_n_0\
    );
\SINE[4]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AAAA622AD5D5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[4]_i_197_n_0\
    );
\SINE[4]_i_198\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A4BA5A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[4]_i_198_n_0\
    );
\SINE[4]_i_199\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C4BC3C3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[4]_i_199_n_0\
    );
\SINE[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_54_n_0\,
      I1 => \SINE[4]_i_55_n_0\,
      I2 => sel(8),
      I3 => \SINE[4]_i_56_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[4]_i_57_n_0\,
      O => \SINE[4]_i_20_n_0\
    );
\SINE[4]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA18E7AA55AA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[4]_i_200_n_0\
    );
\SINE[4]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5455ABAAAA2A55D5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[4]_i_201_n_0\
    );
\SINE[4]_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA10AE55AAAA75"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      O => \SINE[4]_i_202_n_0\
    );
\SINE[4]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669E996666669959"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      O => \SINE[4]_i_205_n_0\
    );
\SINE[4]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6661A66699996599"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \SINE[4]_i_206_n_0\
    );
\SINE[4]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66196666999A5999"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \SINE[4]_i_207_n_0\
    );
\SINE[4]_i_208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"616699999965A699"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      O => \SINE[4]_i_208_n_0\
    );
\SINE[4]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"996699599E99669A"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \SINE[4]_i_209_n_0\
    );
\SINE[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \SINE[4]_i_58_n_0\,
      I2 => sel(8),
      I3 => \SINE[4]_i_59_n_0\,
      I4 => sel(7),
      I5 => \SINE[4]_i_60_n_0\,
      O => \SINE[4]_i_21_n_0\
    );
\SINE[4]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99619999669966A6"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \SINE[4]_i_210_n_0\
    );
\SINE[4]_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9986999966669E66"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \SINE[4]_i_211_n_0\
    );
\SINE[4]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A99669866667966"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \SINE[4]_i_212_n_0\
    );
\SINE[4]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A69966A665669965"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => sel(2),
      O => \SINE[4]_i_213_n_0\
    );
\SINE[4]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A196666669959"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      O => \SINE[4]_i_214_n_0\
    );
\SINE[4]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6679666699986999"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \SINE[4]_i_215_n_0\
    );
\SINE[4]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656699999965A699"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      O => \SINE[4]_i_216_n_0\
    );
\SINE[4]_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"996699199E99669A"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \SINE[4]_i_217_n_0\
    );
\SINE[4]_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999A799966669866"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \SINE[4]_i_218_n_0\
    );
\SINE[4]_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A699996665A666"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \SINE[4]_i_219_n_0\
    );
\SINE[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0C0C0AFA0CFCF"
    )
        port map (
      I0 => \SINE[4]_i_61_n_0\,
      I1 => \SINE[4]_i_62_n_0\,
      I2 => sel(8),
      I3 => \SINE[4]_i_63_n_0\,
      I4 => sel(7),
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \SINE[4]_i_22_n_0\
    );
\SINE[4]_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8699669667669966"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \SINE[4]_i_220_n_0\
    );
\SINE[4]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9946999966669666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[4]_i_223_n_0\
    );
\SINE[4]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996999966669C66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[4]_i_224_n_0\
    );
\SINE[4]_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999969966996666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[4]_i_225_n_0\
    );
\SINE[4]_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996999966669E66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[4]_i_226_n_0\
    );
\SINE[4]_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9986999966669666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[4]_i_227_n_0\
    );
\SINE[4]_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9966999966619666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[4]_i_228_n_0\
    );
\SINE[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[4]_i_64_n_0\,
      I1 => \SINE[4]_i_65_n_0\,
      I2 => sel(8),
      I3 => \SINE[4]_i_66_n_0\,
      I4 => sel(7),
      I5 => \SINE[4]_i_67_n_0\,
      O => \SINE[4]_i_23_n_0\
    );
\SINE[4]_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"992A569955A96695"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      O => \SINE[4]_i_231_n_0\
    );
\SINE[4]_i_232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A56996AA96695A9"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      O => \SINE[4]_i_232_n_0\
    );
\SINE[4]_i_233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566699956AA95666"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \SINE[4]_i_233_n_0\
    );
\SINE[4]_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"996A569995A96695"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      O => \SINE[4]_i_234_n_0\
    );
\SINE[4]_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A56996AA96695B9"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      O => \SINE[4]_i_235_n_0\
    );
\SINE[4]_i_236\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6695A966"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => sel(2),
      O => \SINE[4]_i_236_n_0\
    );
\SINE[4]_i_237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A95699669D6656"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => sel(2),
      O => \SINE[4]_i_237_n_0\
    );
\SINE[4]_i_238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A55A2A955AA5A5"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \SINE[4]_i_238_n_0\
    );
\SINE[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[4]_i_68_n_0\,
      I1 => \SINE[4]_i_69_n_0\,
      I2 => sel(8),
      I3 => \SINE_reg[4]_i_70_n_0\,
      I4 => sel(7),
      I5 => \SINE[4]_i_71_n_0\,
      O => \SINE[4]_i_24_n_0\
    );
\SINE[4]_i_243\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AAAA566AB595"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \SINE[4]_i_243_n_0\
    );
\SINE[4]_i_244\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA66AAA9559555"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => sel(2),
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      O => \SINE[4]_i_244_n_0\
    );
\SINE[4]_i_245\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA5555A9956A6A"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \SINE[4]_i_245_n_0\
    );
\SINE[4]_i_246\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995555566AAAAB9"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      O => \SINE[4]_i_246_n_0\
    );
\SINE[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[4]_i_72_n_0\,
      I1 => \SINE[4]_i_73_n_0\,
      I2 => sel(8),
      I3 => \SINE[4]_i_74_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[4]_i_75_n_0\,
      O => \SINE[4]_i_25_n_0\
    );
\SINE[4]_i_251\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA5699AAA96655A9"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      O => \SINE[4]_i_251_n_0\
    );
\SINE[4]_i_252\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55A55AA54A55AA52"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => sel(2),
      O => \SINE[4]_i_252_n_0\
    );
\SINE[4]_i_253\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999666A9556AB99"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \SINE[4]_i_253_n_0\
    );
\SINE[4]_i_254\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A559962AB469DAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      O => \SINE[4]_i_254_n_0\
    );
\SINE[4]_i_255\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B5AA52A555AD4A55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      O => \SINE[4]_i_255_n_0\
    );
\SINE[4]_i_256\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66D52A54AB66992A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_256_n_0\
    );
\SINE[4]_i_257\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5B54AAA5552ADA5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_257_n_0\
    );
\SINE[4]_i_258\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A55AA54B9629DAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_258_n_0\
    );
\SINE[4]_i_259\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5AA54B9669D2A55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_259_n_0\
    );
\SINE[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_76_n_0\,
      I1 => \SINE[4]_i_77_n_0\,
      I2 => sel(8),
      I3 => \SINE[4]_i_78_n_0\,
      I4 => sel(7),
      I5 => \SINE[4]_i_79_n_0\,
      O => \SINE[4]_i_26_n_0\
    );
\SINE[4]_i_260\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAB99D5546662AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      O => \SINE[4]_i_260_n_0\
    );
\SINE[4]_i_261\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D566542AAB9D9955"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      O => \SINE[4]_i_261_n_0\
    );
\SINE[4]_i_262\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA54B966952A55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_262_n_0\
    );
\SINE[4]_i_263\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB99D555466AAAAB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      O => \SINE[4]_i_263_n_0\
    );
\SINE[4]_i_264\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"462A9D55AAB95466"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_264_n_0\
    );
\SINE[4]_i_265\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95D52AAA5646BD95"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_265_n_0\
    );
\SINE[4]_i_266\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A6A4A2AB5D59555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      O => \SINE[4]_i_266_n_0\
    );
\SINE[4]_i_267\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555AAAA5642BD95"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_267_n_0\
    );
\SINE[4]_i_268\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAB9D5555462AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      O => \SINE[4]_i_268_n_0\
    );
\SINE[4]_i_269\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62AAD555AAB95462"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_269_n_0\
    );
\SINE[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[4]_i_80_n_0\,
      I1 => \SINE[4]_i_81_n_0\,
      I2 => sel(8),
      I3 => \SINE[4]_i_82_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[4]_i_83_n_0\,
      O => \SINE[4]_i_27_n_0\
    );
\SINE[4]_i_270\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669966D42B669966"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[4]_i_270_n_0\
    );
\SINE[4]_i_271\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66D499666266992B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      O => \SINE[4]_i_271_n_0\
    );
\SINE[4]_i_272\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62B96666999D6B99"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[4]_i_272_n_0\
    );
\SINE[4]_i_273\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B99666299C6B999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[4]_i_273_n_0\
    );
\SINE[4]_i_274\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4A52A56AAD5AB5AD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      O => \SINE[4]_i_274_n_0\
    );
\SINE[4]_i_275\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B966D599992B6699"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      O => \SINE[4]_i_275_n_0\
    );
\SINE[4]_i_276\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"992BD499669966D4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[4]_i_276_n_0\
    );
\SINE[4]_i_277\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4669999662BD466"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[4]_i_277_n_0\
    );
\SINE[4]_i_278\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62549962AB669DA9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      O => \SINE[4]_i_278_n_0\
    );
\SINE[4]_i_279\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9966D49999AB669D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      O => \SINE[4]_i_279_n_0\
    );
\SINE[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_84_n_0\,
      I1 => \SINE[4]_i_85_n_0\,
      I2 => sel(8),
      I3 => \SINE_reg[4]_i_86_n_0\,
      I4 => sel(7),
      I5 => \SINE_reg[4]_i_87_n_0\,
      O => \SINE[4]_i_28_n_0\
    );
\SINE[4]_i_280\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95AD52A55AD52A52"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[4]_i_280_n_0\
    );
\SINE[4]_i_281\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669D6654AB669962"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[4]_i_281_n_0\
    );
\SINE[4]_i_282\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5466999D62AB5466"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[4]_i_282_n_0\
    );
\SINE[4]_i_283\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A56992AA966D5AB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      O => \SINE[4]_i_283_n_0\
    );
\SINE[4]_i_284\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C34C34C3B3CB3CB3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      O => \SINE[4]_i_284_n_0\
    );
\SINE[4]_i_285\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"525AA5D56AAD525A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[4]_i_285_n_0\
    );
\SINE[4]_i_286\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99719899669966C6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_286_n_0\
    );
\SINE[4]_i_287\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99639999C6996686"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_287_n_0\
    );
\SINE[4]_i_288\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"996699398E99669C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_288_n_0\
    );
\SINE[4]_i_289\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3966989999716699"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      O => \SINE[4]_i_289_n_0\
    );
\SINE[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_88_n_0\,
      I1 => \SINE_reg[4]_i_89_n_0\,
      I2 => sel(8),
      I3 => \SINE_reg[4]_i_90_n_0\,
      I4 => sel(7),
      I5 => \SINE[4]_i_91_n_0\,
      O => \SINE[4]_i_29_n_0\
    );
\SINE[4]_i_290\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B9669C99992B6699"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      O => \SINE[4]_i_290_n_0\
    );
\SINE[4]_i_291\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"996299B9C699669C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_291_n_0\
    );
\SINE[4]_i_292\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"996B9D99669966C6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_292_n_0\
    );
\SINE[4]_i_293\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99399C99669D6646"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_293_n_0\
    );
\SINE[4]_i_294\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8699668E67661967"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[4]_i_294_n_0\
    );
\SINE[4]_i_295\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98E699996671E666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_295_n_0\
    );
\SINE[4]_i_296\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999C7999666698E6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_296_n_0\
    );
\SINE[4]_i_297\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"196799198E99668E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[4]_i_297_n_0\
    );
\SINE[4]_i_298\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C699668663669967"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_298_n_0\
    );
\SINE[4]_i_299\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9899669866E67966"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_299_n_0\
    );
\SINE[4]_i_300\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"998E199966678E66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_300_n_0\
    );
\SINE[4]_i_301\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99619899E69966E6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_301_n_0\
    );
\SINE[4]_i_302\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6366991999678699"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      O => \SINE[4]_i_302_n_0\
    );
\SINE[4]_i_303\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66396666999C7999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_303_n_0\
    );
\SINE[4]_i_304\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6663C66699996799"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_304_n_0\
    );
\SINE[4]_i_305\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6698396666669979"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      O => \SINE[4]_i_305_n_0\
    );
\SINE[4]_i_306\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA65555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_306_n_0\
    );
\SINE[4]_i_307\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55A655AA55559A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      O => \SINE[4]_i_307_n_0\
    );
\SINE[4]_i_308\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A66555995555AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_308_n_0\
    );
\SINE[4]_i_309\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555A5555AAA9AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => sel(4),
      I5 => sel(3),
      O => \SINE[4]_i_309_n_0\
    );
\SINE[4]_i_310\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A59595555AAA6AAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_310_n_0\
    );
\SINE[4]_i_311\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA5555A5556AAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => sel(4),
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[4]_i_311_n_0\
    );
\SINE[4]_i_312\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55AA55AA55A96A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      O => \SINE[4]_i_312_n_0\
    );
\SINE[4]_i_313\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AAA6AAAA5559555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_313_n_0\
    );
\SINE[4]_i_314\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"58A555A565A7A5AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \SINE[4]_i_314_n_0\
    );
\SINE[4]_i_315\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666665595599"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[4]_i_315_n_0\
    );
\SINE[4]_i_316\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA5755AAA9AA55AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \SINE[4]_i_316_n_0\
    );
\SINE[4]_i_317\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A5A5A5A59AAA5A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[4]_i_317_n_0\
    );
\SINE[4]_i_318\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5999A6A6AAAA6555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \SINE[4]_i_318_n_0\
    );
\SINE[4]_i_319\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA95AAAA555A5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[4]_i_319_n_0\
    );
\SINE[4]_i_320\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669955AA559A55AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      O => \SINE[4]_i_320_n_0\
    );
\SINE[4]_i_321\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA9A6699A6AA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      O => \SINE[4]_i_321_n_0\
    );
\SINE[4]_i_322\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A55E5A5A5A5A5A7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I2 => sel(4),
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_322_n_0\
    );
\SINE[4]_i_323\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666559999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_323_n_0\
    );
\SINE[4]_i_324\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666666666665D999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_324_n_0\
    );
\SINE[4]_i_325\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A5A5A5A5A65"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I2 => sel(4),
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(3),
      O => \SINE[4]_i_325_n_0\
    );
\SINE[4]_i_326\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7919999939999998"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[4]_i_326_n_0\
    );
\SINE[4]_i_327\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6667519999999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[4]_i_327_n_0\
    );
\SINE[4]_i_328\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A5F45A5A5A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[4]_i_328_n_0\
    );
\SINE[4]_i_329\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E666666666675119"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[4]_i_329_n_0\
    );
\SINE[4]_i_330\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51AA986699AEAA67"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      O => \SINE[4]_i_330_n_0\
    );
\SINE[4]_i_331\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAE66755555519"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      O => \SINE[4]_i_331_n_0\
    );
\SINE[4]_i_332\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6755555519AA98AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      O => \SINE[4]_i_332_n_0\
    );
\SINE[4]_i_333\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA98E651AAAA77"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      O => \SINE[4]_i_333_n_0\
    );
\SINE[4]_i_334\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C3C3C4CC3CFC3C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[4]_i_334_n_0\
    );
\SINE[4]_i_335\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6619679955995598"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[4]_i_335_n_0\
    );
\SINE[4]_i_336\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A8A6666AEA67575"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[4]_i_336_n_0\
    );
\SINE[4]_i_337\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7551559999AA98AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[4]_i_337_n_0\
    );
\SINE[4]_i_338\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AAAA5542ABD5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[4]_i_338_n_0\
    );
\SINE[4]_i_339\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BD55555542AAAAAB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      O => \SINE[4]_i_339_n_0\
    );
\SINE[4]_i_340\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55D5AAAB4255AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      O => \SINE[4]_i_340_n_0\
    );
\SINE[4]_i_341\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAA5555A9BD524A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[4]_i_341_n_0\
    );
\SINE[4]_i_342\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAABA5A5D5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      O => \SINE[4]_i_342_n_0\
    );
\SINE[4]_i_343\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55AA55E719558A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[4]_i_343_n_0\
    );
\SINE[4]_i_344\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E65155AA759855AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      O => \SINE[4]_i_344_n_0\
    );
\SINE[4]_i_345\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55545555AAAB2AAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      O => \SINE[4]_i_345_n_0\
    );
\SINE[4]_i_346\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99669999666B9666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[4]_i_346_n_0\
    );
\SINE[4]_i_347\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9466999966696666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[4]_i_347_n_0\
    );
\SINE[4]_i_348\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5666999566996666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[4]_i_348_n_0\
    );
\SINE[4]_i_349\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6699665669669966"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[4]_i_349_n_0\
    );
\SINE[4]_i_350\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6699666669669961"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[4]_i_350_n_0\
    );
\SINE[4]_i_351\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A699669667669966"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[4]_i_351_n_0\
    );
\SINE[4]_i_352\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699669866661966"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[4]_i_352_n_0\
    );
\SINE[4]_i_353\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9866999966696666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \SINE[4]_i_353_n_0\
    );
\SINE[4]_i_354\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"992B959966996656"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \SINE[4]_i_354_n_0\
    );
\SINE[4]_i_355\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95669999662B5666"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \SINE[4]_i_355_n_0\
    );
\SINE[4]_i_356\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66996656A9669966"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \SINE[4]_i_356_n_0\
    );
\SINE[4]_i_357\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6656996AA9669DB9"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      O => \SINE[4]_i_357_n_0\
    );
\SINE[4]_i_358\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6695666699669969"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \SINE[4]_i_358_n_0\
    );
\SINE[4]_i_359\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66569962A9669999"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      O => \SINE[4]_i_359_n_0\
    );
\SINE[4]_i_360\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A99666699D6A999"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \SINE[4]_i_360_n_0\
    );
\SINE[4]_i_361\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9966959999A96699"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      O => \SINE[4]_i_361_n_0\
    );
\SINE[4]_i_362\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56AA66AA9955D566"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => sel(2),
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      O => \SINE[4]_i_362_n_0\
    );
\SINE[4]_i_363\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99556AAA5546A999"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \SINE[4]_i_363_n_0\
    );
\SINE[4]_i_364\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA5555A9956A6A"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \SINE[4]_i_364_n_0\
    );
\SINE[4]_i_365\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA56996A55AA55"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \SINE[4]_i_365_n_0\
    );
\SINE[4]_i_366\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"556656AAA9D59955"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => sel(2),
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      O => \SINE[4]_i_366_n_0\
    );
\SINE[4]_i_367\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9995556662AAA"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      O => \SINE[4]_i_367_n_0\
    );
\SINE[4]_i_368\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"556656AAA9559955"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => sel(2),
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      O => \SINE[4]_i_368_n_0\
    );
\SINE[4]_i_369\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA5695AA996255A9"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      O => \SINE[4]_i_369_n_0\
    );
\SINE[4]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_110_n_0\,
      I1 => \SINE[4]_i_111_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \SINE[4]_i_112_n_0\,
      I4 => sel(5),
      I5 => \SINE[4]_i_113_n_0\,
      O => \SINE[4]_i_39_n_0\
    );
\SINE[4]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \SINE[4]_i_113_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I2 => \SINE[4]_i_114_n_0\,
      I3 => sel(5),
      I4 => \SINE[4]_i_115_n_0\,
      O => \SINE[4]_i_40_n_0\
    );
\SINE[4]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_120_n_0\,
      I1 => \SINE[4]_i_121_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \SINE[4]_i_122_n_0\,
      I4 => sel(5),
      I5 => \SINE[4]_i_123_n_0\,
      O => \SINE[4]_i_43_n_0\
    );
\SINE[4]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_130_n_0\,
      I1 => \SINE[4]_i_131_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \SINE[4]_i_132_n_0\,
      I4 => sel(5),
      I5 => \SINE[4]_i_133_n_0\,
      O => \SINE[4]_i_47_n_0\
    );
\SINE[4]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_134_n_0\,
      I1 => \SINE[4]_i_135_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \SINE[4]_i_136_n_0\,
      I4 => sel(5),
      I5 => \SINE[4]_i_137_n_0\,
      O => \SINE[4]_i_48_n_0\
    );
\SINE[4]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_142_n_0\,
      I1 => \SINE[4]_i_143_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \COS[5]_i_78_n_0\,
      I4 => sel(5),
      I5 => \SINE[4]_i_144_n_0\,
      O => \SINE[4]_i_51_n_0\
    );
\SINE[4]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_145_n_0\,
      I1 => \SINE[4]_i_146_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \SINE[4]_i_147_n_0\,
      I4 => sel(5),
      I5 => \SINE[5]_i_264_n_0\,
      O => \SINE[4]_i_52_n_0\
    );
\SINE[4]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_150_n_0\,
      I1 => \SINE[5]_i_203_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \SINE[4]_i_151_n_0\,
      I4 => sel(5),
      I5 => \SINE[4]_i_152_n_0\,
      O => \SINE[4]_i_54_n_0\
    );
\SINE[4]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_200_n_0\,
      I1 => \SINE[4]_i_153_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \SINE[4]_i_154_n_0\,
      I4 => sel(5),
      I5 => \SINE[4]_i_155_n_0\,
      O => \SINE[4]_i_55_n_0\
    );
\SINE[4]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_156_n_0\,
      I1 => \SINE[4]_i_157_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \SINE[4]_i_158_n_0\,
      I4 => sel(5),
      I5 => \SINE[4]_i_159_n_0\,
      O => \SINE[4]_i_56_n_0\
    );
\SINE[4]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBCC3C3BFBCC0C0"
    )
        port map (
      I0 => \SINE[5]_i_101_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I2 => sel(5),
      I3 => \SINE[7]_i_118_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I5 => \SINE[10]_i_21_n_0\,
      O => \SINE[4]_i_58_n_0\
    );
\SINE[4]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_162_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \SINE[4]_i_163_n_0\,
      I4 => sel(5),
      I5 => \SINE[4]_i_164_n_0\,
      O => \SINE[4]_i_59_n_0\
    );
\SINE[4]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_165_n_0\,
      I1 => \SINE[4]_i_166_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \SINE[5]_i_73_n_0\,
      I4 => sel(5),
      I5 => \SINE[4]_i_167_n_0\,
      O => \SINE[4]_i_60_n_0\
    );
\SINE[4]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_168_n_0\,
      I1 => \SINE[6]_i_154_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \SINE[4]_i_169_n_0\,
      I4 => sel(5),
      I5 => \SINE[4]_i_170_n_0\,
      O => \SINE[4]_i_61_n_0\
    );
\SINE[4]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_171_n_0\,
      I1 => \SINE[4]_i_172_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I4 => sel(5),
      I5 => \SINE[4]_i_173_n_0\,
      O => \SINE[4]_i_62_n_0\
    );
\SINE[4]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFF3CCB833B833"
    )
        port map (
      I0 => \SINE[10]_i_23_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I2 => \SINE[7]_i_83_n_0\,
      I3 => sel(5),
      I4 => \SINE[8]_i_50_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \SINE[4]_i_63_n_0\
    );
\SINE[4]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_176_n_0\,
      I1 => \SINE[4]_i_177_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \SINE[4]_i_178_n_0\,
      I4 => sel(5),
      I5 => \SINE[7]_i_100_n_0\,
      O => \SINE[4]_i_65_n_0\
    );
\SINE[4]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_179_n_0\,
      I1 => \SINE[4]_i_180_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \SINE[4]_i_181_n_0\,
      I4 => sel(5),
      I5 => \SINE[6]_i_154_n_0\,
      O => \SINE[4]_i_66_n_0\
    );
\SINE[4]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_182_n_0\,
      I1 => \SINE[4]_i_183_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \SINE[5]_i_221_n_0\,
      I4 => sel(5),
      I5 => \SINE[4]_i_184_n_0\,
      O => \SINE[4]_i_67_n_0\
    );
\SINE[4]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_187_n_0\,
      I1 => \SINE[4]_i_188_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \SINE[4]_i_189_n_0\,
      I4 => sel(5),
      I5 => \SINE[5]_i_193_n_0\,
      O => \SINE[4]_i_69_n_0\
    );
\SINE[4]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_192_n_0\,
      I1 => \SINE[4]_i_193_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \SINE[4]_i_194_n_0\,
      I4 => sel(5),
      I5 => \SINE[5]_i_154_n_0\,
      O => \SINE[4]_i_71_n_0\
    );
\SINE[4]_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[4]_i_197_n_0\,
      I1 => sel(5),
      I2 => \SINE[4]_i_198_n_0\,
      I3 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I4 => \SINE[4]_i_199_n_0\,
      O => \SINE[4]_i_73_n_0\
    );
\SINE[4]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_199_n_0\,
      I1 => \SINE[4]_i_200_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \SINE[4]_i_201_n_0\,
      I4 => sel(5),
      I5 => \SINE[4]_i_202_n_0\,
      O => \SINE[4]_i_74_n_0\
    );
\SINE[4]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_205_n_0\,
      I1 => \SINE[4]_i_206_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \SINE[4]_i_207_n_0\,
      I4 => sel(5),
      I5 => \SINE[4]_i_208_n_0\,
      O => \SINE[4]_i_76_n_0\
    );
\SINE[4]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_209_n_0\,
      I1 => \SINE[4]_i_210_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \SINE[4]_i_211_n_0\,
      I4 => sel(5),
      I5 => \SINE[4]_i_212_n_0\,
      O => \SINE[4]_i_77_n_0\
    );
\SINE[4]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_213_n_0\,
      I1 => \SINE[4]_i_214_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \SINE[4]_i_215_n_0\,
      I4 => sel(5),
      I5 => \SINE[4]_i_216_n_0\,
      O => \SINE[4]_i_78_n_0\
    );
\SINE[4]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_217_n_0\,
      I1 => \SINE[4]_i_218_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \SINE[4]_i_219_n_0\,
      I4 => sel(5),
      I5 => \SINE[4]_i_220_n_0\,
      O => \SINE[4]_i_79_n_0\
    );
\SINE[4]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[4]_i_223_n_0\,
      I1 => sel(5),
      I2 => \SINE[4]_i_224_n_0\,
      I3 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I4 => \SINE[4]_i_225_n_0\,
      O => \SINE[4]_i_81_n_0\
    );
\SINE[4]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_225_n_0\,
      I1 => \SINE[4]_i_226_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \SINE[4]_i_227_n_0\,
      I4 => sel(5),
      I5 => \SINE[4]_i_228_n_0\,
      O => \SINE[4]_i_82_n_0\
    );
\SINE[4]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_231_n_0\,
      I1 => \SINE[4]_i_232_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \SINE[4]_i_233_n_0\,
      I4 => sel(5),
      I5 => \SINE[4]_i_234_n_0\,
      O => \SINE[4]_i_84_n_0\
    );
\SINE[4]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_235_n_0\,
      I1 => \SINE[4]_i_236_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \SINE[4]_i_237_n_0\,
      I4 => sel(5),
      I5 => \SINE[4]_i_238_n_0\,
      O => \SINE[4]_i_85_n_0\
    );
\SINE[4]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_243_n_0\,
      I1 => \SINE[4]_i_244_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \SINE[4]_i_245_n_0\,
      I4 => sel(5),
      I5 => \SINE[4]_i_246_n_0\,
      O => \SINE[4]_i_88_n_0\
    );
\SINE[4]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_251_n_0\,
      I1 => \SINE[4]_i_252_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \SINE[4]_i_253_n_0\,
      I4 => sel(5),
      I5 => \SINE[4]_i_236_n_0\,
      O => \SINE[4]_i_91_n_0\
    );
\SINE[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[5]_i_2_n_0\,
      I1 => \SINE[5]_i_3_n_0\,
      I2 => sel(11),
      I3 => \SINE_reg[5]_i_4_n_0\,
      I4 => sel(12),
      I5 => \SINE[5]_i_5_n_0\,
      O => p_0_out(5)
    );
\SINE[5]_i_100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[5]_i_100_n_0\
    );
\SINE[5]_i_101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001115"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[5]_i_101_n_0\
    );
\SINE[5]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C4BC3C3C3C3C3C3"
    )
        port map (
      I0 => sel(0),
      I1 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I2 => sel(4),
      I3 => sel(1),
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(3),
      O => \SINE[5]_i_105_n_0\
    );
\SINE[5]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_232_n_0\,
      I1 => \SINE[5]_i_233_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_234_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \SINE[6]_i_124_n_0\,
      O => \SINE[5]_i_106_n_0\
    );
\SINE[5]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_105_n_0\,
      I1 => \SINE[5]_i_235_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_236_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \SINE[5]_i_237_n_0\,
      O => \SINE[5]_i_107_n_0\
    );
\SINE[5]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_238_n_0\,
      I1 => \SINE[7]_i_103_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_239_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \SINE[7]_i_100_n_0\,
      O => \SINE[5]_i_108_n_0\
    );
\SINE[5]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_240_n_0\,
      I1 => \SINE[5]_i_241_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[8]_i_59_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \SINE[5]_i_242_n_0\,
      O => \SINE[5]_i_109_n_0\
    );
\SINE[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_29_n_0\,
      I1 => \SINE[5]_i_30_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE[5]_i_31_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE_reg[5]_i_32_n_0\,
      O => \SINE[5]_i_11_n_0\
    );
\SINE[5]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_150_n_0\,
      I1 => \SINE[5]_i_243_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[9]_i_43_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \SINE[10]_i_33_n_0\,
      O => \SINE[5]_i_110_n_0\
    );
\SINE[5]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_244_n_0\,
      I1 => \SINE[7]_i_103_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_245_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \SINE[9]_i_42_n_0\,
      O => \SINE[5]_i_111_n_0\
    );
\SINE[5]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC33CC33CC33C34C"
    )
        port map (
      I0 => sel(0),
      I1 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_112_n_0\
    );
\SINE[5]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999996A6A666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => sel(0),
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_113_n_0\
    );
\SINE[5]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999966669AA66666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => sel(0),
      I4 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \SINE[5]_i_114_n_0\
    );
\SINE[5]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AA6666666666675"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_115_n_0\
    );
\SINE[5]_i_116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66666599"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_116_n_0\
    );
\SINE[5]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666655999999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => sel(0),
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_117_n_0\
    );
\SINE[5]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5959999999999AAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => sel(0),
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_118_n_0\
    );
\SINE[5]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC3333CB33CCCC"
    )
        port map (
      I0 => sel(0),
      I1 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_119_n_0\
    );
\SINE[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[5]_i_33_n_0\,
      I1 => \SINE_reg[5]_i_34_n_0\,
      I2 => sel(9),
      I3 => \SINE_reg[5]_i_35_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I5 => \SINE[5]_i_36_n_0\,
      O => \SINE[5]_i_12_n_0\
    );
\SINE[5]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9966AA669A666665"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      O => \SINE[5]_i_122_n_0\
    );
\SINE[5]_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5A65"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_123_n_0\
    );
\SINE[5]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6555599999999A8A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => sel(0),
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_124_n_0\
    );
\SINE[5]_i_125\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"999AA666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_125_n_0\
    );
\SINE[5]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669965995599598A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \SINE[5]_i_128_n_0\
    );
\SINE[5]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A666A66665595519"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_129_n_0\
    );
\SINE[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_37_n_0\,
      I1 => \SINE_reg[5]_i_38_n_0\,
      I2 => sel(9),
      I3 => \SINE_reg[5]_i_39_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I5 => \SINE_reg[5]_i_40_n_0\,
      O => \SINE[5]_i_13_n_0\
    );
\SINE[5]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556A55AA55AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_130_n_0\
    );
\SINE[5]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9966AA669A66AE75"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      O => \SINE[5]_i_131_n_0\
    );
\SINE[5]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666655559599999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_132_n_0\
    );
\SINE[5]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59999998AA66AA66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_133_n_0\
    );
\SINE[5]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA66A66665597559"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_134_n_0\
    );
\SINE[5]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A5A5AAAA5A9A5A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_137_n_0\
    );
\SINE[5]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A666666555559999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_138_n_0\
    );
\SINE[5]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55999998AAA6AA66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_139_n_0\
    );
\SINE[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_41_n_0\,
      I1 => \SINE[5]_i_42_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE_reg[5]_i_43_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE[5]_i_44_n_0\,
      O => \SINE[5]_i_14_n_0\
    );
\SINE[5]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A555AAAA556A5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_140_n_0\
    );
\SINE[5]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56AA5555AAB5AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_141_n_0\
    );
\SINE[5]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A955AAAA555A5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_142_n_0\
    );
\SINE[5]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A6A5555AAA5AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_143_n_0\
    );
\SINE[5]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A955AAAA556A5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_144_n_0\
    );
\SINE[5]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5599999AAAA6AA66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_145_n_0\
    );
\SINE[5]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_262_n_0\,
      I1 => \SINE[5]_i_263_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_264_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[5]_i_265_n_0\,
      O => \SINE[5]_i_148_n_0\
    );
\SINE[5]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_266_n_0\,
      I1 => \SINE[5]_i_267_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_268_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[5]_i_269_n_0\,
      O => \SINE[5]_i_149_n_0\
    );
\SINE[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[5]_i_45_n_0\,
      I1 => \SINE[5]_i_46_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE[5]_i_47_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE_reg[5]_i_48_n_0\,
      O => \SINE[5]_i_15_n_0\
    );
\SINE[5]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_270_n_0\,
      I1 => \SINE[5]_i_271_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_141_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[5]_i_272_n_0\,
      O => \SINE[5]_i_150_n_0\
    );
\SINE[5]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_273_n_0\,
      I1 => \SINE[5]_i_274_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_275_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[5]_i_276_n_0\,
      O => \SINE[5]_i_151_n_0\
    );
\SINE[5]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99AA98E666666666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[5]_i_154_n_0\
    );
\SINE[5]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E666666665597519"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[5]_i_155_n_0\
    );
\SINE[5]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6667551999999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[5]_i_156_n_0\
    );
\SINE[5]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1999999999AE9866"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[5]_i_157_n_0\
    );
\SINE[5]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999E6669A8A6666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[5]_i_158_n_0\
    );
\SINE[5]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EA6666666666575"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[5]_i_159_n_0\
    );
\SINE[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_49_n_0\,
      I1 => \SINE[5]_i_50_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE[5]_i_51_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE_reg[5]_i_52_n_0\,
      O => \SINE[5]_i_16_n_0\
    );
\SINE[5]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AAAA5A6AD555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[5]_i_160_n_0\
    );
\SINE[5]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9998E666AAAA6755"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[5]_i_173_n_0\
    );
\SINE[5]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66751999555598AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[5]_i_174_n_0\
    );
\SINE[5]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"998A6666AAAA6755"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[5]_i_175_n_0\
    );
\SINE[5]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6675999955519AAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[5]_i_176_n_0\
    );
\SINE[5]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"998A6666AAAE6555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[5]_i_177_n_0\
    );
\SINE[5]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"998A6666AAAE6755"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[5]_i_178_n_0\
    );
\SINE[5]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66759999555598AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[5]_i_179_n_0\
    );
\SINE[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[5]_i_55_n_0\,
      I1 => \SINE[5]_i_56_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE[5]_i_57_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE_reg[5]_i_58_n_0\,
      O => \SINE[5]_i_18_n_0\
    );
\SINE[5]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99E6AA669866AA75"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      O => \SINE[5]_i_180_n_0\
    );
\SINE[5]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A655AA555A555A2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[5]_i_181_n_0\
    );
\SINE[5]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99AE8A669966AA67"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      O => \SINE[5]_i_182_n_0\
    );
\SINE[5]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666657551599999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[5]_i_183_n_0\
    );
\SINE[5]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAE6AA6665557559"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      O => \SINE[5]_i_186_n_0\
    );
\SINE[5]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55995198AAAEAA66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      O => \SINE[5]_i_187_n_0\
    );
\SINE[5]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC3C3C3B333343C3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      O => \SINE[5]_i_188_n_0\
    );
\SINE[5]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"19AA9A6699E6AA67"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      O => \SINE[5]_i_189_n_0\
    );
\SINE[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[5]_i_59_n_0\,
      I1 => \SINE_reg[5]_i_60_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE_reg[5]_i_61_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE_reg[5]_i_62_n_0\,
      O => \SINE[5]_i_19_n_0\
    );
\SINE[5]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66516799559955AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[5]_i_190_n_0\
    );
\SINE[5]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C4BC3CCCCC3B33"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[5]_i_191_n_0\
    );
\SINE[5]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6755555999AA98AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      O => \SINE[5]_i_192_n_0\
    );
\SINE[5]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AABA5A5A5D5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      O => \SINE[5]_i_193_n_0\
    );
\SINE[5]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"515959599AAA8AA6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[5]_i_194_n_0\
    );
\SINE[5]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB55AAAA555AD555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[5]_i_195_n_0\
    );
\SINE[5]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55991998AAA6AA66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[5]_i_196_n_0\
    );
\SINE[5]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA5A5A5D555525A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[5]_i_197_n_0\
    );
\SINE[5]_i_198\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[5]_i_198_n_0\
    );
\SINE[5]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8333333333333333"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[5]_i_199_n_0\
    );
\SINE[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[5]_i_63_n_0\,
      I1 => \SINE[5]_i_64_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE[5]_i_65_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE[5]_i_66_n_0\,
      O => \SINE[5]_i_20_n_0\
    );
\SINE[5]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A9A9A955555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[5]_i_200_n_0\
    );
\SINE[5]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555557A6A6A6A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \SINE[5]_i_201_n_0\
    );
\SINE[5]_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6EAA6AAAAAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => sel(4),
      O => \SINE[5]_i_202_n_0\
    );
\SINE[5]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA91959595"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => sel(4),
      O => \SINE[5]_i_203_n_0\
    );
\SINE[5]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7CCCCCCCCCCCCCCC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(4),
      O => \SINE[5]_i_204_n_0\
    );
\SINE[5]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A5A5A6AAAA5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      O => \SINE[5]_i_205_n_0\
    );
\SINE[5]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9555555555AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[5]_i_206_n_0\
    );
\SINE[5]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999995955666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      O => \SINE[5]_i_207_n_0\
    );
\SINE[5]_i_208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A595A555555A5A5A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \SINE[5]_i_208_n_0\
    );
\SINE[5]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"955555555555AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[5]_i_209_n_0\
    );
\SINE[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[5]_i_67_n_0\,
      I1 => \SINE[5]_i_68_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE[5]_i_69_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE[5]_i_70_n_0\,
      O => \SINE[5]_i_21_n_0\
    );
\SINE[5]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5AEAAAAAA5A5A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \SINE[5]_i_210_n_0\
    );
\SINE[5]_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC83333333"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \SINE[5]_i_211_n_0\
    );
\SINE[5]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999599959999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => sel(4),
      I2 => sel(3),
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \SINE[5]_i_212_n_0\
    );
\SINE[5]_i_213\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A65A5A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I2 => sel(4),
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => sel(3),
      O => \SINE[5]_i_213_n_0\
    );
\SINE[5]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666599999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(3),
      O => \SINE[5]_i_214_n_0\
    );
\SINE[5]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669995999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => sel(3),
      O => \SINE[5]_i_215_n_0\
    );
\SINE[5]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B333333333333334"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[5]_i_216_n_0\
    );
\SINE[5]_i_217\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[5]_i_217_n_0\
    );
\SINE[5]_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABA955555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[5]_i_218_n_0\
    );
\SINE[5]_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA2AAA2AAAAAAB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \SINE[5]_i_219_n_0\
    );
\SINE[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10EE10FF11EE11EE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I2 => \SINE[12]_i_7_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I4 => \SINE[11]_i_13_n_0\,
      I5 => sel(4),
      O => \SINE[5]_i_22_n_0\
    );
\SINE[5]_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAABABA9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      O => \SINE[5]_i_220_n_0\
    );
\SINE[5]_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55465466AAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      O => \SINE[5]_i_221_n_0\
    );
\SINE[5]_i_222\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      O => \SINE[5]_i_222_n_0\
    );
\SINE[5]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A4A4A6AAAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \SINE[5]_i_223_n_0\
    );
\SINE[5]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA9A9B955555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[5]_i_224_n_0\
    );
\SINE[5]_i_225\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[5]_i_225_n_0\
    );
\SINE[5]_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A5A5A4DA5A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => sel(0),
      I2 => sel(4),
      I3 => sel(1),
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(3),
      O => \SINE[5]_i_226_n_0\
    );
\SINE[5]_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E666666666666179"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => sel(4),
      I2 => sel(1),
      I3 => sel(0),
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[5]_i_227_n_0\
    );
\SINE[5]_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A4DA5A5A5A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => sel(0),
      I2 => sel(4),
      I3 => sel(1),
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(3),
      O => \SINE[5]_i_228_n_0\
    );
\SINE[5]_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AAAA6A2AD555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I2 => sel(1),
      I3 => sel(0),
      I4 => sel(4),
      I5 => sel(3),
      O => \SINE[5]_i_229_n_0\
    );
\SINE[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAAAAA50555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I1 => \SINE[9]_i_50_n_0\,
      I2 => \SINE[9]_i_54_n_0\,
      I3 => sel(4),
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[5]_i_23_n_0\
    );
\SINE[5]_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6663999999999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => sel(4),
      I2 => sel(0),
      I3 => sel(1),
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(3),
      O => \SINE[5]_i_230_n_0\
    );
\SINE[5]_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA62D5AA55AA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(4),
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(3),
      O => \SINE[5]_i_231_n_0\
    );
\SINE[5]_i_232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554AAAAAAAAD555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[5]_i_232_n_0\
    );
\SINE[5]_i_233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666662AB9999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      O => \SINE[5]_i_233_n_0\
    );
\SINE[5]_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C3C3C3C3C4CCB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      O => \SINE[5]_i_234_n_0\
    );
\SINE[5]_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"662B999999999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => sel(4),
      I2 => sel(0),
      I3 => sel(1),
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(3),
      O => \SINE[5]_i_235_n_0\
    );
\SINE[5]_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54AAAAD5AA55AA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(4),
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(3),
      O => \SINE[5]_i_236_n_0\
    );
\SINE[5]_i_237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666293999999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => sel(4),
      I2 => sel(1),
      I3 => sel(0),
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(3),
      O => \SINE[5]_i_237_n_0\
    );
\SINE[5]_i_238\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C4C3CCB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      O => \SINE[5]_i_238_n_0\
    );
\SINE[5]_i_239\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5B5A5D5555A525A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      O => \SINE[5]_i_239_n_0\
    );
\SINE[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0F0F0CFC00F0F"
    )
        port map (
      I0 => \SINE[5]_i_71_n_0\,
      I1 => \SINE[5]_i_72_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_73_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[5]_i_24_n_0\
    );
\SINE[5]_i_240\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999D666656466666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      O => \SINE[5]_i_240_n_0\
    );
\SINE[5]_i_241\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99999999D5665466"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[5]_i_241_n_0\
    );
\SINE[5]_i_242\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A2AA9B999999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \SINE[5]_i_242_n_0\
    );
\SINE[5]_i_243\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"959595D5959595D4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \SINE[5]_i_243_n_0\
    );
\SINE[5]_i_244\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666662AAAAAB9999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      O => \SINE[5]_i_244_n_0\
    );
\SINE[5]_i_245\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D95959595959594"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \SINE[5]_i_245_n_0\
    );
\SINE[5]_i_246\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999999999EA6A6A6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => sel(0),
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_246_n_0\
    );
\SINE[5]_i_247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6665559999999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_247_n_0\
    );
\SINE[5]_i_248\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666665995599"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => sel(0),
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_248_n_0\
    );
\SINE[5]_i_249\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9966A666AA666665"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      O => \SINE[5]_i_249_n_0\
    );
\SINE[5]_i_250\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA6666666655559"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_250_n_0\
    );
\SINE[5]_i_251\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999AAA66A666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_251_n_0\
    );
\SINE[5]_i_252\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669965995599599A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \SINE[5]_i_252_n_0\
    );
\SINE[5]_i_253\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA66666666655559"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_253_n_0\
    );
\SINE[5]_i_254\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A6AA669966AA65"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      O => \SINE[5]_i_254_n_0\
    );
\SINE[5]_i_255\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66996599559955AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \SINE[5]_i_255_n_0\
    );
\SINE[5]_i_256\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99AA6666AAE66555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \SINE[5]_i_256_n_0\
    );
\SINE[5]_i_257\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5559559999AA9AAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_257_n_0\
    );
\SINE[5]_i_258\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99AA9A669966AA65"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      O => \SINE[5]_i_258_n_0\
    );
\SINE[5]_i_259\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A666657555599999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_259_n_0\
    );
\SINE[5]_i_260\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A5A5AAAA5AAA5A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_260_n_0\
    );
\SINE[5]_i_261\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA66666555559999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_261_n_0\
    );
\SINE[5]_i_262\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABA5A5A555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_262_n_0\
    );
\SINE[5]_i_263\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C3333CCC34CCC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_263_n_0\
    );
\SINE[5]_i_264\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA6666555555999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_264_n_0\
    );
\SINE[5]_i_265\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5999AAA69A8A6666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \SINE[5]_i_265_n_0\
    );
\SINE[5]_i_266\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA9A6699A6AA65"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__16_n_0\,
      O => \SINE[5]_i_266_n_0\
    );
\SINE[5]_i_267\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6569595A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \SINE[5]_i_267_n_0\
    );
\SINE[5]_i_268\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"998A6666AAAA6555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \SINE[5]_i_268_n_0\
    );
\SINE[5]_i_269\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6555555999AA9AAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      O => \SINE[5]_i_269_n_0\
    );
\SINE[5]_i_270\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"554555A5A5AAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_270_n_0\
    );
\SINE[5]_i_271\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA66AA6665555559"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_271_n_0\
    );
\SINE[5]_i_272\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC3C3C3B3333C3C3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \SINE[5]_i_272_n_0\
    );
\SINE[5]_i_273\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A455AA555A555AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \SINE[5]_i_273_n_0\
    );
\SINE[5]_i_274\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999AA666AAAA6555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \SINE[5]_i_274_n_0\
    );
\SINE[5]_i_275\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"659955AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \SINE[5]_i_275_n_0\
    );
\SINE[5]_i_276\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAA666655555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      O => \SINE[5]_i_276_n_0\
    );
\SINE[5]_i_277\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25A5A5A5A5BAA25A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[5]_i_277_n_0\
    );
\SINE[5]_i_278\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA54D5AA55AA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[5]_i_278_n_0\
    );
\SINE[5]_i_279\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAE6666666675519"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[5]_i_279_n_0\
    );
\SINE[5]_i_280\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A5A5A2BA5A5A5A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[5]_i_280_n_0\
    );
\SINE[5]_i_281\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96A6666686E66666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      O => \SINE[5]_i_281_n_0\
    );
\SINE[5]_i_282\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999966669A8E6666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[5]_i_282_n_0\
    );
\SINE[5]_i_283\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999996A686E6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[5]_i_283_n_0\
    );
\SINE[5]_i_284\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5919999999999A8E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[5]_i_284_n_0\
    );
\SINE[5]_i_285\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAE66666675555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[5]_i_285_n_0\
    );
\SINE[5]_i_286\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"595959199AAE8AA6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[5]_i_286_n_0\
    );
\SINE[5]_i_287\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D55AAAA556A5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[5]_i_287_n_0\
    );
\SINE[5]_i_288\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25A5A5A2AA5ABA5A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[5]_i_288_n_0\
    );
\SINE[5]_i_289\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62AA5555AA952AAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[5]_i_289_n_0\
    );
\SINE[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_82_n_0\,
      I1 => \SINE[5]_i_83_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_84_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[5]_i_85_n_0\,
      O => \SINE[5]_i_29_n_0\
    );
\SINE[5]_i_290\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C3C333343C3C3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[5]_i_290_n_0\
    );
\SINE[5]_i_291\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99E6AA669866AA67"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      O => \SINE[5]_i_291_n_0\
    );
\SINE[5]_i_292\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6575515999999A8A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[5]_i_292_n_0\
    );
\SINE[5]_i_293\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A666E66665597519"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[5]_i_293_n_0\
    );
\SINE[5]_i_294\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999A6A69A8A6666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[5]_i_294_n_0\
    );
\SINE[5]_i_295\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC33BC333C343C4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[5]_i_295_n_0\
    );
\SINE[5]_i_296\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA666666675551"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[5]_i_296_n_0\
    );
\SINE[5]_i_297\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6575591999999A8A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[5]_i_297_n_0\
    );
\SINE[5]_i_298\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E666666665195599"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[5]_i_298_n_0\
    );
\SINE[5]_i_299\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00F8FF0F0700FF0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[5]_i_299_n_0\
    );
\SINE[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_8_n_0\,
      I1 => \SINE_reg[5]_i_9_n_0\,
      I2 => sel(10),
      I3 => \SINE_reg[5]_i_10_n_0\,
      I4 => sel(9),
      I5 => \SINE[5]_i_11_n_0\,
      O => \SINE[5]_i_3_n_0\
    );
\SINE[5]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_86_n_0\,
      I1 => \SINE[5]_i_87_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_88_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[5]_i_89_n_0\,
      O => \SINE[5]_i_30_n_0\
    );
\SINE[5]_i_300\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D56A55AA55AA2A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[5]_i_300_n_0\
    );
\SINE[5]_i_301\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665167995599558A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[5]_i_301_n_0\
    );
\SINE[5]_i_302\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5BAA25AA55AAA5D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      O => \SINE[5]_i_302_n_0\
    );
\SINE[5]_i_303\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6655661975995598"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[5]_i_303_n_0\
    );
\SINE[5]_i_304\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1999AAAE9A8A6666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \SINE[5]_i_304_n_0\
    );
\SINE[5]_i_305\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B333343C3CCC4CC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \SINE[5]_i_305_n_0\
    );
\SINE[5]_i_306\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A8A6666AAAE5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[5]_i_306_n_0\
    );
\SINE[5]_i_307\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66675999555598AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \SINE[5]_i_307_n_0\
    );
\SINE[5]_i_308\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43CCC43CC3BCCC3B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      O => \SINE[5]_i_308_n_0\
    );
\SINE[5]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_89_n_0\,
      I1 => \SINE[5]_i_88_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_90_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[5]_i_91_n_0\,
      O => \SINE[5]_i_31_n_0\
    );
\SINE[5]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0000000CFFFFFFF"
    )
        port map (
      I0 => \SINE[5]_i_100_n_0\,
      I1 => \SINE[5]_i_101_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[5]_i_36_n_0\
    );
\SINE[5]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[5]_i_102_n_0\,
      I1 => \SINE_reg[5]_i_103_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \SINE_reg[5]_i_104_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I5 => \SINE[5]_i_105_n_0\,
      O => \SINE[5]_i_37_n_0\
    );
\SINE[5]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_112_n_0\,
      I1 => \SINE[5]_i_113_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_114_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[5]_i_115_n_0\,
      O => \SINE[5]_i_41_n_0\
    );
\SINE[5]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_116_n_0\,
      I1 => \SINE[5]_i_117_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_118_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[5]_i_119_n_0\,
      O => \SINE[5]_i_42_n_0\
    );
\SINE[5]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_122_n_0\,
      I1 => \SINE[5]_i_123_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_124_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[5]_i_125_n_0\,
      O => \SINE[5]_i_44_n_0\
    );
\SINE[5]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_128_n_0\,
      I1 => \SINE[5]_i_125_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_129_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[5]_i_130_n_0\,
      O => \SINE[5]_i_46_n_0\
    );
\SINE[5]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_131_n_0\,
      I1 => \SINE[5]_i_132_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_133_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[5]_i_134_n_0\,
      O => \SINE[5]_i_47_n_0\
    );
\SINE[5]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_132_n_0\,
      I1 => \SINE[5]_i_137_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_138_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[5]_i_139_n_0\,
      O => \SINE[5]_i_49_n_0\
    );
\SINE[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_14_n_0\,
      I1 => \SINE[5]_i_15_n_0\,
      I2 => sel(10),
      I3 => \SINE[5]_i_16_n_0\,
      I4 => sel(9),
      I5 => \SINE_reg[5]_i_17_n_0\,
      O => \SINE[5]_i_5_n_0\
    );
\SINE[5]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_140_n_0\,
      I1 => \SINE[5]_i_141_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_142_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[5]_i_143_n_0\,
      O => \SINE[5]_i_50_n_0\
    );
\SINE[5]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_142_n_0\,
      I1 => \SINE[5]_i_141_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_144_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[5]_i_145_n_0\,
      O => \SINE[5]_i_51_n_0\
    );
\SINE[5]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_154_n_0\,
      I1 => \SINE[5]_i_155_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_156_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[5]_i_157_n_0\,
      O => \SINE[5]_i_56_n_0\
    );
\SINE[5]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_158_n_0\,
      I1 => \SINE[5]_i_159_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_160_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[5]_i_156_n_0\,
      O => \SINE[5]_i_57_n_0\
    );
\SINE[5]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_173_n_0\,
      I1 => \SINE[5]_i_174_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_175_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[5]_i_176_n_0\,
      O => \SINE[5]_i_64_n_0\
    );
\SINE[5]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_177_n_0\,
      I1 => \SINE[5]_i_176_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_178_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[5]_i_179_n_0\,
      O => \SINE[5]_i_65_n_0\
    );
\SINE[5]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_180_n_0\,
      I1 => \SINE[5]_i_181_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_182_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[5]_i_183_n_0\,
      O => \SINE[5]_i_66_n_0\
    );
\SINE[5]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_186_n_0\,
      I1 => \SINE[5]_i_187_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_188_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[5]_i_189_n_0\,
      O => \SINE[5]_i_68_n_0\
    );
\SINE[5]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_190_n_0\,
      I1 => \SINE[5]_i_191_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_192_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[5]_i_193_n_0\,
      O => \SINE[5]_i_69_n_0\
    );
\SINE[5]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_194_n_0\,
      I1 => \SINE[5]_i_195_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_196_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[5]_i_197_n_0\,
      O => \SINE[5]_i_70_n_0\
    );
\SINE[5]_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0111FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[5]_i_71_n_0\
    );
\SINE[5]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[5]_i_72_n_0\
    );
\SINE[5]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E00F0F0F0F0F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \SINE[5]_i_73_n_0\
    );
\SINE[5]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_146_n_0\,
      I1 => \SINE[7]_i_117_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \COS[7]_i_26_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[6]_i_184_n_0\,
      O => \SINE[5]_i_74_n_0\
    );
\SINE[5]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E05D5DE5E00808"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I1 => \SINE[13]_i_3_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I3 => \SINE[5]_i_198_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[5]_i_199_n_0\,
      O => \SINE[5]_i_75_n_0\
    );
\SINE[5]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_200_n_0\,
      I1 => \SINE[5]_i_201_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \COS[6]_i_34_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \COS[6]_i_35_n_0\,
      O => \SINE[5]_i_76_n_0\
    );
\SINE[5]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFCFCFA0AFC0C0"
    )
        port map (
      I0 => \SINE[5]_i_202_n_0\,
      I1 => \SINE[5]_i_203_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[5]_i_204_n_0\,
      O => \SINE[5]_i_77_n_0\
    );
\SINE[5]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_205_n_0\,
      I1 => \SINE[6]_i_184_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_206_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[5]_i_207_n_0\,
      O => \SINE[5]_i_78_n_0\
    );
\SINE[5]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_65_n_0\,
      I1 => \SINE[5]_i_208_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_82_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[6]_i_178_n_0\,
      O => \SINE[5]_i_79_n_0\
    );
\SINE[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \SINE[5]_i_22_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE[5]_i_23_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \SINE[5]_i_24_n_0\,
      O => \SINE[5]_i_8_n_0\
    );
\SINE[5]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_127_n_0\,
      I1 => \SINE[5]_i_209_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[7]_i_134_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[5]_i_210_n_0\,
      O => \SINE[5]_i_80_n_0\
    );
\SINE[5]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \COS[11]_i_6_n_0\,
      I1 => \SINE[9]_i_45_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[10]_i_36_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[5]_i_211_n_0\,
      O => \SINE[5]_i_81_n_0\
    );
\SINE[5]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[5]_i_82_n_0\
    );
\SINE[5]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA9999999999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \SINE[5]_i_83_n_0\
    );
\SINE[5]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A6AA5A5A5A5A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \SINE[5]_i_84_n_0\
    );
\SINE[5]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66666666A9999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[5]_i_85_n_0\
    );
\SINE[5]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666A99999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(3),
      O => \SINE[5]_i_86_n_0\
    );
\SINE[5]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I3 => sel(3),
      O => \SINE[5]_i_87_n_0\
    );
\SINE[5]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666666999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[5]_i_88_n_0\
    );
\SINE[5]_i_89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66666669"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => sel(3),
      O => \SINE[5]_i_89_n_0\
    );
\SINE[5]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA55AA55AA6A55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => sel(4),
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \SINE[5]_i_90_n_0\
    );
\SINE[5]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666699999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => sel(3),
      O => \SINE[5]_i_91_n_0\
    );
\SINE[5]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0FF0FAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_216_n_0\,
      I1 => \SINE[5]_i_217_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_100_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[5]_i_94_n_0\
    );
\SINE[5]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_218_n_0\,
      I1 => \SINE[8]_i_56_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[7]_i_109_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \SINE[5]_i_219_n_0\,
      O => \SINE[5]_i_95_n_0\
    );
\SINE[5]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA03F3FAFA03030"
    )
        port map (
      I0 => \SINE[5]_i_220_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_221_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \SINE[5]_i_222_n_0\,
      O => \SINE[5]_i_96_n_0\
    );
\SINE[5]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[9]_i_29_n_0\,
      I1 => \SINE[5]_i_223_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_224_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \SINE[6]_i_154_n_0\,
      O => \SINE[5]_i_97_n_0\
    );
\SINE[5]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044FFFFFFFA0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I1 => \SINE[8]_i_80_n_0\,
      I2 => \SINE[6]_i_78_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[5]_i_98_n_0\
    );
\SINE[5]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B38CBCB3B38C8C8"
    )
        port map (
      I0 => \SINE[6]_i_154_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I3 => \SINE[5]_i_225_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I5 => \SINE[8]_i_51_n_0\,
      O => \SINE[5]_i_99_n_0\
    );
\SINE[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_2_n_0\,
      I1 => \SINE[6]_i_3_n_0\,
      I2 => sel(11),
      I3 => \SINE[6]_i_4_n_0\,
      I4 => sel(12),
      I5 => \SINE[6]_i_5_n_0\,
      O => p_0_out(6)
    );
\SINE[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45EA45EF45EA40EA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I1 => \SINE[6]_i_32_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I5 => \SINE[6]_i_33_n_0\,
      O => \SINE[6]_i_10_n_0\
    );
\SINE[6]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FAFCFF00FA0C0"
    )
        port map (
      I0 => \SINE[6]_i_153_n_0\,
      I1 => \SINE[8]_i_49_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[6]_i_154_n_0\,
      O => \SINE[6]_i_100_n_0\
    );
\SINE[6]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC033333B38CCCC"
    )
        port map (
      I0 => \SINE[8]_i_80_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I3 => \SINE[10]_i_38_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[6]_i_101_n_0\
    );
\SINE[6]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CBC83B3BCBC83838"
    )
        port map (
      I0 => \SINE[7]_i_108_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I3 => \SINE[8]_i_89_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I5 => \SINE[7]_i_118_n_0\,
      O => \SINE[6]_i_102_n_0\
    );
\SINE[6]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      O => \SINE[6]_i_103_n_0\
    );
\SINE[6]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_155_n_0\,
      I1 => \SINE[6]_i_156_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[6]_i_145_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[6]_i_157_n_0\,
      O => \SINE[6]_i_104_n_0\
    );
\SINE[6]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_158_n_0\,
      I1 => \SINE[10]_i_36_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[6]_i_159_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \COS[6]_i_33_n_0\,
      O => \SINE[6]_i_105_n_0\
    );
\SINE[6]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_144_n_0\,
      I1 => \COS[10]_i_12_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[6]_i_65_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[10]_i_34_n_0\,
      O => \SINE[6]_i_106_n_0\
    );
\SINE[6]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_134_n_0\,
      I1 => \SINE[8]_i_86_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[10]_i_32_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[6]_i_160_n_0\,
      O => \SINE[6]_i_107_n_0\
    );
\SINE[6]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_161_n_0\,
      I1 => \SINE[6]_i_162_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[7]_i_124_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[6]_i_163_n_0\,
      O => \SINE[6]_i_108_n_0\
    );
\SINE[6]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_164_n_0\,
      I1 => \COS[10]_i_12_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[6]_i_165_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[6]_i_166_n_0\,
      O => \SINE[6]_i_109_n_0\
    );
\SINE[6]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_124_n_0\,
      I1 => \SINE[6]_i_157_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[6]_i_167_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[6]_i_65_n_0\,
      O => \SINE[6]_i_110_n_0\
    );
\SINE[6]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_168_n_0\,
      I1 => \SINE[7]_i_124_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[8]_i_75_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[6]_i_169_n_0\,
      O => \SINE[6]_i_111_n_0\
    );
\SINE[6]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_170_n_0\,
      I1 => \SINE[6]_i_165_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[6]_i_171_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[6]_i_172_n_0\,
      O => \SINE[6]_i_112_n_0\
    );
\SINE[6]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_173_n_0\,
      I1 => \SINE[6]_i_141_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[6]_i_174_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \COS[11]_i_6_n_0\,
      O => \SINE[6]_i_113_n_0\
    );
\SINE[6]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_175_n_0\,
      I1 => \SINE[6]_i_141_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[6]_i_174_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[7]_i_134_n_0\,
      O => \SINE[6]_i_114_n_0\
    );
\SINE[6]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \COS[10]_i_12_n_0\,
      I1 => \SINE[8]_i_86_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[6]_i_176_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \COS[11]_i_6_n_0\,
      O => \SINE[6]_i_115_n_0\
    );
\SINE[6]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_177_n_0\,
      I1 => \SINE[7]_i_134_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[6]_i_178_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[8]_i_86_n_0\,
      O => \SINE[6]_i_116_n_0\
    );
\SINE[6]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_179_n_0\,
      I1 => \COS[9]_i_18_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[6]_i_180_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[6]_i_145_n_0\,
      O => \SINE[6]_i_117_n_0\
    );
\SINE[6]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_161_n_0\,
      I1 => \SINE[6]_i_181_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[6]_i_141_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[6]_i_182_n_0\,
      O => \SINE[6]_i_118_n_0\
    );
\SINE[6]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \COS[9]_i_18_n_0\,
      I1 => \SINE[6]_i_183_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[6]_i_184_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[6]_i_185_n_0\,
      O => \SINE[6]_i_119_n_0\
    );
\SINE[6]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D95959556664666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \SINE[6]_i_120_n_0\
    );
\SINE[6]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"662AAAAB99999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[6]_i_121_n_0\
    );
\SINE[6]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A5A5A5B555555A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[6]_i_122_n_0\
    );
\SINE[6]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666AAAAB9999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[6]_i_123_n_0\
    );
\SINE[6]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF7FFF0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[6]_i_124_n_0\
    );
\SINE[6]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6662AAAB99999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[6]_i_125_n_0\
    );
\SINE[6]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D55555555A6A6A6A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[6]_i_126_n_0\
    );
\SINE[6]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70F0F0F0F00F8F0F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[6]_i_127_n_0\
    );
\SINE[6]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66666AAA6666A9B9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      O => \SINE[6]_i_128_n_0\
    );
\SINE[6]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C3C3B3333C343C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      O => \SINE[6]_i_129_n_0\
    );
\SINE[6]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A5A5A595555552"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[6]_i_130_n_0\
    );
\SINE[6]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F00F8F0F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[6]_i_131_n_0\
    );
\SINE[6]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333333333C4CCCCC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[6]_i_132_n_0\
    );
\SINE[6]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999D55555666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[6]_i_133_n_0\
    );
\SINE[6]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666AAAA6666A9B9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      O => \SINE[6]_i_134_n_0\
    );
\SINE[6]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99999999D5555646"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[6]_i_135_n_0\
    );
\SINE[6]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666AAAA6662A999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      O => \SINE[6]_i_136_n_0\
    );
\SINE[6]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D55555555A4A6A6A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[6]_i_137_n_0\
    );
\SINE[6]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999D959599959594"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \SINE[6]_i_138_n_0\
    );
\SINE[6]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A5A4AAAAAAD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \SINE[6]_i_139_n_0\
    );
\SINE[6]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A2AAAAAAAAAA9B9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      O => \SINE[6]_i_140_n_0\
    );
\SINE[6]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55545656AAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[6]_i_141_n_0\
    );
\SINE[6]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAA9A9A9B9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[6]_i_142_n_0\
    );
\SINE[6]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B333333333343C3C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[6]_i_143_n_0\
    );
\SINE[6]_i_144\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[6]_i_144_n_0\
    );
\SINE[6]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \SINE[6]_i_145_n_0\
    );
\SINE[6]_i_146\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[6]_i_146_n_0\
    );
\SINE[6]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA9A9A999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[6]_i_147_n_0\
    );
\SINE[6]_i_148\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA9995"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[6]_i_148_n_0\
    );
\SINE[6]_i_149\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"34CCCCCC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[6]_i_149_n_0\
    );
\SINE[6]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33333334CCCCCCCC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[6]_i_150_n_0\
    );
\SINE[6]_i_151\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF070F0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \SINE[6]_i_151_n_0\
    );
\SINE[6]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555665466"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[6]_i_152_n_0\
    );
\SINE[6]_i_153\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[6]_i_153_n_0\
    );
\SINE[6]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555662A62AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[6]_i_154_n_0\
    );
\SINE[6]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9595955595959556"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \SINE[6]_i_155_n_0\
    );
\SINE[6]_i_156\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[6]_i_156_n_0\
    );
\SINE[6]_i_157\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9995555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[6]_i_157_n_0\
    );
\SINE[6]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6AAA6AAA6AA9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \SINE[6]_i_158_n_0\
    );
\SINE[6]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA95959555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[6]_i_159_n_0\
    );
\SINE[6]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A6AAAAAAAAAAAAD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \SINE[6]_i_160_n_0\
    );
\SINE[6]_i_161\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \SINE[6]_i_161_n_0\
    );
\SINE[6]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666AAAA626AA999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      O => \SINE[6]_i_162_n_0\
    );
\SINE[6]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9995959595959596"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \SINE[6]_i_163_n_0\
    );
\SINE[6]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A5A5B555555552"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[6]_i_164_n_0\
    );
\SINE[6]_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \SINE[6]_i_165_n_0\
    );
\SINE[6]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9595955556664666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \SINE[6]_i_166_n_0\
    );
\SINE[6]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA6AAAA9999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[6]_i_167_n_0\
    );
\SINE[6]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66AAAAAAAAA99999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \SINE[6]_i_168_n_0\
    );
\SINE[6]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666AAAAAAAA99999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \SINE[6]_i_169_n_0\
    );
\SINE[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB000008F80FFFF"
    )
        port map (
      I0 => \SINE[7]_i_39_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => \SINE[6]_i_46_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[6]_i_17_n_0\
    );
\SINE[6]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66AAAAA999999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => sel(0),
      I3 => sel(1),
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[6]_i_170_n_0\
    );
\SINE[6]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555666656466666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => sel(1),
      I3 => sel(0),
      I4 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      O => \SINE[6]_i_171_n_0\
    );
\SINE[6]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9995959599959596"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => sel(1),
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => sel(0),
      O => \SINE[6]_i_172_n_0\
    );
\SINE[6]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A6AAAAAAAAA5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[6]_i_173_n_0\
    );
\SINE[6]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95555555555AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[6]_i_174_n_0\
    );
\SINE[6]_i_175\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[6]_i_175_n_0\
    );
\SINE[6]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555666666666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[6]_i_176_n_0\
    );
\SINE[6]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5B5A555555A5A5A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \SINE[6]_i_177_n_0\
    );
\SINE[6]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666AAAA999999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[6]_i_178_n_0\
    );
\SINE[6]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999959599959596"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \SINE[6]_i_179_n_0\
    );
\SINE[6]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666AAAA6666A999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      O => \SINE[6]_i_180_n_0\
    );
\SINE[6]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66AA66AAA9999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[6]_i_181_n_0\
    );
\SINE[6]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33333343C3C3C3C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[6]_i_182_n_0\
    );
\SINE[6]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66666AAA6666A999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => sel(0),
      I4 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      O => \SINE[6]_i_183_n_0\
    );
\SINE[6]_i_184\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55556AAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[6]_i_184_n_0\
    );
\SINE[6]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999555665666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[6]_i_185_n_0\
    );
\SINE[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[6]_i_6_n_0\,
      I1 => \SINE_reg[6]_i_7_n_0\,
      I2 => sel(10),
      I3 => \SINE[6]_i_8_n_0\,
      I4 => sel(9),
      I5 => \SINE_reg[6]_i_9_n_0\,
      O => \SINE[6]_i_2_n_0\
    );
\SINE[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_63_n_0\,
      I1 => \COS[11]_i_6_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[6]_i_64_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[6]_i_65_n_0\,
      O => \SINE[6]_i_26_n_0\
    );
\SINE[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_66_n_0\,
      I1 => \SINE[11]_i_11_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[9]_i_48_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[6]_i_67_n_0\,
      O => \SINE[6]_i_27_n_0\
    );
\SINE[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_68_n_0\,
      I1 => \SINE[6]_i_69_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[11]_i_12_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[6]_i_70_n_0\,
      O => \SINE[6]_i_28_n_0\
    );
\SINE[6]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_71_n_0\,
      I1 => \SINE[6]_i_72_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[9]_i_46_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[6]_i_73_n_0\,
      O => \SINE[6]_i_29_n_0\
    );
\SINE[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_10_n_0\,
      I1 => \SINE_reg[6]_i_11_n_0\,
      I2 => sel(10),
      I3 => \SINE_reg[6]_i_12_n_0\,
      I4 => sel(9),
      I5 => \SINE_reg[6]_i_13_n_0\,
      O => \SINE[6]_i_3_n_0\
    );
\SINE[6]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44555555FAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I1 => \SINE[11]_i_14_n_0\,
      I2 => \SINE[10]_i_30_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__16_n_0\,
      O => \SINE[6]_i_32_n_0\
    );
\SINE[6]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00000003FFFFFF"
    )
        port map (
      I0 => \SINE[6]_i_78_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__16_n_0\,
      O => \SINE[6]_i_33_n_0\
    );
\SINE[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[6]_i_14_n_0\,
      I1 => \SINE_reg[6]_i_15_n_0\,
      I2 => sel(10),
      I3 => \SINE_reg[6]_i_16_n_0\,
      I4 => sel(9),
      I5 => \SINE[6]_i_17_n_0\,
      O => \SINE[6]_i_4_n_0\
    );
\SINE[6]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEE00000050FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I1 => \SINE[6]_i_103_n_0\,
      I2 => \SINE[7]_i_71_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[6]_i_46_n_0\
    );
\SINE[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[6]_i_18_n_0\,
      I1 => \SINE_reg[6]_i_19_n_0\,
      I2 => sel(10),
      I3 => \SINE_reg[6]_i_20_n_0\,
      I4 => sel(9),
      I5 => \SINE_reg[6]_i_21_n_0\,
      O => \SINE[6]_i_5_n_0\
    );
\SINE[6]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_120_n_0\,
      I1 => \SINE[7]_i_134_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[6]_i_121_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \COS[6]_i_33_n_0\,
      O => \SINE[6]_i_55_n_0\
    );
\SINE[6]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_122_n_0\,
      I1 => \SINE[7]_i_105_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[6]_i_123_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[6]_i_124_n_0\,
      O => \SINE[6]_i_56_n_0\
    );
\SINE[6]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_82_n_0\,
      I1 => \SINE[6]_i_125_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \COS[6]_i_33_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[6]_i_126_n_0\,
      O => \SINE[6]_i_57_n_0\
    );
\SINE[6]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_127_n_0\,
      I1 => \SINE[6]_i_128_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[7]_i_103_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[6]_i_129_n_0\,
      O => \SINE[6]_i_58_n_0\
    );
\SINE[6]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[10]_i_33_n_0\,
      I1 => \SINE[6]_i_130_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[6]_i_131_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[9]_i_48_n_0\,
      O => \SINE[6]_i_59_n_0\
    );
\SINE[6]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_132_n_0\,
      I1 => \SINE[6]_i_133_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[7]_i_105_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[6]_i_134_n_0\,
      O => \SINE[6]_i_60_n_0\
    );
\SINE[6]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[10]_i_33_n_0\,
      I1 => \SINE[6]_i_135_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[7]_i_105_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[6]_i_136_n_0\,
      O => \SINE[6]_i_61_n_0\
    );
\SINE[6]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_137_n_0\,
      I1 => \SINE[6]_i_138_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[6]_i_131_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[6]_i_139_n_0\,
      O => \SINE[6]_i_62_n_0\
    );
\SINE[6]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B33333333C3C3C4C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \SINE[6]_i_63_n_0\
    );
\SINE[6]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66AA62AAA999B999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[6]_i_64_n_0\
    );
\SINE[6]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[6]_i_65_n_0\
    );
\SINE[6]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99999D9555555646"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      O => \SINE[6]_i_66_n_0\
    );
\SINE[6]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95D5555555552AAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[6]_i_67_n_0\
    );
\SINE[6]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAB55555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[6]_i_68_n_0\
    );
\SINE[6]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C3C4CCCCCCCCB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \SINE[6]_i_69_n_0\
    );
\SINE[6]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABA9A955555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[6]_i_70_n_0\
    );
\SINE[6]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AAAAAA6AAAAAD5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      O => \SINE[6]_i_71_n_0\
    );
\SINE[6]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F0F70F0F0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[6]_i_72_n_0\
    );
\SINE[6]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666AAAA6A2AA9B9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      O => \SINE[6]_i_73_n_0\
    );
\SINE[6]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_140_n_0\,
      I1 => \SINE[8]_i_76_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[12]_i_8_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[7]_i_103_n_0\,
      O => \SINE[6]_i_74_n_0\
    );
\SINE[6]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[11]_i_12_n_0\,
      I1 => \SINE[7]_i_100_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[8]_i_86_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[7]_i_110_n_0\,
      O => \SINE[6]_i_75_n_0\
    );
\SINE[6]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[11]_i_11_n_0\,
      I1 => \SINE[6]_i_141_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[7]_i_110_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[6]_i_142_n_0\,
      O => \SINE[6]_i_76_n_0\
    );
\SINE[6]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_114_n_0\,
      I1 => \SINE[8]_i_59_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[8]_i_88_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[6]_i_143_n_0\,
      O => \SINE[6]_i_77_n_0\
    );
\SINE[6]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      O => \SINE[6]_i_78_n_0\
    );
\SINE[6]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \SINE[8]_i_21_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I2 => \SINE[7]_i_66_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[6]_i_79_n_0\
    );
\SINE[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_26_n_0\,
      I1 => \SINE[6]_i_27_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE[6]_i_28_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I5 => \SINE[6]_i_29_n_0\,
      O => \SINE[6]_i_8_n_0\
    );
\SINE[6]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9875986499669966"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I2 => \SINE[12]_i_7_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I4 => \SINE[10]_i_31_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      O => \SINE[6]_i_80_n_0\
    );
\SINE[6]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA00F0FCFC0F0F0"
    )
        port map (
      I0 => \SINE[7]_i_119_n_0\,
      I1 => \SINE[5]_i_71_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[6]_i_144_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[6]_i_81_n_0\
    );
\SINE[6]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044FFFFFFFA0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I1 => \SINE[11]_i_13_n_0\,
      I2 => \SINE[10]_i_30_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[6]_i_82_n_0\
    );
\SINE[6]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \COS[6]_i_35_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \COS[10]_i_8_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[7]_i_130_n_0\,
      O => \SINE[6]_i_83_n_0\
    );
\SINE[6]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I1 => \COS[10]_i_8_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \COS[5]_i_46_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \COS[7]_i_26_n_0\,
      O => \SINE[6]_i_84_n_0\
    );
\SINE[6]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \SINE[7]_i_132_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[7]_i_134_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[6]_i_144_n_0\,
      O => \SINE[6]_i_85_n_0\
    );
\SINE[6]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3B08F8FB3B08C8C"
    )
        port map (
      I0 => \COS[11]_i_6_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I3 => \SINE[7]_i_115_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I5 => \SINE[7]_i_116_n_0\,
      O => \SINE[6]_i_86_n_0\
    );
\SINE[6]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[9]_i_57_n_0\,
      I1 => \SINE[7]_i_66_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \COS[9]_i_18_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[6]_i_145_n_0\,
      O => \SINE[6]_i_87_n_0\
    );
\SINE[6]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_146_n_0\,
      I1 => \SINE[9]_i_55_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[8]_i_53_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[7]_i_117_n_0\,
      O => \SINE[6]_i_88_n_0\
    );
\SINE[6]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_147_n_0\,
      I1 => \COS[8]_i_18_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[9]_i_47_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \COS[6]_i_35_n_0\,
      O => \SINE[6]_i_89_n_0\
    );
\SINE[6]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_82_n_0\,
      I1 => \SINE[7]_i_124_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[6]_i_148_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[10]_i_36_n_0\,
      O => \SINE[6]_i_90_n_0\
    );
\SINE[6]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_81_n_0\,
      I1 => \SINE[8]_i_56_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[9]_i_46_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[6]_i_124_n_0\,
      O => \SINE[6]_i_91_n_0\
    );
\SINE[6]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_55_n_0\,
      I1 => \SINE[7]_i_120_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[9]_i_44_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[6]_i_149_n_0\,
      O => \SINE[6]_i_92_n_0\
    );
\SINE[6]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_109_n_0\,
      I1 => \SINE[8]_i_58_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[8]_i_55_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[7]_i_120_n_0\,
      O => \SINE[6]_i_93_n_0\
    );
\SINE[6]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_59_n_0\,
      I1 => \COS[5]_i_37_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[7]_i_108_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[8]_i_88_n_0\,
      O => \SINE[6]_i_94_n_0\
    );
\SINE[6]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFFFCFA0AFF0C0"
    )
        port map (
      I0 => \SINE[6]_i_150_n_0\,
      I1 => \SINE[7]_i_83_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[10]_i_33_n_0\,
      O => \SINE[6]_i_95_n_0\
    );
\SINE[6]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFC0C0AFA0CFCF"
    )
        port map (
      I0 => \SINE[7]_i_109_n_0\,
      I1 => \SINE[7]_i_103_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[7]_i_83_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[6]_i_96_n_0\
    );
\SINE[6]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_151_n_0\,
      I1 => \SINE[7]_i_113_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[9]_i_28_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[6]_i_97_n_0\
    );
\SINE[6]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[12]_i_8_n_0\,
      I1 => \SINE[6]_i_152_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[7]_i_112_n_0\,
      O => \SINE[6]_i_98_n_0\
    );
\SINE[6]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAAAAA50555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I1 => \SINE[8]_i_48_n_0\,
      I2 => \SINE[7]_i_71_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[6]_i_99_n_0\
    );
\SINE[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_2_n_0\,
      I1 => \SINE_reg[7]_i_3_n_0\,
      I2 => sel(11),
      I3 => \SINE[7]_i_4_n_0\,
      I4 => sel(12),
      I5 => \SINE[7]_i_5_n_0\,
      O => p_0_out(7)
    );
\SINE[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[7]_i_28_n_0\,
      I1 => \SINE[7]_i_29_n_0\,
      I2 => sel(9),
      I3 => \SINE_reg[7]_i_30_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I5 => \SINE_reg[7]_i_31_n_0\,
      O => \SINE[7]_i_10_n_0\
    );
\SINE[7]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00008000FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \SINE[7]_i_100_n_0\
    );
\SINE[7]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[7]_i_101_n_0\
    );
\SINE[7]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999955555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \SINE[7]_i_102_n_0\
    );
\SINE[7]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555554AAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[7]_i_103_n_0\
    );
\SINE[7]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCCCCCCB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[7]_i_104_n_0\
    );
\SINE[7]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCC333B333"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[7]_i_105_n_0\
    );
\SINE[7]_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[7]_i_106_n_0\
    );
\SINE[7]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAABA9A9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[7]_i_107_n_0\
    );
\SINE[7]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB99999955555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \SINE[7]_i_108_n_0\
    );
\SINE[7]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999D959555555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[7]_i_109_n_0\
    );
\SINE[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3732FFFF37320000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \SINE[7]_i_32_n_0\,
      I4 => sel(9),
      I5 => \SINE_reg[7]_i_33_n_0\,
      O => \SINE[7]_i_11_n_0\
    );
\SINE[7]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C3C3B333333333"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[7]_i_110_n_0\
    );
\SINE[7]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF00FF7F00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \SINE[7]_i_111_n_0\
    );
\SINE[7]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B555555555555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[7]_i_112_n_0\
    );
\SINE[7]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAB5555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[7]_i_113_n_0\
    );
\SINE[7]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333333333C3C3C4C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \SINE[7]_i_114_n_0\
    );
\SINE[7]_i_115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[7]_i_115_n_0\
    );
\SINE[7]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[7]_i_116_n_0\
    );
\SINE[7]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555665666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[7]_i_117_n_0\
    );
\SINE[7]_i_118\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[7]_i_118_n_0\
    );
\SINE[7]_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[7]_i_119_n_0\
    );
\SINE[7]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C4CCCCCCCCCCCCC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[7]_i_120_n_0\
    );
\SINE[7]_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[7]_i_121_n_0\
    );
\SINE[7]_i_122\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[7]_i_122_n_0\
    );
\SINE[7]_i_123\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99955555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[7]_i_123_n_0\
    );
\SINE[7]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555566AA6AAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[7]_i_124_n_0\
    );
\SINE[7]_i_125\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[7]_i_125_n_0\
    );
\SINE[7]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333333333334"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \SINE[7]_i_126_n_0\
    );
\SINE[7]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56666666AAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \SINE[7]_i_127_n_0\
    );
\SINE[7]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9595955555555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[7]_i_128_n_0\
    );
\SINE[7]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[7]_i_129_n_0\
    );
\SINE[7]_i_130\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5666AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[7]_i_130_n_0\
    );
\SINE[7]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66AA6AAAAAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[7]_i_131_n_0\
    );
\SINE[7]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[7]_i_132_n_0\
    );
\SINE[7]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A4A6A6AAAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \SINE[7]_i_133_n_0\
    );
\SINE[7]_i_134\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[7]_i_134_n_0\
    );
\SINE[7]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3666666666666666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \SINE[7]_i_135_n_0\
    );
\SINE[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BBBBBBB88888"
    )
        port map (
      I0 => \SINE[7]_i_38_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[7]_i_39_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[7]_i_14_n_0\
    );
\SINE[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000BFFF"
    )
        port map (
      I0 => \SINE[8]_i_31_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[7]_i_15_n_0\
    );
\SINE[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[7]_i_6_n_0\,
      I1 => \SINE_reg[7]_i_7_n_0\,
      I2 => sel(10),
      I3 => \SINE_reg[7]_i_8_n_0\,
      I4 => sel(9),
      I5 => \SINE_reg[7]_i_9_n_0\,
      O => \SINE[7]_i_2_n_0\
    );
\SINE[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F0F8380F0CCB0B"
    )
        port map (
      I0 => \SINE[7]_i_66_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \COS[10]_i_8_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[7]_i_29_n_0\
    );
\SINE[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44555555FAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I1 => \SINE[7]_i_71_n_0\,
      I2 => \SINE[10]_i_20_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[7]_i_32_n_0\
    );
\SINE[7]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33333838CFCCCBCB"
    )
        port map (
      I0 => \SINE[7]_i_82_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[7]_i_83_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[7]_i_38_n_0\
    );
\SINE[7]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F4F4A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I1 => \SINE[9]_i_54_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I3 => \SINE[9]_i_50_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      O => \SINE[7]_i_39_n_0\
    );
\SINE[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[7]_i_12_n_0\,
      I1 => \SINE_reg[7]_i_13_n_0\,
      I2 => sel(10),
      I3 => \SINE[7]_i_14_n_0\,
      I4 => sel(9),
      I5 => \SINE[7]_i_15_n_0\,
      O => \SINE[7]_i_4_n_0\
    );
\SINE[7]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_76_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[8]_i_55_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \COS[6]_i_33_n_0\,
      O => \SINE[7]_i_48_n_0\
    );
\SINE[7]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \SINE[8]_i_21_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I2 => \SINE[9]_i_45_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I4 => \SINE[7]_i_100_n_0\,
      O => \SINE[7]_i_49_n_0\
    );
\SINE[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[7]_i_16_n_0\,
      I1 => \SINE_reg[7]_i_17_n_0\,
      I2 => sel(10),
      I3 => \SINE_reg[7]_i_18_n_0\,
      I4 => sel(9),
      I5 => \SINE_reg[7]_i_19_n_0\,
      O => \SINE[7]_i_5_n_0\
    );
\SINE[7]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \SINE[8]_i_58_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[9]_i_46_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[10]_i_35_n_0\,
      O => \SINE[7]_i_50_n_0\
    );
\SINE[7]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_101_n_0\,
      I1 => \SINE[7]_i_102_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[7]_i_103_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[8]_i_73_n_0\,
      O => \SINE[7]_i_51_n_0\
    );
\SINE[7]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFCFCFA0AFC0C0"
    )
        port map (
      I0 => \SINE[10]_i_33_n_0\,
      I1 => \SINE[7]_i_104_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[9]_i_48_n_0\,
      O => \SINE[7]_i_52_n_0\
    );
\SINE[7]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0CFAFCFA0C0"
    )
        port map (
      I0 => \SINE[7]_i_105_n_0\,
      I1 => \SINE[9]_i_55_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I5 => \SINE[7]_i_106_n_0\,
      O => \SINE[7]_i_53_n_0\
    );
\SINE[7]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFCFCFA0AFC0C0"
    )
        port map (
      I0 => \SINE[10]_i_33_n_0\,
      I1 => \SINE[7]_i_107_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[8]_i_88_n_0\,
      O => \SINE[7]_i_54_n_0\
    );
\SINE[7]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA00FCFAFA000C0"
    )
        port map (
      I0 => \SINE[12]_i_8_n_0\,
      I1 => \SINE[5]_i_100_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[7]_i_108_n_0\,
      O => \SINE[7]_i_55_n_0\
    );
\SINE[7]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \COS[10]_i_8_n_0\,
      I1 => \SINE[6]_i_72_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[7]_i_109_n_0\,
      O => \SINE[7]_i_56_n_0\
    );
\SINE[7]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCBBBB33008888"
    )
        port map (
      I0 => \SINE[7]_i_110_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I2 => \SINE[9]_i_40_n_0\,
      I3 => \SINE[9]_i_41_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      O => \SINE[7]_i_57_n_0\
    );
\SINE[7]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_77_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[10]_i_34_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[7]_i_111_n_0\,
      O => \SINE[7]_i_58_n_0\
    );
\SINE[7]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B833B8CCB800B8FF"
    )
        port map (
      I0 => \SINE[9]_i_42_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I2 => \SINE[8]_i_58_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[7]_i_59_n_0\
    );
\SINE[7]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_112_n_0\,
      I1 => \SINE[8]_i_76_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[7]_i_113_n_0\,
      O => \SINE[7]_i_60_n_0\
    );
\SINE[7]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B8CC"
    )
        port map (
      I0 => \SINE[12]_i_8_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I2 => \SINE[8]_i_86_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[7]_i_61_n_0\
    );
\SINE[7]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CBCBC8CB38383838"
    )
        port map (
      I0 => \SINE[6]_i_70_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I4 => \SINE[12]_i_7_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      O => \SINE[7]_i_62_n_0\
    );
\SINE[7]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_114_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[8]_i_81_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[9]_i_28_n_0\,
      O => \SINE[7]_i_63_n_0\
    );
\SINE[7]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44555555FAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I1 => \SINE[8]_i_80_n_0\,
      I2 => \SINE[6]_i_103_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[7]_i_64_n_0\
    );
\SINE[7]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8383BFBC8080"
    )
        port map (
      I0 => \SINE[11]_i_15_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I3 => \SINE[7]_i_115_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I5 => \SINE[7]_i_116_n_0\,
      O => \SINE[7]_i_65_n_0\
    );
\SINE[7]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556666666A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \SINE[7]_i_66_n_0\
    );
\SINE[7]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8CCB833"
    )
        port map (
      I0 => \SINE[7]_i_117_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I2 => \SINE[9]_i_47_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      O => \SINE[7]_i_67_n_0\
    );
\SINE[7]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8CCCCBB883333"
    )
        port map (
      I0 => \COS[5]_i_46_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I2 => \SINE[9]_i_49_n_0\,
      I3 => \SINE[9]_i_40_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[7]_i_68_n_0\
    );
\SINE[7]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BCCCC88B83333"
    )
        port map (
      I0 => \SINE[10]_i_36_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I2 => \SINE[11]_i_13_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[7]_i_69_n_0\
    );
\SINE[7]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8CCCC888B3333"
    )
        port map (
      I0 => \COS[6]_i_35_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I2 => \SINE[10]_i_20_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      O => \SINE[7]_i_70_n_0\
    );
\SINE[7]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      O => \SINE[7]_i_71_n_0\
    );
\SINE[7]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50F0F0EFE00F0F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I1 => \SINE[7]_i_118_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \SINE[8]_i_21_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[7]_i_72_n_0\
    );
\SINE[7]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAAAAA50555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I1 => \SINE[7]_i_119_n_0\,
      I2 => \SINE[5]_i_71_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[7]_i_73_n_0\
    );
\SINE[7]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B3BC8C83B38CBCB"
    )
        port map (
      I0 => \SINE[8]_i_56_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I3 => \SINE[8]_i_87_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[7]_i_74_n_0\
    );
\SINE[7]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B38CBCB3B38C8C8"
    )
        port map (
      I0 => \SINE[7]_i_120_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I3 => \SINE[8]_i_91_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I5 => \SINE[10]_i_21_n_0\,
      O => \SINE[7]_i_75_n_0\
    );
\SINE[7]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B38CFC33B38CCC0"
    )
        port map (
      I0 => \SINE[10]_i_21_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I3 => \SINE[10]_i_22_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I5 => \SINE[7]_i_121_n_0\,
      O => \SINE[7]_i_76_n_0\
    );
\SINE[7]_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3CBB3C88"
    )
        port map (
      I0 => \COS[5]_i_37_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I4 => \SINE[8]_i_81_n_0\,
      O => \SINE[7]_i_77_n_0\
    );
\SINE[7]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0FF0FAFC0F000"
    )
        port map (
      I0 => \SINE[7]_i_122_n_0\,
      I1 => \SINE[5]_i_72_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \SINE[11]_i_11_n_0\,
      O => \SINE[7]_i_78_n_0\
    );
\SINE[7]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEE00000050FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I1 => \SINE[10]_i_31_n_0\,
      I2 => \SINE[12]_i_7_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[7]_i_79_n_0\
    );
\SINE[7]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA00F0FCFC0F0F0"
    )
        port map (
      I0 => \SINE[8]_i_84_n_0\,
      I1 => \SINE[7]_i_106_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[9]_i_28_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[7]_i_80_n_0\
    );
\SINE[7]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011FFFFFFFA0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I1 => \SINE[10]_i_20_n_0\,
      I2 => \SINE[6]_i_78_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[7]_i_81_n_0\
    );
\SINE[7]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4A2AAAAAAAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[7]_i_82_n_0\
    );
\SINE[7]_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[7]_i_83_n_0\
    );
\SINE[7]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => \SINE[7]_i_123_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I3 => \SINE[8]_i_79_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I5 => \COS[12]_i_3_n_0\,
      O => \SINE[7]_i_84_n_0\
    );
\SINE[7]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA00F0FCFC0F0F0"
    )
        port map (
      I0 => \SINE[5]_i_100_n_0\,
      I1 => \SINE[7]_i_83_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[7]_i_124_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[7]_i_85_n_0\
    );
\SINE[7]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CBC83B3BCBC83838"
    )
        port map (
      I0 => \COS[10]_i_12_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I3 => \SINE[8]_i_83_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I5 => \SINE[8]_i_84_n_0\,
      O => \SINE[7]_i_86_n_0\
    );
\SINE[7]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_125_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[10]_i_32_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \SINE[7]_i_126_n_0\,
      O => \SINE[7]_i_87_n_0\
    );
\SINE[7]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50AFCFCF50AFC0C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I1 => \SINE[9]_i_47_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \SINE[7]_i_127_n_0\,
      O => \SINE[7]_i_88_n_0\
    );
\SINE[7]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_81_n_0\,
      I1 => \SINE[10]_i_35_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \SINE[7]_i_128_n_0\,
      O => \SINE[7]_i_89_n_0\
    );
\SINE[7]_i_90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \COS[12]_i_3_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I2 => \SINE[10]_i_36_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[7]_i_90_n_0\
    );
\SINE[7]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66D922D9B2DDB244"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I2 => \SINE[7]_i_71_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I4 => \SINE[6]_i_78_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      O => \SINE[7]_i_91_n_0\
    );
\SINE[7]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_66_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[7]_i_129_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \SINE[7]_i_130_n_0\,
      O => \SINE[7]_i_92_n_0\
    );
\SINE[7]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F903F3F9F903030"
    )
        port map (
      I0 => \SINE[8]_i_79_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[7]_i_131_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \COS[11]_i_6_n_0\,
      O => \SINE[7]_i_93_n_0\
    );
\SINE[7]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60CFCF6F60C0C0"
    )
        port map (
      I0 => \SINE[8]_i_79_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[7]_i_128_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \SINE[7]_i_125_n_0\,
      O => \SINE[7]_i_94_n_0\
    );
\SINE[7]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA03F3FAFA03030"
    )
        port map (
      I0 => \COS[10]_i_12_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[7]_i_132_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \COS[11]_i_6_n_0\,
      O => \SINE[7]_i_95_n_0\
    );
\SINE[7]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_133_n_0\,
      I1 => \SINE[7]_i_134_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[7]_i_66_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      O => \SINE[7]_i_96_n_0\
    );
\SINE[7]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0C0C0AFA0CFCF"
    )
        port map (
      I0 => \SINE[8]_i_75_n_0\,
      I1 => \SINE[9]_i_56_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[9]_i_47_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      O => \SINE[7]_i_97_n_0\
    );
\SINE[7]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60FFFF6F600000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I3 => \SINE[9]_i_57_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I5 => \SINE[7]_i_135_n_0\,
      O => \SINE[7]_i_98_n_0\
    );
\SINE[7]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \COS[9]_i_18_n_0\,
      I1 => \SINE[9]_i_55_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \SINE[10]_i_32_n_0\,
      O => \SINE[7]_i_99_n_0\
    );
\SINE[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[8]_i_2_n_0\,
      I1 => \SINE[8]_i_3_n_0\,
      I2 => sel(11),
      I3 => \SINE[8]_i_4_n_0\,
      I4 => sel(12),
      I5 => \SINE_reg[8]_i_5_n_0\,
      O => p_0_out(8)
    );
\SINE[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B38CCCCCBC83333"
    )
        port map (
      I0 => \SINE[8]_i_30_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => sel(6),
      I3 => \SINE[8]_i_31_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[8]_i_13_n_0\
    );
\SINE[8]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[8]_i_36_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I2 => \SINE[8]_i_37_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I4 => \SINE[8]_i_38_n_0\,
      O => \SINE[8]_i_16_n_0\
    );
\SINE[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_39_n_0\,
      I1 => \SINE[8]_i_40_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE[10]_i_14_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I5 => \COS[6]_i_16_n_0\,
      O => \SINE[8]_i_17_n_0\
    );
\SINE[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_41_n_0\,
      I1 => \SINE[8]_i_42_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE[8]_i_43_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I5 => \SINE[8]_i_44_n_0\,
      O => \SINE[8]_i_18_n_0\
    );
\SINE[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_45_n_0\,
      I1 => \SINE[8]_i_46_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE[9]_i_30_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I5 => \SINE[8]_i_47_n_0\,
      O => \SINE[8]_i_19_n_0\
    );
\SINE[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11FFFFFFF0000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \SINE[8]_i_48_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[8]_i_20_n_0\
    );
\SINE[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE00000001FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      O => \SINE[8]_i_21_n_0\
    );
\SINE[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"989899117766E6E6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I1 => sel(6),
      I2 => \SINE[8]_i_49_n_0\,
      I3 => \SINE[8]_i_50_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[8]_i_22_n_0\
    );
\SINE[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010FFFFFFEE0000"
    )
        port map (
      I0 => sel(6),
      I1 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I2 => \SINE[8]_i_51_n_0\,
      I3 => \SINE[8]_i_52_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[8]_i_23_n_0\
    );
\SINE[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CBC8C3C33B383C3C"
    )
        port map (
      I0 => \SINE[8]_i_53_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I2 => sel(6),
      I3 => \SINE[9]_i_56_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      O => \SINE[8]_i_24_n_0\
    );
\SINE[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CBC8CBCB3B383838"
    )
        port map (
      I0 => \SINE[8]_i_54_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I2 => sel(6),
      I3 => \SINE[9]_i_55_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      O => \SINE[8]_i_25_n_0\
    );
\SINE[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CBC833333B38CCCC"
    )
        port map (
      I0 => \SINE[8]_i_55_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I3 => \SINE[8]_i_56_n_0\,
      I4 => sel(6),
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[8]_i_26_n_0\
    );
\SINE[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CBC833333B38CCCC"
    )
        port map (
      I0 => \SINE[8]_i_57_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I3 => \SINE[8]_i_58_n_0\,
      I4 => sel(6),
      I5 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      O => \SINE[8]_i_27_n_0\
    );
\SINE[8]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA4555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I1 => \SINE[8]_i_59_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I3 => sel(6),
      I4 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      O => \SINE[8]_i_28_n_0\
    );
\SINE[8]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C083833F3CBCBC"
    )
        port map (
      I0 => \SINE[8]_i_60_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I2 => sel(6),
      I3 => \SINE[9]_i_28_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[8]_i_29_n_0\
    );
\SINE[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \SINE[8]_i_8_n_0\,
      I2 => sel(10),
      I3 => \SINE_reg[8]_i_9_n_0\,
      I4 => sel(9),
      I5 => \SINE_reg[8]_i_10_n_0\,
      O => \SINE[8]_i_3_n_0\
    );
\SINE[8]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4A4A4A5A5A5A5A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I1 => \SINE[11]_i_14_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => \SINE[10]_i_31_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      O => \SINE[8]_i_30_n_0\
    );
\SINE[8]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0E5E0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I1 => \SINE[10]_i_30_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I3 => \SINE[11]_i_14_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      O => \SINE[8]_i_31_n_0\
    );
\SINE[8]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_61_n_0\,
      I1 => \SINE[8]_i_62_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE[8]_i_63_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I5 => \SINE[8]_i_64_n_0\,
      O => \SINE[8]_i_32_n_0\
    );
\SINE[8]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_65_n_0\,
      I1 => \COS[9]_i_15_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE[8]_i_66_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I5 => \SINE[8]_i_67_n_0\,
      O => \SINE[8]_i_33_n_0\
    );
\SINE[8]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \SINE[8]_i_68_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \SINE[8]_i_69_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I4 => \SINE[8]_i_43_n_0\,
      O => \SINE[8]_i_34_n_0\
    );
\SINE[8]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \SINE[8]_i_70_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \SINE[9]_i_31_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I4 => \SINE[8]_i_71_n_0\,
      O => \SINE[8]_i_35_n_0\
    );
\SINE[8]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0FF0FAFC0F000"
    )
        port map (
      I0 => \SINE[8]_i_72_n_0\,
      I1 => \SINE[9]_i_49_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \SINE[8]_i_73_n_0\,
      O => \SINE[8]_i_36_n_0\
    );
\SINE[8]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11011111EEEEEEEE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I3 => \SINE[8]_i_74_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \SINE[8]_i_37_n_0\
    );
\SINE[8]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCCB3B333308C8C"
    )
        port map (
      I0 => \SINE[8]_i_75_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I3 => \SINE[8]_i_76_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[8]_i_38_n_0\
    );
\SINE[8]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAAAAAA50555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I1 => \SINE[11]_i_13_n_0\,
      I2 => \SINE[11]_i_14_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \SINE[8]_i_39_n_0\
    );
\SINE[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0C0C0AFA0CFCF"
    )
        port map (
      I0 => \SINE_reg[8]_i_11_n_0\,
      I1 => \SINE_reg[8]_i_12_n_0\,
      I2 => sel(10),
      I3 => \SINE[8]_i_13_n_0\,
      I4 => sel(9),
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[8]_i_4_n_0\
    );
\SINE[8]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8080BFBC8383"
    )
        port map (
      I0 => \SINE[8]_i_77_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I3 => \SINE[8]_i_78_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I5 => \SINE[8]_i_79_n_0\,
      O => \SINE[8]_i_40_n_0\
    );
\SINE[8]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00000010FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \SINE[8]_i_80_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \SINE[8]_i_41_n_0\
    );
\SINE[8]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \SINE[10]_i_33_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I4 => \SINE[8]_i_81_n_0\,
      O => \SINE[8]_i_42_n_0\
    );
\SINE[8]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044FFFFFFFA0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I1 => \SINE[8]_i_82_n_0\,
      I2 => \SINE[8]_i_48_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \SINE[8]_i_43_n_0\
    );
\SINE[8]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8380BFBF8380BCBC"
    )
        port map (
      I0 => \SINE[11]_i_11_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I3 => \SINE[8]_i_83_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I5 => \SINE[8]_i_84_n_0\,
      O => \SINE[8]_i_44_n_0\
    );
\SINE[8]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5EEAAAA00505555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I1 => \SINE[10]_i_31_n_0\,
      I2 => \SINE[12]_i_7_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \SINE[8]_i_45_n_0\
    );
\SINE[8]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0AFCF0FF0A0C0"
    )
        port map (
      I0 => \SINE[10]_i_21_n_0\,
      I1 => \SINE[10]_i_22_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \COS[10]_i_12_n_0\,
      O => \SINE[8]_i_46_n_0\
    );
\SINE[8]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B3F8B0C"
    )
        port map (
      I0 => \SINE[9]_i_43_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I4 => \COS[6]_i_33_n_0\,
      O => \SINE[8]_i_47_n_0\
    );
\SINE[8]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      O => \SINE[8]_i_48_n_0\
    );
\SINE[8]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5777FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[8]_i_49_n_0\
    );
\SINE[8]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8880000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[8]_i_50_n_0\
    );
\SINE[8]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[8]_i_51_n_0\
    );
\SINE[8]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[8]_i_52_n_0\
    );
\SINE[8]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[8]_i_53_n_0\
    );
\SINE[8]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA800000057FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      O => \SINE[8]_i_54_n_0\
    );
\SINE[8]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C333B33333333333"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[8]_i_55_n_0\
    );
\SINE[8]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54666666AAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[8]_i_56_n_0\
    );
\SINE[8]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A9B955555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[8]_i_57_n_0\
    );
\SINE[8]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66AA62AAAAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[8]_i_58_n_0\
    );
\SINE[8]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCB33333333"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[8]_i_59_n_0\
    );
\SINE[8]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA9A9A9B9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[8]_i_60_n_0\
    );
\SINE[8]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D02F0FFFD02F00F0"
    )
        port map (
      I0 => \SINE[11]_i_13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[9]_i_45_n_0\,
      O => \SINE[8]_i_61_n_0\
    );
\SINE[8]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEE00000050FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I1 => \SINE[8]_i_85_n_0\,
      I2 => \SINE[9]_i_51_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \SINE[8]_i_62_n_0\
    );
\SINE[8]_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8CCB833"
    )
        port map (
      I0 => \SINE[8]_i_86_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I2 => \SINE[9]_i_47_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      O => \SINE[8]_i_63_n_0\
    );
\SINE[8]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4455FFFFFAAA0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I1 => \SINE[8]_i_80_n_0\,
      I2 => \SINE[6]_i_103_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \SINE[8]_i_64_n_0\
    );
\SINE[8]_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B3F8B0C"
    )
        port map (
      I0 => \COS[10]_i_12_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I4 => \SINE[11]_i_15_n_0\,
      O => \SINE[8]_i_65_n_0\
    );
\SINE[8]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0FF0F1FE0F000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \COS[11]_i_6_n_0\,
      O => \SINE[8]_i_66_n_0\
    );
\SINE[8]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44555555FAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I1 => \SINE[12]_i_7_n_0\,
      I2 => \SINE[8]_i_87_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \SINE[8]_i_67_n_0\
    );
\SINE[8]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00B0B0FFF08F8F"
    )
        port map (
      I0 => \SINE[8]_i_86_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => \COS[12]_i_3_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[8]_i_68_n_0\
    );
\SINE[8]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8383BFBC8080"
    )
        port map (
      I0 => \SINE[8]_i_88_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I3 => \SINE[10]_i_22_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I5 => \SINE[8]_i_89_n_0\,
      O => \SINE[8]_i_69_n_0\
    );
\SINE[8]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCCB3B333308C8C"
    )
        port map (
      I0 => \SINE[10]_i_32_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I3 => \SINE[10]_i_35_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[8]_i_70_n_0\
    );
\SINE[8]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0FFFFAFC00000"
    )
        port map (
      I0 => \SINE[8]_i_90_n_0\,
      I1 => \SINE[8]_i_91_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I5 => \COS[12]_i_3_n_0\,
      O => \SINE[8]_i_71_n_0\
    );
\SINE[8]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005557"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \SINE[8]_i_72_n_0\
    );
\SINE[8]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCC3CBC3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[8]_i_73_n_0\
    );
\SINE[8]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I2 => sel(3),
      O => \SINE[8]_i_74_n_0\
    );
\SINE[8]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A99955555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[8]_i_75_n_0\
    );
\SINE[8]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555554666666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[8]_i_76_n_0\
    );
\SINE[8]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555545656"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[8]_i_77_n_0\
    );
\SINE[8]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[8]_i_78_n_0\
    );
\SINE[8]_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[8]_i_79_n_0\
    );
\SINE[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B383C3CCBC8C3C3"
    )
        port map (
      I0 => \SINE[8]_i_20_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => \SINE[8]_i_21_n_0\,
      I4 => sel(6),
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[8]_i_8_n_0\
    );
\SINE[8]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      O => \SINE[8]_i_80_n_0\
    );
\SINE[8]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999D55555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \SINE[8]_i_81_n_0\
    );
\SINE[8]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      O => \SINE[8]_i_82_n_0\
    );
\SINE[8]_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1115FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[8]_i_83_n_0\
    );
\SINE[8]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[8]_i_84_n_0\
    );
\SINE[8]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => sel(3),
      O => \SINE[8]_i_85_n_0\
    );
\SINE[8]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55665666AAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[8]_i_86_n_0\
    );
\SINE[8]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \SINE[8]_i_87_n_0\
    );
\SINE[8]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66666662AAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[8]_i_88_n_0\
    );
\SINE[8]_i_89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[8]_i_89_n_0\
    );
\SINE[8]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[8]_i_90_n_0\
    );
\SINE[8]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[8]_i_91_n_0\
    );
\SINE[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[9]_i_2_n_0\,
      I1 => \SINE_reg[9]_i_3_n_0\,
      I2 => sel(11),
      I3 => \SINE[9]_i_4_n_0\,
      I4 => sel(12),
      I5 => \SINE[9]_i_5_n_0\,
      O => p_0_out(9)
    );
\SINE[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B383C3CCBC8C3C3"
    )
        port map (
      I0 => \SINE[9]_i_26_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \SINE[9]_i_27_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \SINE[9]_i_10_n_0\
    );
\SINE[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011FFFFFEEE0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I2 => \SINE[9]_i_28_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[9]_i_11_n_0\
    );
\SINE[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00000010FFFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I2 => \SINE[9]_i_29_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \SINE[9]_i_12_n_0\
    );
\SINE[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[9]_i_30_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE[9]_i_31_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I5 => \SINE[9]_i_32_n_0\,
      O => \SINE[9]_i_13_n_0\
    );
\SINE[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCCB3B333308C8C"
    )
        port map (
      I0 => \COS[12]_i_3_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I3 => \SINE[9]_i_33_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[9]_i_14_n_0\
    );
\SINE[9]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SINE[9]_i_34_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I2 => \SINE[9]_i_35_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I4 => \COS[11]_i_5_n_0\,
      O => \SINE[9]_i_15_n_0\
    );
\SINE[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAAAAA50555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I1 => \SINE[9]_i_38_n_0\,
      I2 => \SINE[9]_i_39_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \SINE[9]_i_17_n_0\
    );
\SINE[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4455FFFFFAAA0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I1 => \SINE[9]_i_40_n_0\,
      I2 => \SINE[9]_i_41_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \SINE[9]_i_18_n_0\
    );
\SINE[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80038000BFFCBFFC"
    )
        port map (
      I0 => \SINE[9]_i_42_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I4 => \SINE[13]_i_3_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[9]_i_19_n_0\
    );
\SINE[9]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA1055"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I2 => \SINE[9]_i_43_n_0\,
      I3 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[9]_i_20_n_0\
    );
\SINE[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBCCCCC03003333"
    )
        port map (
      I0 => \SINE[13]_i_3_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I3 => \SINE[9]_i_44_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \SINE[9]_i_21_n_0\
    );
\SINE[9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BC83FC33BC83CC0"
    )
        port map (
      I0 => \SINE[9]_i_45_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \SINE[9]_i_46_n_0\,
      O => \SINE[9]_i_22_n_0\
    );
\SINE[9]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C03F83BFC03F80BC"
    )
        port map (
      I0 => \SINE[9]_i_47_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \SINE[9]_i_48_n_0\,
      O => \SINE[9]_i_23_n_0\
    );
\SINE[9]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4455FFFFFAAA0000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I1 => \SINE[9]_i_40_n_0\,
      I2 => \SINE[9]_i_49_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[9]_i_24_n_0\
    );
\SINE[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => sel(3),
      I1 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[9]_i_25_n_0\
    );
\SINE[9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15FF15AA55AA55AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I4 => \SINE[9]_i_50_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      O => \SINE[9]_i_26_n_0\
    );
\SINE[9]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E5E0A5A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I1 => \SINE[10]_i_39_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I3 => \SINE[9]_i_51_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      O => \SINE[9]_i_27_n_0\
    );
\SINE[9]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333333343C3C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[9]_i_28_n_0\
    );
\SINE[9]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BD55555555555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[9]_i_29_n_0\
    );
\SINE[9]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44555555FAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I1 => \SINE[9]_i_52_n_0\,
      I2 => \SINE[9]_i_53_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \SINE[9]_i_30_n_0\
    );
\SINE[9]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0000000CFFFFFF"
    )
        port map (
      I0 => \SINE[10]_i_38_n_0\,
      I1 => \SINE[10]_i_37_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \SINE[9]_i_31_n_0\
    );
\SINE[9]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF10EE11EE11EE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I2 => \SINE[10]_i_40_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I4 => \SINE[10]_i_39_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      O => \SINE[9]_i_32_n_0\
    );
\SINE[9]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F4A5A5A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I1 => \SINE[11]_i_14_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I3 => \SINE[9]_i_50_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \SINE[9]_i_33_n_0\
    );
\SINE[9]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0000000CFFFFFF"
    )
        port map (
      I0 => \SINE[10]_i_30_n_0\,
      I1 => \SINE[9]_i_54_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \SINE[9]_i_34_n_0\
    );
\SINE[9]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44555555FAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I1 => \SINE[11]_i_14_n_0\,
      I2 => \SINE[9]_i_50_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \SINE[9]_i_35_n_0\
    );
\SINE[9]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FFEA00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I1 => \SINE[9]_i_55_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      O => \SINE[9]_i_36_n_0\
    );
\SINE[9]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBCCCCC83803333"
    )
        port map (
      I0 => \SINE[9]_i_56_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I3 => \SINE[9]_i_57_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      O => \SINE[9]_i_37_n_0\
    );
\SINE[9]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel(3),
      I1 => sel(1),
      I2 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep_n_0\,
      O => \SINE[9]_i_38_n_0\
    );
\SINE[9]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000111"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I1 => sel(3),
      I2 => sel(0),
      I3 => sel(1),
      I4 => \ACCUMULATOR_reg[22]_rep_n_0\,
      O => \SINE[9]_i_39_n_0\
    );
\SINE[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0C0C0AFA0CFCF"
    )
        port map (
      I0 => \SINE[9]_i_10_n_0\,
      I1 => \SINE[9]_i_11_n_0\,
      I2 => sel(10),
      I3 => \SINE[9]_i_12_n_0\,
      I4 => sel(9),
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[9]_i_4_n_0\
    );
\SINE[9]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0057"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[9]_i_40_n_0\
    );
\SINE[9]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC888"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[9]_i_41_n_0\
    );
\SINE[9]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCC3C3C3B3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[9]_i_42_n_0\
    );
\SINE[9]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAB999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \SINE[9]_i_43_n_0\
    );
\SINE[9]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"959595D555555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[9]_i_44_n_0\
    );
\SINE[9]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666AAAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \SINE[9]_i_45_n_0\
    );
\SINE[9]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F08F0F0F0F0F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[9]_i_46_n_0\
    );
\SINE[9]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA9A9A9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[9]_i_47_n_0\
    );
\SINE[9]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33343C3CCCCCCCCC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \SINE[9]_i_48_n_0\
    );
\SINE[9]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[9]_i_49_n_0\
    );
\SINE[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[9]_i_13_n_0\,
      I1 => \SINE[9]_i_14_n_0\,
      I2 => sel(10),
      I3 => \SINE[9]_i_15_n_0\,
      I4 => sel(9),
      I5 => \SINE_reg[9]_i_16_n_0\,
      O => \SINE[9]_i_5_n_0\
    );
\SINE[9]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C800"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \SINE[9]_i_50_n_0\
    );
\SINE[9]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => sel(3),
      O => \SINE[9]_i_51_n_0\
    );
\SINE[9]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I3 => sel(3),
      O => \SINE[9]_i_52_n_0\
    );
\SINE[9]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => sel(3),
      O => \SINE[9]_i_53_n_0\
    );
\SINE[9]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \SINE[9]_i_54_n_0\
    );
\SINE[9]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555565656"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[9]_i_55_n_0\
    );
\SINE[9]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"556A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \SINE[9]_i_56_n_0\
    );
\SINE[9]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA9999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \SINE[9]_i_57_n_0\
    );
\SINE[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[9]_i_17_n_0\,
      I1 => \SINE[9]_i_18_n_0\,
      I2 => sel(9),
      I3 => \SINE[9]_i_19_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I5 => \SINE[9]_i_20_n_0\,
      O => \SINE[9]_i_6_n_0\
    );
\SINE[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[9]_i_21_n_0\,
      I1 => \SINE[9]_i_22_n_0\,
      I2 => sel(9),
      I3 => \SINE[10]_i_17_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I5 => \SINE[9]_i_23_n_0\,
      O => \SINE[9]_i_7_n_0\
    );
\SINE[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \COS[10]_i_4_n_0\,
      I1 => sel(9),
      I2 => \SINE[9]_i_24_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I4 => \SINE[10]_i_9_n_0\,
      O => \SINE[9]_i_8_n_0\
    );
\SINE[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000101FFFEFEFE"
    )
        port map (
      I0 => sel(9),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \SINE[9]_i_25_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \SINE[9]_i_9_n_0\
    );
\SINE_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => p_0_out(0),
      Q => SINE_WAVE(0)
    );
\SINE_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_32_n_0\,
      I1 => \SINE[0]_i_33_n_0\,
      O => \SINE_reg[0]_i_10_n_0\,
      S => sel(9)
    );
\SINE_reg[0]_i_100\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_230_n_0\,
      I1 => \SINE_reg[0]_i_231_n_0\,
      O => \SINE_reg[0]_i_100_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_101\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_232_n_0\,
      I1 => \SINE_reg[0]_i_233_n_0\,
      O => \SINE_reg[0]_i_101_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_102\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_234_n_0\,
      I1 => \SINE_reg[0]_i_235_n_0\,
      O => \SINE_reg[0]_i_102_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_104\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_240_n_0\,
      I1 => \SINE_reg[0]_i_241_n_0\,
      O => \SINE_reg[0]_i_104_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_105\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_242_n_0\,
      I1 => \SINE_reg[0]_i_243_n_0\,
      O => \SINE_reg[0]_i_105_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_106\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_244_n_0\,
      I1 => \SINE_reg[0]_i_245_n_0\,
      O => \SINE_reg[0]_i_106_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_109\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_251_n_0\,
      I1 => \SINE_reg[0]_i_252_n_0\,
      O => \SINE_reg[0]_i_109_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_34_n_0\,
      I1 => \SINE[0]_i_35_n_0\,
      O => \SINE_reg[0]_i_11_n_0\,
      S => sel(9)
    );
\SINE_reg[0]_i_110\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_253_n_0\,
      I1 => \SINE_reg[0]_i_254_n_0\,
      O => \SINE_reg[0]_i_110_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_111\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_255_n_0\,
      I1 => \SINE_reg[0]_i_256_n_0\,
      O => \SINE_reg[0]_i_111_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_112\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_257_n_0\,
      I1 => \SINE_reg[0]_i_258_n_0\,
      O => \SINE_reg[0]_i_112_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_114\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_261_n_0\,
      I1 => \SINE_reg[0]_i_262_n_0\,
      O => \SINE_reg[0]_i_114_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_117\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_269_n_0\,
      I1 => \SINE_reg[0]_i_270_n_0\,
      O => \SINE_reg[0]_i_117_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_118\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_271_n_0\,
      I1 => \SINE_reg[0]_i_272_n_0\,
      O => \SINE_reg[0]_i_118_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_119\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_273_n_0\,
      I1 => \SINE_reg[0]_i_274_n_0\,
      O => \SINE_reg[0]_i_119_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_36_n_0\,
      I1 => \SINE[0]_i_37_n_0\,
      O => \SINE_reg[0]_i_12_n_0\,
      S => sel(9)
    );
\SINE_reg[0]_i_120\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_275_n_0\,
      I1 => \SINE_reg[0]_i_276_n_0\,
      O => \SINE_reg[0]_i_120_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_121\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_277_n_0\,
      I1 => \SINE_reg[0]_i_278_n_0\,
      O => \SINE_reg[0]_i_121_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_122\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_279_n_0\,
      I1 => \SINE_reg[0]_i_280_n_0\,
      O => \SINE_reg[0]_i_122_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_123\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_281_n_0\,
      I1 => \SINE_reg[0]_i_282_n_0\,
      O => \SINE_reg[0]_i_123_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_125\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_287_n_0\,
      I1 => \SINE_reg[0]_i_288_n_0\,
      O => \SINE_reg[0]_i_125_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_38_n_0\,
      I1 => \SINE[0]_i_39_n_0\,
      O => \SINE_reg[0]_i_13_n_0\,
      S => sel(9)
    );
\SINE_reg[0]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_40_n_0\,
      I1 => \SINE[0]_i_41_n_0\,
      O => \SINE_reg[0]_i_14_n_0\,
      S => sel(9)
    );
\SINE_reg[0]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_42_n_0\,
      I1 => \SINE[0]_i_43_n_0\,
      O => \SINE_reg[0]_i_15_n_0\,
      S => sel(9)
    );
\SINE_reg[0]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_48_n_0\,
      I1 => \SINE_reg[0]_i_49_n_0\,
      O => \SINE_reg[0]_i_17_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_50_n_0\,
      I1 => \SINE_reg[0]_i_51_n_0\,
      O => \SINE_reg[0]_i_18_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_182\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_289_n_0\,
      I1 => \SINE[0]_i_290_n_0\,
      O => \SINE_reg[0]_i_182_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_183\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_291_n_0\,
      I1 => \SINE[0]_i_292_n_0\,
      O => \SINE_reg[0]_i_183_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_188\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_293_n_0\,
      I1 => \SINE[0]_i_294_n_0\,
      O => \SINE_reg[0]_i_188_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_189\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_295_n_0\,
      I1 => \SINE[0]_i_296_n_0\,
      O => \SINE_reg[0]_i_189_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_52_n_0\,
      I1 => \SINE_reg[0]_i_53_n_0\,
      O => \SINE_reg[0]_i_19_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_190\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_297_n_0\,
      I1 => \SINE[0]_i_298_n_0\,
      O => \SINE_reg[0]_i_190_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_191\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_299_n_0\,
      I1 => \SINE[0]_i_300_n_0\,
      O => \SINE_reg[0]_i_191_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_192\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_301_n_0\,
      I1 => \SINE[0]_i_302_n_0\,
      O => \SINE_reg[0]_i_192_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_193\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_303_n_0\,
      I1 => \SINE[0]_i_304_n_0\,
      O => \SINE_reg[0]_i_193_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_197\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_305_n_0\,
      I1 => \SINE[0]_i_306_n_0\,
      O => \SINE_reg[0]_i_197_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_198\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_307_n_0\,
      I1 => \SINE[0]_i_308_n_0\,
      O => \SINE_reg[0]_i_198_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_199\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_309_n_0\,
      I1 => \SINE[0]_i_310_n_0\,
      O => \SINE_reg[0]_i_199_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_54_n_0\,
      I1 => \SINE_reg[0]_i_55_n_0\,
      O => \SINE_reg[0]_i_20_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_200\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_311_n_0\,
      I1 => \SINE[0]_i_312_n_0\,
      O => \SINE_reg[0]_i_200_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_201\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_313_n_0\,
      I1 => \SINE[0]_i_314_n_0\,
      O => \SINE_reg[0]_i_201_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_202\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_315_n_0\,
      I1 => \SINE[0]_i_316_n_0\,
      O => \SINE_reg[0]_i_202_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_206\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_317_n_0\,
      I1 => \SINE[0]_i_318_n_0\,
      O => \SINE_reg[0]_i_206_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_207\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_319_n_0\,
      I1 => \SINE[0]_i_320_n_0\,
      O => \SINE_reg[0]_i_207_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_56_n_0\,
      I1 => \SINE_reg[0]_i_57_n_0\,
      O => \SINE_reg[0]_i_21_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_211\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_321_n_0\,
      I1 => \SINE[0]_i_322_n_0\,
      O => \SINE_reg[0]_i_211_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_212\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_323_n_0\,
      I1 => \SINE[0]_i_324_n_0\,
      O => \SINE_reg[0]_i_212_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_213\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_325_n_0\,
      I1 => \SINE[0]_i_326_n_0\,
      O => \SINE_reg[0]_i_213_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_214\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_327_n_0\,
      I1 => \SINE[0]_i_328_n_0\,
      O => \SINE_reg[0]_i_214_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_215\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_329_n_0\,
      I1 => \SINE[0]_i_330_n_0\,
      O => \SINE_reg[0]_i_215_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_216\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_331_n_0\,
      I1 => \SINE[0]_i_332_n_0\,
      O => \SINE_reg[0]_i_216_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_217\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_333_n_0\,
      I1 => \SINE[0]_i_334_n_0\,
      O => \SINE_reg[0]_i_217_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_218\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_335_n_0\,
      I1 => \SINE[0]_i_336_n_0\,
      O => \SINE_reg[0]_i_218_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_219\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_337_n_0\,
      I1 => \SINE[0]_i_338_n_0\,
      O => \SINE_reg[0]_i_219_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_220\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_339_n_0\,
      I1 => \SINE[0]_i_340_n_0\,
      O => \SINE_reg[0]_i_220_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_221\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_341_n_0\,
      I1 => \SINE[0]_i_342_n_0\,
      O => \SINE_reg[0]_i_221_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_222\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_343_n_0\,
      I1 => \SINE[0]_i_344_n_0\,
      O => \SINE_reg[0]_i_222_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_225\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_345_n_0\,
      I1 => \SINE[0]_i_346_n_0\,
      O => \SINE_reg[0]_i_225_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_226\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_347_n_0\,
      I1 => \SINE[0]_i_348_n_0\,
      O => \SINE_reg[0]_i_226_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_60_n_0\,
      I1 => \SINE_reg[0]_i_61_n_0\,
      O => \SINE_reg[0]_i_23_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_230\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_349_n_0\,
      I1 => \SINE[0]_i_350_n_0\,
      O => \SINE_reg[0]_i_230_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_231\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_351_n_0\,
      I1 => \SINE[0]_i_352_n_0\,
      O => \SINE_reg[0]_i_231_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_232\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_353_n_0\,
      I1 => \SINE[0]_i_354_n_0\,
      O => \SINE_reg[0]_i_232_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_233\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_355_n_0\,
      I1 => \SINE[0]_i_356_n_0\,
      O => \SINE_reg[0]_i_233_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_234\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_357_n_0\,
      I1 => \SINE[0]_i_358_n_0\,
      O => \SINE_reg[0]_i_234_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_235\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_359_n_0\,
      I1 => \SINE[0]_i_360_n_0\,
      O => \SINE_reg[0]_i_235_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_62_n_0\,
      I1 => \SINE_reg[0]_i_63_n_0\,
      O => \SINE_reg[0]_i_24_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_240\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_361_n_0\,
      I1 => \SINE[0]_i_362_n_0\,
      O => \SINE_reg[0]_i_240_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_241\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_363_n_0\,
      I1 => \SINE[0]_i_364_n_0\,
      O => \SINE_reg[0]_i_241_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_242\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_365_n_0\,
      I1 => \SINE[0]_i_366_n_0\,
      O => \SINE_reg[0]_i_242_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_243\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_367_n_0\,
      I1 => \SINE[0]_i_368_n_0\,
      O => \SINE_reg[0]_i_243_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_244\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_369_n_0\,
      I1 => \SINE[0]_i_370_n_0\,
      O => \SINE_reg[0]_i_244_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_245\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_371_n_0\,
      I1 => \SINE[0]_i_372_n_0\,
      O => \SINE_reg[0]_i_245_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_64_n_0\,
      I1 => \SINE_reg[0]_i_65_n_0\,
      O => \SINE_reg[0]_i_25_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_251\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_373_n_0\,
      I1 => \SINE[0]_i_374_n_0\,
      O => \SINE_reg[0]_i_251_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_252\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_375_n_0\,
      I1 => \SINE[0]_i_376_n_0\,
      O => \SINE_reg[0]_i_252_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_253\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_377_n_0\,
      I1 => \SINE[0]_i_378_n_0\,
      O => \SINE_reg[0]_i_253_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_254\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_379_n_0\,
      I1 => \SINE[0]_i_380_n_0\,
      O => \SINE_reg[0]_i_254_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_255\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_381_n_0\,
      I1 => \SINE[0]_i_382_n_0\,
      O => \SINE_reg[0]_i_255_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_256\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_383_n_0\,
      I1 => \SINE[0]_i_384_n_0\,
      O => \SINE_reg[0]_i_256_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_257\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_385_n_0\,
      I1 => \SINE[0]_i_386_n_0\,
      O => \SINE_reg[0]_i_257_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_258\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_387_n_0\,
      I1 => \SINE[0]_i_388_n_0\,
      O => \SINE_reg[0]_i_258_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_66_n_0\,
      I1 => \SINE_reg[0]_i_67_n_0\,
      O => \SINE_reg[0]_i_26_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_261\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_389_n_0\,
      I1 => \SINE[0]_i_390_n_0\,
      O => \SINE_reg[0]_i_261_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_262\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_391_n_0\,
      I1 => \SINE[0]_i_392_n_0\,
      O => \SINE_reg[0]_i_262_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_269\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_393_n_0\,
      I1 => \SINE[0]_i_394_n_0\,
      O => \SINE_reg[0]_i_269_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_68_n_0\,
      I1 => \SINE_reg[0]_i_69_n_0\,
      O => \SINE_reg[0]_i_27_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_270\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_395_n_0\,
      I1 => \SINE[0]_i_396_n_0\,
      O => \SINE_reg[0]_i_270_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_271\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_397_n_0\,
      I1 => \SINE[0]_i_398_n_0\,
      O => \SINE_reg[0]_i_271_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_272\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_399_n_0\,
      I1 => \SINE[0]_i_400_n_0\,
      O => \SINE_reg[0]_i_272_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_273\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_401_n_0\,
      I1 => \SINE[0]_i_402_n_0\,
      O => \SINE_reg[0]_i_273_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_274\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_403_n_0\,
      I1 => \SINE[0]_i_404_n_0\,
      O => \SINE_reg[0]_i_274_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_275\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_405_n_0\,
      I1 => \SINE[0]_i_406_n_0\,
      O => \SINE_reg[0]_i_275_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_276\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_407_n_0\,
      I1 => \SINE[0]_i_408_n_0\,
      O => \SINE_reg[0]_i_276_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_277\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_409_n_0\,
      I1 => \SINE[0]_i_410_n_0\,
      O => \SINE_reg[0]_i_277_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_278\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_411_n_0\,
      I1 => \SINE[0]_i_412_n_0\,
      O => \SINE_reg[0]_i_278_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_279\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_413_n_0\,
      I1 => \SINE[0]_i_414_n_0\,
      O => \SINE_reg[0]_i_279_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_70_n_0\,
      I1 => \SINE_reg[0]_i_71_n_0\,
      O => \SINE_reg[0]_i_28_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_280\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_415_n_0\,
      I1 => \SINE[0]_i_416_n_0\,
      O => \SINE_reg[0]_i_280_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_281\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_417_n_0\,
      I1 => \SINE[0]_i_418_n_0\,
      O => \SINE_reg[0]_i_281_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_282\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_419_n_0\,
      I1 => \SINE[0]_i_420_n_0\,
      O => \SINE_reg[0]_i_282_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_287\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_421_n_0\,
      I1 => \SINE[0]_i_422_n_0\,
      O => \SINE_reg[0]_i_287_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_288\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_423_n_0\,
      I1 => \SINE[0]_i_424_n_0\,
      O => \SINE_reg[0]_i_288_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_72_n_0\,
      I1 => \SINE_reg[0]_i_73_n_0\,
      O => \SINE_reg[0]_i_29_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_10_n_0\,
      I1 => \SINE_reg[0]_i_11_n_0\,
      O => \SINE_reg[0]_i_3_n_0\,
      S => sel(10)
    );
\SINE_reg[0]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_74_n_0\,
      I1 => \SINE_reg[0]_i_75_n_0\,
      O => \SINE_reg[0]_i_30_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_76_n_0\,
      I1 => \SINE_reg[0]_i_77_n_0\,
      O => \SINE_reg[0]_i_31_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_12_n_0\,
      I1 => \SINE_reg[0]_i_13_n_0\,
      O => \SINE_reg[0]_i_4_n_0\,
      S => sel(10)
    );
\SINE_reg[0]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_126_n_0\,
      I1 => \SINE[0]_i_127_n_0\,
      O => \SINE_reg[0]_i_48_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_128_n_0\,
      I1 => \SINE[0]_i_129_n_0\,
      O => \SINE_reg[0]_i_49_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_14_n_0\,
      I1 => \SINE_reg[0]_i_15_n_0\,
      O => \SINE_reg[0]_i_5_n_0\,
      S => sel(10)
    );
\SINE_reg[0]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_130_n_0\,
      I1 => \SINE[0]_i_131_n_0\,
      O => \SINE_reg[0]_i_50_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_132_n_0\,
      I1 => \SINE[0]_i_133_n_0\,
      O => \SINE_reg[0]_i_51_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_134_n_0\,
      I1 => \SINE[0]_i_135_n_0\,
      O => \SINE_reg[0]_i_52_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_136_n_0\,
      I1 => \SINE[0]_i_137_n_0\,
      O => \SINE_reg[0]_i_53_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_138_n_0\,
      I1 => \SINE[0]_i_139_n_0\,
      O => \SINE_reg[0]_i_54_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_140_n_0\,
      I1 => \SINE[0]_i_141_n_0\,
      O => \SINE_reg[0]_i_55_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_142_n_0\,
      I1 => \SINE[0]_i_143_n_0\,
      O => \SINE_reg[0]_i_56_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_144_n_0\,
      I1 => \SINE[0]_i_145_n_0\,
      O => \SINE_reg[0]_i_57_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_146_n_0\,
      I1 => \SINE[0]_i_147_n_0\,
      O => \SINE_reg[0]_i_60_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_148_n_0\,
      I1 => \SINE[0]_i_149_n_0\,
      O => \SINE_reg[0]_i_61_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_150_n_0\,
      I1 => \SINE[0]_i_151_n_0\,
      O => \SINE_reg[0]_i_62_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_152_n_0\,
      I1 => \SINE[0]_i_153_n_0\,
      O => \SINE_reg[0]_i_63_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_154_n_0\,
      I1 => \SINE[0]_i_155_n_0\,
      O => \SINE_reg[0]_i_64_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_156_n_0\,
      I1 => \SINE[0]_i_157_n_0\,
      O => \SINE_reg[0]_i_65_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_158_n_0\,
      I1 => \SINE[0]_i_159_n_0\,
      O => \SINE_reg[0]_i_66_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_160_n_0\,
      I1 => \SINE[0]_i_161_n_0\,
      O => \SINE_reg[0]_i_67_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_162_n_0\,
      I1 => \SINE[0]_i_163_n_0\,
      O => \SINE_reg[0]_i_68_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_164_n_0\,
      I1 => \SINE[0]_i_165_n_0\,
      O => \SINE_reg[0]_i_69_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_166_n_0\,
      I1 => \SINE[0]_i_167_n_0\,
      O => \SINE_reg[0]_i_70_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_168_n_0\,
      I1 => \SINE[0]_i_169_n_0\,
      O => \SINE_reg[0]_i_71_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_170_n_0\,
      I1 => \SINE[0]_i_171_n_0\,
      O => \SINE_reg[0]_i_72_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_73\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_172_n_0\,
      I1 => \SINE[0]_i_173_n_0\,
      O => \SINE_reg[0]_i_73_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_74\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_174_n_0\,
      I1 => \SINE[0]_i_175_n_0\,
      O => \SINE_reg[0]_i_74_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_75\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_176_n_0\,
      I1 => \SINE[0]_i_177_n_0\,
      O => \SINE_reg[0]_i_75_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_76\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_178_n_0\,
      I1 => \SINE[0]_i_179_n_0\,
      O => \SINE_reg[0]_i_76_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_77\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[0]_i_180_n_0\,
      I1 => \SINE[0]_i_181_n_0\,
      O => \SINE_reg[0]_i_77_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\SINE_reg[0]_i_78\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_182_n_0\,
      I1 => \SINE_reg[0]_i_183_n_0\,
      O => \SINE_reg[0]_i_78_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_81\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_188_n_0\,
      I1 => \SINE_reg[0]_i_189_n_0\,
      O => \SINE_reg[0]_i_81_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_82\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_190_n_0\,
      I1 => \SINE_reg[0]_i_191_n_0\,
      O => \SINE_reg[0]_i_82_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_83\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_192_n_0\,
      I1 => \SINE_reg[0]_i_193_n_0\,
      O => \SINE_reg[0]_i_83_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_85\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_197_n_0\,
      I1 => \SINE_reg[0]_i_198_n_0\,
      O => \SINE_reg[0]_i_85_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_86\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_199_n_0\,
      I1 => \SINE_reg[0]_i_200_n_0\,
      O => \SINE_reg[0]_i_86_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_87\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_201_n_0\,
      I1 => \SINE_reg[0]_i_202_n_0\,
      O => \SINE_reg[0]_i_87_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_89\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_206_n_0\,
      I1 => \SINE_reg[0]_i_207_n_0\,
      O => \SINE_reg[0]_i_89_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_91\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_211_n_0\,
      I1 => \SINE_reg[0]_i_212_n_0\,
      O => \SINE_reg[0]_i_91_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_92\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_213_n_0\,
      I1 => \SINE_reg[0]_i_214_n_0\,
      O => \SINE_reg[0]_i_92_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_93\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_215_n_0\,
      I1 => \SINE_reg[0]_i_216_n_0\,
      O => \SINE_reg[0]_i_93_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_94\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_217_n_0\,
      I1 => \SINE_reg[0]_i_218_n_0\,
      O => \SINE_reg[0]_i_94_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_95\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_219_n_0\,
      I1 => \SINE_reg[0]_i_220_n_0\,
      O => \SINE_reg[0]_i_95_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_96\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_221_n_0\,
      I1 => \SINE_reg[0]_i_222_n_0\,
      O => \SINE_reg[0]_i_96_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[0]_i_98\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[0]_i_225_n_0\,
      I1 => \SINE_reg[0]_i_226_n_0\,
      O => \SINE_reg[0]_i_98_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\SINE_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => p_0_out(10),
      Q => SINE_WAVE(10)
    );
\SINE_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[10]_i_6_n_0\,
      I1 => \SINE[10]_i_7_n_0\,
      O => \SINE_reg[10]_i_2_n_0\,
      S => sel(10)
    );
\SINE_reg[10]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[10]_i_12_n_0\,
      I1 => \SINE[10]_i_13_n_0\,
      O => \SINE_reg[10]_i_5_n_0\,
      S => sel(10)
    );
\SINE_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => p_0_out(11),
      Q => SINE_WAVE(11)
    );
\SINE_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => p_0_out(12),
      Q => SINE_WAVE(12)
    );
\SINE_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => p_0_out(13),
      Q => SINE_WAVE(13)
    );
\SINE_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => p_0_out(1),
      Q => SINE_WAVE(1)
    );
\SINE_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_34_n_0\,
      I1 => \SINE[1]_i_35_n_0\,
      O => \SINE_reg[1]_i_10_n_0\,
      S => sel(9)
    );
\SINE_reg[1]_i_103\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_252_n_0\,
      I1 => \SINE_reg[1]_i_253_n_0\,
      O => \SINE_reg[1]_i_103_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_104\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_254_n_0\,
      I1 => \SINE_reg[1]_i_255_n_0\,
      O => \SINE_reg[1]_i_104_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_106\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_260_n_0\,
      I1 => \SINE_reg[1]_i_261_n_0\,
      O => \SINE_reg[1]_i_106_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_107\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_262_n_0\,
      I1 => \SINE_reg[1]_i_263_n_0\,
      O => \SINE_reg[1]_i_107_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_108\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_264_n_0\,
      I1 => \SINE_reg[1]_i_265_n_0\,
      O => \SINE_reg[1]_i_108_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_36_n_0\,
      I1 => \SINE[1]_i_37_n_0\,
      O => \SINE_reg[1]_i_11_n_0\,
      S => sel(9)
    );
\SINE_reg[1]_i_110\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_270_n_0\,
      I1 => \SINE_reg[1]_i_271_n_0\,
      O => \SINE_reg[1]_i_110_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_112\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_276_n_0\,
      I1 => \SINE_reg[1]_i_277_n_0\,
      O => \SINE_reg[1]_i_112_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_113\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_278_n_0\,
      I1 => \SINE_reg[1]_i_279_n_0\,
      O => \SINE_reg[1]_i_113_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_114\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_280_n_0\,
      I1 => \SINE_reg[1]_i_281_n_0\,
      O => \SINE_reg[1]_i_114_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_116\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_282_n_0\,
      I1 => \SINE[1]_i_283_n_0\,
      O => \SINE_reg[1]_i_116_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_117\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_284_n_0\,
      I1 => \SINE[1]_i_285_n_0\,
      O => \SINE_reg[1]_i_117_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_118\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_286_n_0\,
      I1 => \SINE[1]_i_287_n_0\,
      O => \SINE_reg[1]_i_118_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_119\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_288_n_0\,
      I1 => \SINE[1]_i_289_n_0\,
      O => \SINE_reg[1]_i_119_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_38_n_0\,
      I1 => \SINE[1]_i_39_n_0\,
      O => \SINE_reg[1]_i_12_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[1]_i_120\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_290_n_0\,
      I1 => \SINE[1]_i_291_n_0\,
      O => \SINE_reg[1]_i_120_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_121\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_292_n_0\,
      I1 => \SINE[1]_i_293_n_0\,
      O => \SINE_reg[1]_i_121_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_122\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_294_n_0\,
      I1 => \SINE[1]_i_295_n_0\,
      O => \SINE_reg[1]_i_122_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_123\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_296_n_0\,
      I1 => \SINE[1]_i_297_n_0\,
      O => \SINE_reg[1]_i_123_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_128\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_298_n_0\,
      I1 => \SINE[1]_i_299_n_0\,
      O => \SINE_reg[1]_i_128_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_129\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_300_n_0\,
      I1 => \SINE[1]_i_301_n_0\,
      O => \SINE_reg[1]_i_129_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_130\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_302_n_0\,
      I1 => \SINE[1]_i_303_n_0\,
      O => \SINE_reg[1]_i_130_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_131\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_304_n_0\,
      I1 => \SINE[1]_i_305_n_0\,
      O => \SINE_reg[1]_i_131_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_132\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_306_n_0\,
      I1 => \SINE[1]_i_307_n_0\,
      O => \SINE_reg[1]_i_132_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_133\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_308_n_0\,
      I1 => \SINE[1]_i_309_n_0\,
      O => \SINE_reg[1]_i_133_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_138\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_310_n_0\,
      I1 => \SINE[1]_i_311_n_0\,
      O => \SINE_reg[1]_i_138_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_139\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_312_n_0\,
      I1 => \SINE[1]_i_313_n_0\,
      O => \SINE_reg[1]_i_139_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_140\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_314_n_0\,
      I1 => \SINE[1]_i_315_n_0\,
      O => \SINE_reg[1]_i_140_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_141\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_316_n_0\,
      I1 => \SINE[1]_i_317_n_0\,
      O => \SINE_reg[1]_i_141_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_142\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_318_n_0\,
      I1 => \SINE[1]_i_319_n_0\,
      O => \SINE_reg[1]_i_142_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_143\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_320_n_0\,
      I1 => \SINE[1]_i_321_n_0\,
      O => \SINE_reg[1]_i_143_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_144\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_322_n_0\,
      I1 => \SINE[1]_i_323_n_0\,
      O => \SINE_reg[1]_i_144_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_145\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_324_n_0\,
      I1 => \SINE[1]_i_325_n_0\,
      O => \SINE_reg[1]_i_145_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_146\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_326_n_0\,
      I1 => \SINE[1]_i_327_n_0\,
      O => \SINE_reg[1]_i_146_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_147\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_328_n_0\,
      I1 => \SINE[1]_i_329_n_0\,
      O => \SINE_reg[1]_i_147_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_148\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_330_n_0\,
      I1 => \SINE[1]_i_331_n_0\,
      O => \SINE_reg[1]_i_148_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_149\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_332_n_0\,
      I1 => \SINE[1]_i_333_n_0\,
      O => \SINE_reg[1]_i_149_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_150\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_334_n_0\,
      I1 => \SINE[1]_i_335_n_0\,
      O => \SINE_reg[1]_i_150_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_151\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_336_n_0\,
      I1 => \SINE[1]_i_337_n_0\,
      O => \SINE_reg[1]_i_151_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_152\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_338_n_0\,
      I1 => \SINE[1]_i_339_n_0\,
      O => \SINE_reg[1]_i_152_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_153\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_340_n_0\,
      I1 => \SINE[1]_i_341_n_0\,
      O => \SINE_reg[1]_i_153_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_154\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_342_n_0\,
      I1 => \SINE[1]_i_343_n_0\,
      O => \SINE_reg[1]_i_154_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_155\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_344_n_0\,
      I1 => \SINE[1]_i_345_n_0\,
      O => \SINE_reg[1]_i_155_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_156\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_346_n_0\,
      I1 => \SINE[1]_i_347_n_0\,
      O => \SINE_reg[1]_i_156_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_157\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_348_n_0\,
      I1 => \SINE[1]_i_349_n_0\,
      O => \SINE_reg[1]_i_157_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_158\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_350_n_0\,
      I1 => \SINE[1]_i_351_n_0\,
      O => \SINE_reg[1]_i_158_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_159\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_352_n_0\,
      I1 => \SINE[1]_i_353_n_0\,
      O => \SINE_reg[1]_i_159_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_160\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_354_n_0\,
      I1 => \SINE[1]_i_355_n_0\,
      O => \SINE_reg[1]_i_160_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_161\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_356_n_0\,
      I1 => \SINE[1]_i_357_n_0\,
      O => \SINE_reg[1]_i_161_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_162\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_358_n_0\,
      I1 => \SINE[1]_i_359_n_0\,
      O => \SINE_reg[1]_i_162_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_163\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_360_n_0\,
      I1 => \SINE[1]_i_361_n_0\,
      O => \SINE_reg[1]_i_163_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_164\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_362_n_0\,
      I1 => \SINE[1]_i_363_n_0\,
      O => \SINE_reg[1]_i_164_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_165\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_364_n_0\,
      I1 => \SINE[1]_i_365_n_0\,
      O => \SINE_reg[1]_i_165_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_166\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_366_n_0\,
      I1 => \SINE[1]_i_367_n_0\,
      O => \SINE_reg[1]_i_166_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_167\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_368_n_0\,
      I1 => \SINE[1]_i_369_n_0\,
      O => \SINE_reg[1]_i_167_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_168\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_370_n_0\,
      I1 => \SINE[1]_i_371_n_0\,
      O => \SINE_reg[1]_i_168_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_169\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_372_n_0\,
      I1 => \SINE[1]_i_373_n_0\,
      O => \SINE_reg[1]_i_169_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_170\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_374_n_0\,
      I1 => \SINE[1]_i_375_n_0\,
      O => \SINE_reg[1]_i_170_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_171\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_376_n_0\,
      I1 => \SINE[1]_i_377_n_0\,
      O => \SINE_reg[1]_i_171_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_172\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_378_n_0\,
      I1 => \SINE[1]_i_379_n_0\,
      O => \SINE_reg[1]_i_172_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_174\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_380_n_0\,
      I1 => \SINE[1]_i_381_n_0\,
      O => \SINE_reg[1]_i_174_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_175\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_382_n_0\,
      I1 => \SINE[1]_i_383_n_0\,
      O => \SINE_reg[1]_i_175_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_176\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_384_n_0\,
      I1 => \SINE[1]_i_385_n_0\,
      O => \SINE_reg[1]_i_176_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_177\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_386_n_0\,
      I1 => \SINE[1]_i_387_n_0\,
      O => \SINE_reg[1]_i_177_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_178\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_388_n_0\,
      I1 => \SINE[1]_i_389_n_0\,
      O => \SINE_reg[1]_i_178_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_179\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_390_n_0\,
      I1 => \SINE[1]_i_391_n_0\,
      O => \SINE_reg[1]_i_179_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_60_n_0\,
      I1 => \SINE[1]_i_61_n_0\,
      O => \SINE_reg[1]_i_18_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[1]_i_180\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_392_n_0\,
      I1 => \SINE[1]_i_393_n_0\,
      O => \SINE_reg[1]_i_180_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_181\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_394_n_0\,
      I1 => \SINE[1]_i_395_n_0\,
      O => \SINE_reg[1]_i_181_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_66_n_0\,
      I1 => \SINE_reg[1]_i_67_n_0\,
      O => \SINE_reg[1]_i_20_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_68_n_0\,
      I1 => \SINE_reg[1]_i_69_n_0\,
      O => \SINE_reg[1]_i_21_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_70_n_0\,
      I1 => \SINE_reg[1]_i_71_n_0\,
      O => \SINE_reg[1]_i_22_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_72_n_0\,
      I1 => \SINE_reg[1]_i_73_n_0\,
      O => \SINE_reg[1]_i_23_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_238\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_396_n_0\,
      I1 => \SINE[1]_i_397_n_0\,
      O => \SINE_reg[1]_i_238_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_239\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_398_n_0\,
      I1 => \SINE[1]_i_399_n_0\,
      O => \SINE_reg[1]_i_239_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_252\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_400_n_0\,
      I1 => \SINE[1]_i_401_n_0\,
      O => \SINE_reg[1]_i_252_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_253\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_402_n_0\,
      I1 => \SINE[1]_i_403_n_0\,
      O => \SINE_reg[1]_i_253_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_254\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_404_n_0\,
      I1 => \SINE[1]_i_405_n_0\,
      O => \SINE_reg[1]_i_254_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_255\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_406_n_0\,
      I1 => \SINE[1]_i_407_n_0\,
      O => \SINE_reg[1]_i_255_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_81_n_0\,
      I1 => \SINE_reg[1]_i_82_n_0\,
      O => \SINE_reg[1]_i_26_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_260\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_408_n_0\,
      I1 => \SINE[1]_i_409_n_0\,
      O => \SINE_reg[1]_i_260_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_261\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_410_n_0\,
      I1 => \SINE[1]_i_411_n_0\,
      O => \SINE_reg[1]_i_261_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_262\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_412_n_0\,
      I1 => \SINE[1]_i_413_n_0\,
      O => \SINE_reg[1]_i_262_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_263\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_414_n_0\,
      I1 => \SINE[1]_i_415_n_0\,
      O => \SINE_reg[1]_i_263_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_264\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_416_n_0\,
      I1 => \SINE[1]_i_417_n_0\,
      O => \SINE_reg[1]_i_264_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_265\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_418_n_0\,
      I1 => \SINE[1]_i_419_n_0\,
      O => \SINE_reg[1]_i_265_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_83_n_0\,
      I1 => \SINE_reg[1]_i_84_n_0\,
      O => \SINE_reg[1]_i_27_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_270\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_420_n_0\,
      I1 => \SINE[1]_i_421_n_0\,
      O => \SINE_reg[1]_i_270_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_271\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_422_n_0\,
      I1 => \SINE[1]_i_423_n_0\,
      O => \SINE_reg[1]_i_271_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_276\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_424_n_0\,
      I1 => \SINE[1]_i_425_n_0\,
      O => \SINE_reg[1]_i_276_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_277\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_426_n_0\,
      I1 => \SINE[1]_i_427_n_0\,
      O => \SINE_reg[1]_i_277_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_278\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_428_n_0\,
      I1 => \SINE[1]_i_429_n_0\,
      O => \SINE_reg[1]_i_278_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_279\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_430_n_0\,
      I1 => \SINE[1]_i_431_n_0\,
      O => \SINE_reg[1]_i_279_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_85_n_0\,
      I1 => \SINE_reg[1]_i_86_n_0\,
      O => \SINE_reg[1]_i_28_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_280\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_432_n_0\,
      I1 => \SINE[1]_i_433_n_0\,
      O => \SINE_reg[1]_i_280_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_281\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_434_n_0\,
      I1 => \SINE[1]_i_435_n_0\,
      O => \SINE_reg[1]_i_281_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_87_n_0\,
      I1 => \SINE_reg[1]_i_88_n_0\,
      O => \SINE_reg[1]_i_29_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_10_n_0\,
      I1 => \SINE_reg[1]_i_11_n_0\,
      O => \SINE_reg[1]_i_3_n_0\,
      S => sel(10)
    );
\SINE_reg[1]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_89_n_0\,
      I1 => \SINE_reg[1]_i_90_n_0\,
      O => \SINE_reg[1]_i_30_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_91_n_0\,
      I1 => \SINE_reg[1]_i_92_n_0\,
      O => \SINE_reg[1]_i_31_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_97_n_0\,
      I1 => \SINE_reg[1]_i_98_n_0\,
      O => \SINE_reg[1]_i_33_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_40\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_122_n_0\,
      I1 => \SINE_reg[1]_i_123_n_0\,
      O => \SINE_reg[1]_i_40_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_42\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_128_n_0\,
      I1 => \SINE_reg[1]_i_129_n_0\,
      O => \SINE_reg[1]_i_42_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_43\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_130_n_0\,
      I1 => \SINE_reg[1]_i_131_n_0\,
      O => \SINE_reg[1]_i_43_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_44\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_132_n_0\,
      I1 => \SINE_reg[1]_i_133_n_0\,
      O => \SINE_reg[1]_i_44_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_46\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_138_n_0\,
      I1 => \SINE_reg[1]_i_139_n_0\,
      O => \SINE_reg[1]_i_46_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_47\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_140_n_0\,
      I1 => \SINE_reg[1]_i_141_n_0\,
      O => \SINE_reg[1]_i_47_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_48\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_142_n_0\,
      I1 => \SINE_reg[1]_i_143_n_0\,
      O => \SINE_reg[1]_i_48_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_49\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_144_n_0\,
      I1 => \SINE_reg[1]_i_145_n_0\,
      O => \SINE_reg[1]_i_49_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_50\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_146_n_0\,
      I1 => \SINE_reg[1]_i_147_n_0\,
      O => \SINE_reg[1]_i_50_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_51\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_148_n_0\,
      I1 => \SINE_reg[1]_i_149_n_0\,
      O => \SINE_reg[1]_i_51_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_52\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_150_n_0\,
      I1 => \SINE_reg[1]_i_151_n_0\,
      O => \SINE_reg[1]_i_52_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_53\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_152_n_0\,
      I1 => \SINE_reg[1]_i_153_n_0\,
      O => \SINE_reg[1]_i_53_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_54\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_154_n_0\,
      I1 => \SINE_reg[1]_i_155_n_0\,
      O => \SINE_reg[1]_i_54_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_55\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_156_n_0\,
      I1 => \SINE_reg[1]_i_157_n_0\,
      O => \SINE_reg[1]_i_55_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_56\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_158_n_0\,
      I1 => \SINE_reg[1]_i_159_n_0\,
      O => \SINE_reg[1]_i_56_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_57\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_160_n_0\,
      I1 => \SINE_reg[1]_i_161_n_0\,
      O => \SINE_reg[1]_i_57_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_58\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_162_n_0\,
      I1 => \SINE_reg[1]_i_163_n_0\,
      O => \SINE_reg[1]_i_58_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_59\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_164_n_0\,
      I1 => \SINE_reg[1]_i_165_n_0\,
      O => \SINE_reg[1]_i_59_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_62\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_174_n_0\,
      I1 => \SINE_reg[1]_i_175_n_0\,
      O => \SINE_reg[1]_i_62_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_63\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_176_n_0\,
      I1 => \SINE_reg[1]_i_177_n_0\,
      O => \SINE_reg[1]_i_63_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_64\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_178_n_0\,
      I1 => \SINE_reg[1]_i_179_n_0\,
      O => \SINE_reg[1]_i_64_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_65\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_180_n_0\,
      I1 => \SINE_reg[1]_i_181_n_0\,
      O => \SINE_reg[1]_i_65_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[1]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_182_n_0\,
      I1 => \SINE[1]_i_183_n_0\,
      O => \SINE_reg[1]_i_66_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_184_n_0\,
      I1 => \SINE[1]_i_185_n_0\,
      O => \SINE_reg[1]_i_67_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_186_n_0\,
      I1 => \SINE[1]_i_187_n_0\,
      O => \SINE_reg[1]_i_68_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_188_n_0\,
      I1 => \SINE[1]_i_189_n_0\,
      O => \SINE_reg[1]_i_69_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_24_n_0\,
      I1 => \SINE[1]_i_25_n_0\,
      O => \SINE_reg[1]_i_7_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[1]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_190_n_0\,
      I1 => \SINE[1]_i_191_n_0\,
      O => \SINE_reg[1]_i_70_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_192_n_0\,
      I1 => \SINE[1]_i_193_n_0\,
      O => \SINE_reg[1]_i_71_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_194_n_0\,
      I1 => \SINE[1]_i_195_n_0\,
      O => \SINE_reg[1]_i_72_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_73\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_196_n_0\,
      I1 => \SINE[1]_i_197_n_0\,
      O => \SINE_reg[1]_i_73_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_74\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_198_n_0\,
      I1 => \SINE[1]_i_199_n_0\,
      O => \SINE_reg[1]_i_74_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_75\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_200_n_0\,
      I1 => \SINE[1]_i_201_n_0\,
      O => \SINE_reg[1]_i_75_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_76\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_202_n_0\,
      I1 => \SINE[1]_i_203_n_0\,
      O => \SINE_reg[1]_i_76_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_77\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_204_n_0\,
      I1 => \SINE[1]_i_205_n_0\,
      O => \SINE_reg[1]_i_77_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_78\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_206_n_0\,
      I1 => \SINE[1]_i_207_n_0\,
      O => \SINE_reg[1]_i_78_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_79\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_208_n_0\,
      I1 => \SINE[1]_i_209_n_0\,
      O => \SINE_reg[1]_i_79_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[1]_i_81\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_210_n_0\,
      I1 => \SINE[1]_i_211_n_0\,
      O => \SINE_reg[1]_i_81_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_82\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_212_n_0\,
      I1 => \SINE[1]_i_213_n_0\,
      O => \SINE_reg[1]_i_82_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_214_n_0\,
      I1 => \SINE[1]_i_215_n_0\,
      O => \SINE_reg[1]_i_83_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_216_n_0\,
      I1 => \SINE[1]_i_217_n_0\,
      O => \SINE_reg[1]_i_84_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_218_n_0\,
      I1 => \SINE[1]_i_219_n_0\,
      O => \SINE_reg[1]_i_85_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_220_n_0\,
      I1 => \SINE[1]_i_221_n_0\,
      O => \SINE_reg[1]_i_86_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_222_n_0\,
      I1 => \SINE[1]_i_223_n_0\,
      O => \SINE_reg[1]_i_87_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_88\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_224_n_0\,
      I1 => \SINE[1]_i_225_n_0\,
      O => \SINE_reg[1]_i_88_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_226_n_0\,
      I1 => \SINE[1]_i_227_n_0\,
      O => \SINE_reg[1]_i_89_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_90\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_228_n_0\,
      I1 => \SINE[1]_i_229_n_0\,
      O => \SINE_reg[1]_i_90_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_91\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_230_n_0\,
      I1 => \SINE[1]_i_231_n_0\,
      O => \SINE_reg[1]_i_91_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_92\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_232_n_0\,
      I1 => \SINE[1]_i_233_n_0\,
      O => \SINE_reg[1]_i_92_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_97\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_234_n_0\,
      I1 => \SINE[1]_i_235_n_0\,
      O => \SINE_reg[1]_i_97_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_98\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[1]_i_236_n_0\,
      I1 => \SINE[1]_i_237_n_0\,
      O => \SINE_reg[1]_i_98_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[1]_i_99\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[1]_i_238_n_0\,
      I1 => \SINE_reg[1]_i_239_n_0\,
      O => \SINE_reg[1]_i_99_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\SINE_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => p_0_out(2),
      Q => SINE_WAVE(2)
    );
\SINE_reg[2]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_22_n_0\,
      I1 => \SINE[2]_i_23_n_0\,
      O => \SINE_reg[2]_i_10_n_0\,
      S => sel(9)
    );
\SINE_reg[2]_i_100\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_252_n_0\,
      I1 => \SINE[2]_i_253_n_0\,
      O => \SINE_reg[2]_i_100_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[2]_i_101\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_254_n_0\,
      I1 => \SINE[2]_i_255_n_0\,
      O => \SINE_reg[2]_i_101_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[2]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_256_n_0\,
      I1 => \SINE[2]_i_257_n_0\,
      O => \SINE_reg[2]_i_102_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[2]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_258_n_0\,
      I1 => \SINE[2]_i_259_n_0\,
      O => \SINE_reg[2]_i_103_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[2]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_260_n_0\,
      I1 => \SINE[2]_i_261_n_0\,
      O => \SINE_reg[2]_i_104_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[2]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_262_n_0\,
      I1 => \SINE[2]_i_263_n_0\,
      O => \SINE_reg[2]_i_105_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[2]_i_106\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_264_n_0\,
      I1 => \SINE[2]_i_265_n_0\,
      O => \SINE_reg[2]_i_106_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[2]_i_107\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_266_n_0\,
      I1 => \SINE[2]_i_267_n_0\,
      O => \SINE_reg[2]_i_107_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[2]_i_108\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_268_n_0\,
      I1 => \SINE[2]_i_269_n_0\,
      O => \SINE_reg[2]_i_108_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[2]_i_109\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_270_n_0\,
      I1 => \SINE[2]_i_271_n_0\,
      O => \SINE_reg[2]_i_109_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[2]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_24_n_0\,
      I1 => \SINE[2]_i_25_n_0\,
      O => \SINE_reg[2]_i_11_n_0\,
      S => sel(9)
    );
\SINE_reg[2]_i_110\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_272_n_0\,
      I1 => \SINE[2]_i_273_n_0\,
      O => \SINE_reg[2]_i_110_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[2]_i_111\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_274_n_0\,
      I1 => \SINE[2]_i_275_n_0\,
      O => \SINE_reg[2]_i_111_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[2]_i_112\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_276_n_0\,
      I1 => \SINE[2]_i_277_n_0\,
      O => \SINE_reg[2]_i_112_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[2]_i_113\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_278_n_0\,
      I1 => \SINE[2]_i_279_n_0\,
      O => \SINE_reg[2]_i_113_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[2]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_26_n_0\,
      I1 => \SINE[2]_i_27_n_0\,
      O => \SINE_reg[2]_i_12_n_0\,
      S => sel(9)
    );
\SINE_reg[2]_i_120\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_280_n_0\,
      I1 => \SINE[2]_i_281_n_0\,
      O => \SINE_reg[2]_i_120_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[2]_i_121\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_282_n_0\,
      I1 => \SINE[2]_i_283_n_0\,
      O => \SINE_reg[2]_i_121_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[2]_i_126\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_284_n_0\,
      I1 => \SINE[2]_i_285_n_0\,
      O => \SINE_reg[2]_i_126_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[2]_i_127\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_286_n_0\,
      I1 => \SINE[2]_i_287_n_0\,
      O => \SINE_reg[2]_i_127_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[2]_i_128\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_288_n_0\,
      I1 => \SINE[2]_i_289_n_0\,
      O => \SINE_reg[2]_i_128_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[2]_i_129\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_290_n_0\,
      I1 => \SINE[2]_i_291_n_0\,
      O => \SINE_reg[2]_i_129_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[2]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_28_n_0\,
      I1 => \SINE[2]_i_29_n_0\,
      O => \SINE_reg[2]_i_13_n_0\,
      S => sel(9)
    );
\SINE_reg[2]_i_130\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_292_n_0\,
      I1 => \SINE[2]_i_293_n_0\,
      O => \SINE_reg[2]_i_130_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[2]_i_131\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_294_n_0\,
      I1 => \SINE[2]_i_295_n_0\,
      O => \SINE_reg[2]_i_131_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[2]_i_132\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_296_n_0\,
      I1 => \SINE[2]_i_297_n_0\,
      O => \SINE_reg[2]_i_132_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_133\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_298_n_0\,
      I1 => \SINE[2]_i_299_n_0\,
      O => \SINE_reg[2]_i_133_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_145\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_300_n_0\,
      I1 => \SINE[2]_i_301_n_0\,
      O => \SINE_reg[2]_i_145_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_146\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_302_n_0\,
      I1 => \SINE[2]_i_303_n_0\,
      O => \SINE_reg[2]_i_146_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_150\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_304_n_0\,
      I1 => \SINE[2]_i_305_n_0\,
      O => \SINE_reg[2]_i_150_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_151\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_306_n_0\,
      I1 => \SINE[2]_i_307_n_0\,
      O => \SINE_reg[2]_i_151_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_152\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_308_n_0\,
      I1 => \SINE[2]_i_309_n_0\,
      O => \SINE_reg[2]_i_152_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_153\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_310_n_0\,
      I1 => \SINE[2]_i_311_n_0\,
      O => \SINE_reg[2]_i_153_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_154\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_312_n_0\,
      I1 => \SINE[2]_i_313_n_0\,
      O => \SINE_reg[2]_i_154_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_155\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_314_n_0\,
      I1 => \SINE[2]_i_315_n_0\,
      O => \SINE_reg[2]_i_155_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_156\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_316_n_0\,
      I1 => \SINE[2]_i_317_n_0\,
      O => \SINE_reg[2]_i_156_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_157\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_318_n_0\,
      I1 => \SINE[2]_i_319_n_0\,
      O => \SINE_reg[2]_i_157_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_162\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_320_n_0\,
      I1 => \SINE[2]_i_321_n_0\,
      O => \SINE_reg[2]_i_162_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_163\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_322_n_0\,
      I1 => \SINE[2]_i_323_n_0\,
      O => \SINE_reg[2]_i_163_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_173\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_324_n_0\,
      I1 => \SINE[2]_i_325_n_0\,
      O => \SINE_reg[2]_i_173_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_174\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_326_n_0\,
      I1 => \SINE[2]_i_327_n_0\,
      O => \SINE_reg[2]_i_174_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_175\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_328_n_0\,
      I1 => \SINE[2]_i_329_n_0\,
      O => \SINE_reg[2]_i_175_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_176\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_330_n_0\,
      I1 => \SINE[2]_i_331_n_0\,
      O => \SINE_reg[2]_i_176_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[2]_i_177\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_332_n_0\,
      I1 => \SINE[2]_i_333_n_0\,
      O => \SINE_reg[2]_i_177_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[2]_i_178\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_334_n_0\,
      I1 => \SINE[2]_i_335_n_0\,
      O => \SINE_reg[2]_i_178_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[2]_i_179\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_336_n_0\,
      I1 => \SINE[2]_i_337_n_0\,
      O => \SINE_reg[2]_i_179_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[2]_i_180\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_338_n_0\,
      I1 => \SINE[2]_i_339_n_0\,
      O => \SINE_reg[2]_i_180_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[2]_i_181\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_340_n_0\,
      I1 => \SINE[2]_i_341_n_0\,
      O => \SINE_reg[2]_i_181_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_182\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_342_n_0\,
      I1 => \SINE[2]_i_343_n_0\,
      O => \SINE_reg[2]_i_182_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_187\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_344_n_0\,
      I1 => \SINE[2]_i_345_n_0\,
      O => \SINE_reg[2]_i_187_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_188\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_346_n_0\,
      I1 => \SINE[2]_i_347_n_0\,
      O => \SINE_reg[2]_i_188_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_189\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_348_n_0\,
      I1 => \SINE[2]_i_349_n_0\,
      O => \SINE_reg[2]_i_189_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_190\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_350_n_0\,
      I1 => \SINE[2]_i_351_n_0\,
      O => \SINE_reg[2]_i_190_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_191\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_352_n_0\,
      I1 => \SINE[2]_i_353_n_0\,
      O => \SINE_reg[2]_i_191_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_192\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_354_n_0\,
      I1 => \SINE[2]_i_355_n_0\,
      O => \SINE_reg[2]_i_192_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_193\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_356_n_0\,
      I1 => \SINE[2]_i_357_n_0\,
      O => \SINE_reg[2]_i_193_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_194\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_358_n_0\,
      I1 => \SINE[2]_i_359_n_0\,
      O => \SINE_reg[2]_i_194_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_195\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_360_n_0\,
      I1 => \SINE[2]_i_361_n_0\,
      O => \SINE_reg[2]_i_195_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_196\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_362_n_0\,
      I1 => \SINE[2]_i_363_n_0\,
      O => \SINE_reg[2]_i_196_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_6_n_0\,
      I1 => \SINE_reg[2]_i_7_n_0\,
      O => \SINE_reg[2]_i_2_n_0\,
      S => sel(10)
    );
\SINE_reg[2]_i_200\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_364_n_0\,
      I1 => \SINE[2]_i_365_n_0\,
      O => \SINE_reg[2]_i_200_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_201\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_366_n_0\,
      I1 => \SINE[2]_i_367_n_0\,
      O => \SINE_reg[2]_i_201_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_207\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_368_n_0\,
      I1 => \SINE[2]_i_369_n_0\,
      O => \SINE_reg[2]_i_207_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_208\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_370_n_0\,
      I1 => \SINE[2]_i_371_n_0\,
      O => \SINE_reg[2]_i_208_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_209\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_372_n_0\,
      I1 => \SINE[2]_i_373_n_0\,
      O => \SINE_reg[2]_i_209_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_210\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_374_n_0\,
      I1 => \SINE[2]_i_375_n_0\,
      O => \SINE_reg[2]_i_210_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_222\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_376_n_0\,
      I1 => \SINE[2]_i_377_n_0\,
      O => \SINE_reg[2]_i_222_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_223\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_378_n_0\,
      I1 => \SINE[2]_i_379_n_0\,
      O => \SINE_reg[2]_i_223_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_230\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_380_n_0\,
      I1 => \SINE[2]_i_381_n_0\,
      O => \SINE_reg[2]_i_230_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_231\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_382_n_0\,
      I1 => \SINE[2]_i_383_n_0\,
      O => \SINE_reg[2]_i_231_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_232\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_384_n_0\,
      I1 => \SINE[2]_i_385_n_0\,
      O => \SINE_reg[2]_i_232_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_233\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_386_n_0\,
      I1 => \SINE[2]_i_387_n_0\,
      O => \SINE_reg[2]_i_233_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_234\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_388_n_0\,
      I1 => \SINE[2]_i_389_n_0\,
      O => \SINE_reg[2]_i_234_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_235\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_390_n_0\,
      I1 => \SINE[2]_i_391_n_0\,
      O => \SINE_reg[2]_i_235_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_236\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_392_n_0\,
      I1 => \SINE[2]_i_393_n_0\,
      O => \SINE_reg[2]_i_236_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_237\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_394_n_0\,
      I1 => \SINE[2]_i_395_n_0\,
      O => \SINE_reg[2]_i_237_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_238\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_396_n_0\,
      I1 => \SINE[2]_i_397_n_0\,
      O => \SINE_reg[2]_i_238_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_239\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_398_n_0\,
      I1 => \SINE[2]_i_399_n_0\,
      O => \SINE_reg[2]_i_239_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_240\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_400_n_0\,
      I1 => \SINE[2]_i_401_n_0\,
      O => \SINE_reg[2]_i_240_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_241\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_402_n_0\,
      I1 => \SINE[2]_i_403_n_0\,
      O => \SINE_reg[2]_i_241_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_242\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_404_n_0\,
      I1 => \SINE[2]_i_405_n_0\,
      O => \SINE_reg[2]_i_242_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_243\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_406_n_0\,
      I1 => \SINE[2]_i_407_n_0\,
      O => \SINE_reg[2]_i_243_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_244\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_408_n_0\,
      I1 => \SINE[2]_i_409_n_0\,
      O => \SINE_reg[2]_i_244_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_245\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_410_n_0\,
      I1 => \SINE[2]_i_411_n_0\,
      O => \SINE_reg[2]_i_245_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_246\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_412_n_0\,
      I1 => \SINE[2]_i_413_n_0\,
      O => \SINE_reg[2]_i_246_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_247\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_414_n_0\,
      I1 => \SINE[2]_i_415_n_0\,
      O => \SINE_reg[2]_i_247_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\SINE_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_8_n_0\,
      I1 => \SINE_reg[2]_i_9_n_0\,
      O => \SINE_reg[2]_i_3_n_0\,
      S => sel(10)
    );
\SINE_reg[2]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_94_n_0\,
      I1 => \SINE_reg[2]_i_95_n_0\,
      O => \SINE_reg[2]_i_30_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_100_n_0\,
      I1 => \SINE_reg[2]_i_101_n_0\,
      O => \SINE_reg[2]_i_32_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_102_n_0\,
      I1 => \SINE_reg[2]_i_103_n_0\,
      O => \SINE_reg[2]_i_33_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_104_n_0\,
      I1 => \SINE_reg[2]_i_105_n_0\,
      O => \SINE_reg[2]_i_34_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_106_n_0\,
      I1 => \SINE_reg[2]_i_107_n_0\,
      O => \SINE_reg[2]_i_35_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_108_n_0\,
      I1 => \SINE_reg[2]_i_109_n_0\,
      O => \SINE_reg[2]_i_36_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_110_n_0\,
      I1 => \SINE_reg[2]_i_111_n_0\,
      O => \SINE_reg[2]_i_37_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_38\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_112_n_0\,
      I1 => \SINE_reg[2]_i_113_n_0\,
      O => \SINE_reg[2]_i_38_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_10_n_0\,
      I1 => \SINE_reg[2]_i_11_n_0\,
      O => \SINE_reg[2]_i_4_n_0\,
      S => sel(10)
    );
\SINE_reg[2]_i_41\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_120_n_0\,
      I1 => \SINE_reg[2]_i_121_n_0\,
      O => \SINE_reg[2]_i_41_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_43\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_126_n_0\,
      I1 => \SINE_reg[2]_i_127_n_0\,
      O => \SINE_reg[2]_i_43_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_44\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_128_n_0\,
      I1 => \SINE_reg[2]_i_129_n_0\,
      O => \SINE_reg[2]_i_44_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_45\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_130_n_0\,
      I1 => \SINE_reg[2]_i_131_n_0\,
      O => \SINE_reg[2]_i_45_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_46\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_132_n_0\,
      I1 => \SINE_reg[2]_i_133_n_0\,
      O => \SINE_reg[2]_i_46_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_12_n_0\,
      I1 => \SINE_reg[2]_i_13_n_0\,
      O => \SINE_reg[2]_i_5_n_0\,
      S => sel(10)
    );
\SINE_reg[2]_i_50\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_145_n_0\,
      I1 => \SINE_reg[2]_i_146_n_0\,
      O => \SINE_reg[2]_i_50_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_52\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_150_n_0\,
      I1 => \SINE_reg[2]_i_151_n_0\,
      O => \SINE_reg[2]_i_52_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_53\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_152_n_0\,
      I1 => \SINE_reg[2]_i_153_n_0\,
      O => \SINE_reg[2]_i_53_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_54\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_154_n_0\,
      I1 => \SINE_reg[2]_i_155_n_0\,
      O => \SINE_reg[2]_i_54_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_55\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_156_n_0\,
      I1 => \SINE_reg[2]_i_157_n_0\,
      O => \SINE_reg[2]_i_55_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_57\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_162_n_0\,
      I1 => \SINE_reg[2]_i_163_n_0\,
      O => \SINE_reg[2]_i_57_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_14_n_0\,
      I1 => \SINE[2]_i_15_n_0\,
      O => \SINE_reg[2]_i_6_n_0\,
      S => sel(9)
    );
\SINE_reg[2]_i_61\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_173_n_0\,
      I1 => \SINE_reg[2]_i_174_n_0\,
      O => \SINE_reg[2]_i_61_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_62\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_175_n_0\,
      I1 => \SINE_reg[2]_i_176_n_0\,
      O => \SINE_reg[2]_i_62_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_63\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_177_n_0\,
      I1 => \SINE_reg[2]_i_178_n_0\,
      O => \SINE_reg[2]_i_63_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_64\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_179_n_0\,
      I1 => \SINE_reg[2]_i_180_n_0\,
      O => \SINE_reg[2]_i_64_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_66\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_181_n_0\,
      I1 => \SINE_reg[2]_i_182_n_0\,
      O => \SINE_reg[2]_i_66_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_68\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_187_n_0\,
      I1 => \SINE_reg[2]_i_188_n_0\,
      O => \SINE_reg[2]_i_68_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_69\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_189_n_0\,
      I1 => \SINE_reg[2]_i_190_n_0\,
      O => \SINE_reg[2]_i_69_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_16_n_0\,
      I1 => \SINE[2]_i_17_n_0\,
      O => \SINE_reg[2]_i_7_n_0\,
      S => sel(9)
    );
\SINE_reg[2]_i_70\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_191_n_0\,
      I1 => \SINE_reg[2]_i_192_n_0\,
      O => \SINE_reg[2]_i_70_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_71\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_193_n_0\,
      I1 => \SINE_reg[2]_i_194_n_0\,
      O => \SINE_reg[2]_i_71_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_72\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_195_n_0\,
      I1 => \SINE_reg[2]_i_196_n_0\,
      O => \SINE_reg[2]_i_72_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_74\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_200_n_0\,
      I1 => \SINE_reg[2]_i_201_n_0\,
      O => \SINE_reg[2]_i_74_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_77\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_207_n_0\,
      I1 => \SINE_reg[2]_i_208_n_0\,
      O => \SINE_reg[2]_i_77_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_78\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_209_n_0\,
      I1 => \SINE_reg[2]_i_210_n_0\,
      O => \SINE_reg[2]_i_78_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_18_n_0\,
      I1 => \SINE[2]_i_19_n_0\,
      O => \SINE_reg[2]_i_8_n_0\,
      S => sel(9)
    );
\SINE_reg[2]_i_82\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_222_n_0\,
      I1 => \SINE_reg[2]_i_223_n_0\,
      O => \SINE_reg[2]_i_82_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_85\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_230_n_0\,
      I1 => \SINE_reg[2]_i_231_n_0\,
      O => \SINE_reg[2]_i_85_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_86\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_232_n_0\,
      I1 => \SINE_reg[2]_i_233_n_0\,
      O => \SINE_reg[2]_i_86_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_87\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_234_n_0\,
      I1 => \SINE_reg[2]_i_235_n_0\,
      O => \SINE_reg[2]_i_87_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_88\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_236_n_0\,
      I1 => \SINE_reg[2]_i_237_n_0\,
      O => \SINE_reg[2]_i_88_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_89\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_238_n_0\,
      I1 => \SINE_reg[2]_i_239_n_0\,
      O => \SINE_reg[2]_i_89_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_20_n_0\,
      I1 => \SINE[2]_i_21_n_0\,
      O => \SINE_reg[2]_i_9_n_0\,
      S => sel(9)
    );
\SINE_reg[2]_i_90\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_240_n_0\,
      I1 => \SINE_reg[2]_i_241_n_0\,
      O => \SINE_reg[2]_i_90_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_91\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_242_n_0\,
      I1 => \SINE_reg[2]_i_243_n_0\,
      O => \SINE_reg[2]_i_91_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_92\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_244_n_0\,
      I1 => \SINE_reg[2]_i_245_n_0\,
      O => \SINE_reg[2]_i_92_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_93\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[2]_i_246_n_0\,
      I1 => \SINE_reg[2]_i_247_n_0\,
      O => \SINE_reg[2]_i_93_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\SINE_reg[2]_i_94\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_248_n_0\,
      I1 => \SINE[2]_i_249_n_0\,
      O => \SINE_reg[2]_i_94_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[2]_i_95\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[2]_i_250_n_0\,
      I1 => \SINE[2]_i_251_n_0\,
      O => \SINE_reg[2]_i_95_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\SINE_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => p_0_out(3),
      Q => SINE_WAVE(3)
    );
\SINE_reg[3]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_32_n_0\,
      I1 => \SINE[3]_i_33_n_0\,
      O => \SINE_reg[3]_i_10_n_0\,
      S => sel(9)
    );
\SINE_reg[3]_i_101\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_239_n_0\,
      I1 => \SINE_reg[3]_i_240_n_0\,
      O => \SINE_reg[3]_i_101_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_107\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_251_n_0\,
      I1 => \SINE[3]_i_252_n_0\,
      O => \SINE_reg[3]_i_107_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[3]_i_108\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_253_n_0\,
      I1 => \SINE[3]_i_254_n_0\,
      O => \SINE_reg[3]_i_108_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[3]_i_109\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_255_n_0\,
      I1 => \SINE[3]_i_256_n_0\,
      O => \SINE_reg[3]_i_109_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[3]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_34_n_0\,
      I1 => \SINE[3]_i_35_n_0\,
      O => \SINE_reg[3]_i_11_n_0\,
      S => sel(9)
    );
\SINE_reg[3]_i_110\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_257_n_0\,
      I1 => \SINE[3]_i_258_n_0\,
      O => \SINE_reg[3]_i_110_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[3]_i_111\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_259_n_0\,
      I1 => \SINE[3]_i_260_n_0\,
      O => \SINE_reg[3]_i_111_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[3]_i_112\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_261_n_0\,
      I1 => \SINE[3]_i_262_n_0\,
      O => \SINE_reg[3]_i_112_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[3]_i_114\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_263_n_0\,
      I1 => \SINE[3]_i_264_n_0\,
      O => \SINE_reg[3]_i_114_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[3]_i_115\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_265_n_0\,
      I1 => \SINE[3]_i_266_n_0\,
      O => \SINE_reg[3]_i_115_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[3]_i_116\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_267_n_0\,
      I1 => \SINE[3]_i_268_n_0\,
      O => \SINE_reg[3]_i_116_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[3]_i_117\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_269_n_0\,
      I1 => \SINE[3]_i_270_n_0\,
      O => \SINE_reg[3]_i_117_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[3]_i_118\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_271_n_0\,
      I1 => \SINE[3]_i_272_n_0\,
      O => \SINE_reg[3]_i_118_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[3]_i_119\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_273_n_0\,
      I1 => \SINE[3]_i_274_n_0\,
      O => \SINE_reg[3]_i_119_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[3]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_36_n_0\,
      I1 => \SINE[3]_i_37_n_0\,
      O => \SINE_reg[3]_i_12_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[3]_i_120\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_275_n_0\,
      I1 => \SINE[3]_i_276_n_0\,
      O => \SINE_reg[3]_i_120_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[3]_i_121\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_277_n_0\,
      I1 => \SINE[3]_i_278_n_0\,
      O => \SINE_reg[3]_i_121_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[3]_i_122\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_279_n_0\,
      I1 => \SINE[3]_i_280_n_0\,
      O => \SINE_reg[3]_i_122_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[3]_i_123\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_281_n_0\,
      I1 => \SINE[3]_i_282_n_0\,
      O => \SINE_reg[3]_i_123_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[3]_i_124\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_283_n_0\,
      I1 => \SINE[3]_i_284_n_0\,
      O => \SINE_reg[3]_i_124_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[3]_i_125\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_285_n_0\,
      I1 => \SINE[3]_i_286_n_0\,
      O => \SINE_reg[3]_i_125_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[3]_i_126\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_287_n_0\,
      I1 => \SINE[3]_i_288_n_0\,
      O => \SINE_reg[3]_i_126_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[3]_i_127\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_289_n_0\,
      I1 => \SINE[3]_i_290_n_0\,
      O => \SINE_reg[3]_i_127_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[3]_i_128\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_291_n_0\,
      I1 => \SINE[3]_i_292_n_0\,
      O => \SINE_reg[3]_i_128_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[3]_i_129\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_293_n_0\,
      I1 => \SINE[3]_i_294_n_0\,
      O => \SINE_reg[3]_i_129_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[3]_i_130\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_295_n_0\,
      I1 => \SINE[3]_i_296_n_0\,
      O => \SINE_reg[3]_i_130_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[3]_i_131\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_297_n_0\,
      I1 => \SINE[3]_i_298_n_0\,
      O => \SINE_reg[3]_i_131_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[3]_i_132\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_299_n_0\,
      I1 => \SINE[3]_i_300_n_0\,
      O => \SINE_reg[3]_i_132_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[3]_i_133\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_301_n_0\,
      I1 => \SINE[3]_i_302_n_0\,
      O => \SINE_reg[3]_i_133_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\SINE_reg[3]_i_138\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_303_n_0\,
      I1 => \SINE_reg[3]_i_304_n_0\,
      O => \SINE_reg[3]_i_138_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_139\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_305_n_0\,
      I1 => \SINE_reg[3]_i_306_n_0\,
      O => \SINE_reg[3]_i_139_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_140\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_307_n_0\,
      I1 => \SINE_reg[3]_i_308_n_0\,
      O => \SINE_reg[3]_i_140_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_141\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_309_n_0\,
      I1 => \SINE_reg[3]_i_310_n_0\,
      O => \SINE_reg[3]_i_141_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_142\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_311_n_0\,
      I1 => \SINE_reg[3]_i_312_n_0\,
      O => \SINE_reg[3]_i_142_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_145\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_319_n_0\,
      I1 => \SINE_reg[3]_i_320_n_0\,
      O => \SINE_reg[3]_i_145_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_148\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_329_n_0\,
      I1 => \SINE_reg[3]_i_330_n_0\,
      O => \SINE_reg[3]_i_148_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_149\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_331_n_0\,
      I1 => \SINE_reg[3]_i_332_n_0\,
      O => \SINE_reg[3]_i_149_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_150\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_333_n_0\,
      I1 => \SINE_reg[3]_i_334_n_0\,
      O => \SINE_reg[3]_i_150_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_151\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_335_n_0\,
      I1 => \SINE_reg[3]_i_336_n_0\,
      O => \SINE_reg[3]_i_151_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_50_n_0\,
      I1 => \SINE[3]_i_51_n_0\,
      O => \SINE_reg[3]_i_16_n_0\,
      S => sel(9)
    );
\SINE_reg[3]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_52_n_0\,
      I1 => \SINE[3]_i_53_n_0\,
      O => \SINE_reg[3]_i_17_n_0\,
      S => sel(9)
    );
\SINE_reg[3]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_54_n_0\,
      I1 => \SINE_reg[3]_i_55_n_0\,
      O => \SINE_reg[3]_i_18_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_56_n_0\,
      I1 => \SINE_reg[3]_i_57_n_0\,
      O => \SINE_reg[3]_i_19_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_58_n_0\,
      I1 => \SINE_reg[3]_i_59_n_0\,
      O => \SINE_reg[3]_i_20_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_204\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_345_n_0\,
      I1 => \SINE[3]_i_346_n_0\,
      O => \SINE_reg[3]_i_204_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[3]_i_205\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_347_n_0\,
      I1 => \SINE[3]_i_348_n_0\,
      O => \SINE_reg[3]_i_205_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[3]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_60_n_0\,
      I1 => \SINE_reg[3]_i_61_n_0\,
      O => \SINE_reg[3]_i_21_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_214\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_349_n_0\,
      I1 => \SINE[3]_i_350_n_0\,
      O => \SINE_reg[3]_i_214_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[3]_i_215\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_351_n_0\,
      I1 => \SINE[3]_i_352_n_0\,
      O => \SINE_reg[3]_i_215_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[3]_i_216\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_353_n_0\,
      I1 => \SINE[3]_i_354_n_0\,
      O => \SINE_reg[3]_i_216_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[3]_i_217\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_355_n_0\,
      I1 => \SINE[3]_i_356_n_0\,
      O => \SINE_reg[3]_i_217_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[3]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_62_n_0\,
      I1 => \SINE_reg[3]_i_63_n_0\,
      O => \SINE_reg[3]_i_22_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_225\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_357_n_0\,
      I1 => \SINE[3]_i_358_n_0\,
      O => \SINE_reg[3]_i_225_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[3]_i_226\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_359_n_0\,
      I1 => \SINE[3]_i_360_n_0\,
      O => \SINE_reg[3]_i_226_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[3]_i_239\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_361_n_0\,
      I1 => \SINE[3]_i_362_n_0\,
      O => \SINE_reg[3]_i_239_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[3]_i_240\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_363_n_0\,
      I1 => \SINE[3]_i_364_n_0\,
      O => \SINE_reg[3]_i_240_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[3]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_70_n_0\,
      I1 => \SINE_reg[3]_i_71_n_0\,
      O => \SINE_reg[3]_i_25_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_72_n_0\,
      I1 => \SINE_reg[3]_i_73_n_0\,
      O => \SINE_reg[3]_i_26_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_74_n_0\,
      I1 => \SINE_reg[3]_i_75_n_0\,
      O => \SINE_reg[3]_i_27_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_76_n_0\,
      I1 => \SINE_reg[3]_i_77_n_0\,
      O => \SINE_reg[3]_i_28_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_10_n_0\,
      I1 => \SINE_reg[3]_i_11_n_0\,
      O => \SINE_reg[3]_i_3_n_0\,
      S => sel(10)
    );
\SINE_reg[3]_i_303\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_365_n_0\,
      I1 => \SINE[3]_i_366_n_0\,
      O => \SINE_reg[3]_i_303_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_304\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_367_n_0\,
      I1 => \SINE[3]_i_368_n_0\,
      O => \SINE_reg[3]_i_304_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_305\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_369_n_0\,
      I1 => \SINE[3]_i_370_n_0\,
      O => \SINE_reg[3]_i_305_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_306\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_371_n_0\,
      I1 => \SINE[3]_i_372_n_0\,
      O => \SINE_reg[3]_i_306_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_307\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_373_n_0\,
      I1 => \SINE[3]_i_374_n_0\,
      O => \SINE_reg[3]_i_307_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_308\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_375_n_0\,
      I1 => \SINE[3]_i_376_n_0\,
      O => \SINE_reg[3]_i_308_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_309\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_377_n_0\,
      I1 => \SINE[3]_i_378_n_0\,
      O => \SINE_reg[3]_i_309_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_310\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_379_n_0\,
      I1 => \SINE[3]_i_380_n_0\,
      O => \SINE_reg[3]_i_310_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_311\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_381_n_0\,
      I1 => \SINE[3]_i_382_n_0\,
      O => \SINE_reg[3]_i_311_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_312\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_383_n_0\,
      I1 => \SINE[3]_i_384_n_0\,
      O => \SINE_reg[3]_i_312_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_319\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_385_n_0\,
      I1 => \SINE[3]_i_386_n_0\,
      O => \SINE_reg[3]_i_319_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_320\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_387_n_0\,
      I1 => \SINE[3]_i_388_n_0\,
      O => \SINE_reg[3]_i_320_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_329\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_389_n_0\,
      I1 => \SINE[3]_i_390_n_0\,
      O => \SINE_reg[3]_i_329_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_330\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_391_n_0\,
      I1 => \SINE[3]_i_392_n_0\,
      O => \SINE_reg[3]_i_330_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_331\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_393_n_0\,
      I1 => \SINE[3]_i_394_n_0\,
      O => \SINE_reg[3]_i_331_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_332\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_395_n_0\,
      I1 => \SINE[3]_i_396_n_0\,
      O => \SINE_reg[3]_i_332_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_333\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_397_n_0\,
      I1 => \SINE[3]_i_398_n_0\,
      O => \SINE_reg[3]_i_333_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_334\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_399_n_0\,
      I1 => \SINE[3]_i_400_n_0\,
      O => \SINE_reg[3]_i_334_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_335\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_401_n_0\,
      I1 => \SINE[3]_i_402_n_0\,
      O => \SINE_reg[3]_i_335_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_336\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_403_n_0\,
      I1 => \SINE[3]_i_404_n_0\,
      O => \SINE_reg[3]_i_336_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_38\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_114_n_0\,
      I1 => \SINE_reg[3]_i_115_n_0\,
      O => \SINE_reg[3]_i_38_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_39\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_116_n_0\,
      I1 => \SINE_reg[3]_i_117_n_0\,
      O => \SINE_reg[3]_i_39_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_40\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_118_n_0\,
      I1 => \SINE_reg[3]_i_119_n_0\,
      O => \SINE_reg[3]_i_40_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_41\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_120_n_0\,
      I1 => \SINE_reg[3]_i_121_n_0\,
      O => \SINE_reg[3]_i_41_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_42\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_122_n_0\,
      I1 => \SINE_reg[3]_i_123_n_0\,
      O => \SINE_reg[3]_i_42_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_43\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_124_n_0\,
      I1 => \SINE_reg[3]_i_125_n_0\,
      O => \SINE_reg[3]_i_43_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_44\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_126_n_0\,
      I1 => \SINE_reg[3]_i_127_n_0\,
      O => \SINE_reg[3]_i_44_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_45\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_128_n_0\,
      I1 => \SINE_reg[3]_i_129_n_0\,
      O => \SINE_reg[3]_i_45_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_46\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_130_n_0\,
      I1 => \SINE_reg[3]_i_131_n_0\,
      O => \SINE_reg[3]_i_46_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_47\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_132_n_0\,
      I1 => \SINE_reg[3]_i_133_n_0\,
      O => \SINE_reg[3]_i_47_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_16_n_0\,
      I1 => \SINE_reg[3]_i_17_n_0\,
      O => \SINE_reg[3]_i_5_n_0\,
      S => sel(10)
    );
\SINE_reg[3]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_154_n_0\,
      I1 => \SINE[3]_i_155_n_0\,
      O => \SINE_reg[3]_i_54_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_156_n_0\,
      I1 => \SINE[3]_i_157_n_0\,
      O => \SINE_reg[3]_i_55_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_158_n_0\,
      I1 => \SINE[3]_i_159_n_0\,
      O => \SINE_reg[3]_i_56_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_160_n_0\,
      I1 => \SINE[3]_i_161_n_0\,
      O => \SINE_reg[3]_i_57_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_162_n_0\,
      I1 => \SINE[3]_i_163_n_0\,
      O => \SINE_reg[3]_i_58_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_164_n_0\,
      I1 => \SINE[3]_i_165_n_0\,
      O => \SINE_reg[3]_i_59_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_166_n_0\,
      I1 => \SINE[3]_i_167_n_0\,
      O => \SINE_reg[3]_i_60_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_168_n_0\,
      I1 => \SINE[3]_i_169_n_0\,
      O => \SINE_reg[3]_i_61_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_170_n_0\,
      I1 => \SINE[3]_i_171_n_0\,
      O => \SINE_reg[3]_i_62_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_172_n_0\,
      I1 => \SINE[3]_i_173_n_0\,
      O => \SINE_reg[3]_i_63_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_174_n_0\,
      I1 => \SINE[3]_i_175_n_0\,
      O => \SINE_reg[3]_i_70_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_176_n_0\,
      I1 => \SINE[3]_i_177_n_0\,
      O => \SINE_reg[3]_i_71_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_178_n_0\,
      I1 => \SINE[3]_i_179_n_0\,
      O => \SINE_reg[3]_i_72_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_73\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_180_n_0\,
      I1 => \SINE[3]_i_181_n_0\,
      O => \SINE_reg[3]_i_73_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_74\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_182_n_0\,
      I1 => \SINE[3]_i_183_n_0\,
      O => \SINE_reg[3]_i_74_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_75\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_184_n_0\,
      I1 => \SINE[3]_i_185_n_0\,
      O => \SINE_reg[3]_i_75_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_76\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_186_n_0\,
      I1 => \SINE[3]_i_187_n_0\,
      O => \SINE_reg[3]_i_76_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_77\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_188_n_0\,
      I1 => \SINE[3]_i_189_n_0\,
      O => \SINE_reg[3]_i_77_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_82\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_190_n_0\,
      I1 => \SINE[3]_i_191_n_0\,
      O => \SINE_reg[3]_i_82_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_192_n_0\,
      I1 => \SINE[3]_i_193_n_0\,
      O => \SINE_reg[3]_i_83_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_194_n_0\,
      I1 => \SINE[3]_i_195_n_0\,
      O => \SINE_reg[3]_i_84_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[3]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_196_n_0\,
      I1 => \SINE[3]_i_197_n_0\,
      O => \SINE_reg[3]_i_85_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[3]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_198_n_0\,
      I1 => \SINE[3]_i_199_n_0\,
      O => \SINE_reg[3]_i_86_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_200_n_0\,
      I1 => \SINE[3]_i_201_n_0\,
      O => \SINE_reg[3]_i_87_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_202_n_0\,
      I1 => \SINE[3]_i_203_n_0\,
      O => \SINE_reg[3]_i_89_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[3]_i_30_n_0\,
      I1 => \SINE[3]_i_31_n_0\,
      O => \SINE_reg[3]_i_9_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[3]_i_90\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_204_n_0\,
      I1 => \SINE_reg[3]_i_205_n_0\,
      O => \SINE_reg[3]_i_90_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_93\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_214_n_0\,
      I1 => \SINE_reg[3]_i_215_n_0\,
      O => \SINE_reg[3]_i_93_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_94\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_216_n_0\,
      I1 => \SINE_reg[3]_i_217_n_0\,
      O => \SINE_reg[3]_i_94_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[3]_i_97\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[3]_i_225_n_0\,
      I1 => \SINE_reg[3]_i_226_n_0\,
      O => \SINE_reg[3]_i_97_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\SINE_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => p_0_out(4),
      Q => SINE_WAVE(4)
    );
\SINE_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_22_n_0\,
      I1 => \SINE[4]_i_23_n_0\,
      O => \SINE_reg[4]_i_10_n_0\,
      S => sel(9)
    );
\SINE_reg[4]_i_100\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_270_n_0\,
      I1 => \SINE[4]_i_271_n_0\,
      O => \SINE_reg[4]_i_100_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_101\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_272_n_0\,
      I1 => \SINE[4]_i_273_n_0\,
      O => \SINE_reg[4]_i_101_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_274_n_0\,
      I1 => \SINE[4]_i_275_n_0\,
      O => \SINE_reg[4]_i_102_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_276_n_0\,
      I1 => \SINE[4]_i_277_n_0\,
      O => \SINE_reg[4]_i_103_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_278_n_0\,
      I1 => \SINE[4]_i_279_n_0\,
      O => \SINE_reg[4]_i_104_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_280_n_0\,
      I1 => \SINE[4]_i_281_n_0\,
      O => \SINE_reg[4]_i_105_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_106\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_282_n_0\,
      I1 => \SINE[4]_i_283_n_0\,
      O => \SINE_reg[4]_i_106_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_107\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_284_n_0\,
      I1 => \SINE[4]_i_285_n_0\,
      O => \SINE_reg[4]_i_107_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_108\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_286_n_0\,
      I1 => \SINE[4]_i_287_n_0\,
      O => \SINE_reg[4]_i_108_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_109\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_288_n_0\,
      I1 => \SINE[4]_i_289_n_0\,
      O => \SINE_reg[4]_i_109_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_24_n_0\,
      I1 => \SINE[4]_i_25_n_0\,
      O => \SINE_reg[4]_i_11_n_0\,
      S => sel(9)
    );
\SINE_reg[4]_i_116\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_290_n_0\,
      I1 => \SINE[4]_i_291_n_0\,
      O => \SINE_reg[4]_i_116_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_117\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_292_n_0\,
      I1 => \SINE[4]_i_293_n_0\,
      O => \SINE_reg[4]_i_117_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_118\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_294_n_0\,
      I1 => \SINE[4]_i_295_n_0\,
      O => \SINE_reg[4]_i_118_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_119\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_296_n_0\,
      I1 => \SINE[4]_i_297_n_0\,
      O => \SINE_reg[4]_i_119_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_26_n_0\,
      I1 => \SINE[4]_i_27_n_0\,
      O => \SINE_reg[4]_i_12_n_0\,
      S => sel(9)
    );
\SINE_reg[4]_i_124\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_298_n_0\,
      I1 => \SINE[4]_i_299_n_0\,
      O => \SINE_reg[4]_i_124_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_125\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_300_n_0\,
      I1 => \SINE[4]_i_301_n_0\,
      O => \SINE_reg[4]_i_125_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_126\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_302_n_0\,
      I1 => \SINE[4]_i_303_n_0\,
      O => \SINE_reg[4]_i_126_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_127\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_304_n_0\,
      I1 => \SINE[4]_i_305_n_0\,
      O => \SINE_reg[4]_i_127_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_128\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_306_n_0\,
      I1 => \SINE[4]_i_307_n_0\,
      O => \SINE_reg[4]_i_128_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_129\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_308_n_0\,
      I1 => \SINE[4]_i_309_n_0\,
      O => \SINE_reg[4]_i_129_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_28_n_0\,
      I1 => \SINE[4]_i_29_n_0\,
      O => \SINE_reg[4]_i_13_n_0\,
      S => sel(9)
    );
\SINE_reg[4]_i_138\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_310_n_0\,
      I1 => \SINE[4]_i_311_n_0\,
      O => \SINE_reg[4]_i_138_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_139\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_312_n_0\,
      I1 => \SINE[4]_i_313_n_0\,
      O => \SINE_reg[4]_i_139_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_140\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_314_n_0\,
      I1 => \SINE[4]_i_315_n_0\,
      O => \SINE_reg[4]_i_140_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_141\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_316_n_0\,
      I1 => \SINE[4]_i_317_n_0\,
      O => \SINE_reg[4]_i_141_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_148\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_318_n_0\,
      I1 => \SINE[4]_i_319_n_0\,
      O => \SINE_reg[4]_i_148_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_149\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_320_n_0\,
      I1 => \SINE[4]_i_321_n_0\,
      O => \SINE_reg[4]_i_149_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_160\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_322_n_0\,
      I1 => \SINE[4]_i_323_n_0\,
      O => \SINE_reg[4]_i_160_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_161\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_324_n_0\,
      I1 => \SINE[4]_i_325_n_0\,
      O => \SINE_reg[4]_i_161_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_174\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_326_n_0\,
      I1 => \SINE[4]_i_327_n_0\,
      O => \SINE_reg[4]_i_174_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_175\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_328_n_0\,
      I1 => \SINE[4]_i_329_n_0\,
      O => \SINE_reg[4]_i_175_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_185\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_330_n_0\,
      I1 => \SINE[4]_i_331_n_0\,
      O => \SINE_reg[4]_i_185_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_186\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_332_n_0\,
      I1 => \SINE[4]_i_333_n_0\,
      O => \SINE_reg[4]_i_186_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_190\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_334_n_0\,
      I1 => \SINE[4]_i_335_n_0\,
      O => \SINE_reg[4]_i_190_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_191\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_336_n_0\,
      I1 => \SINE[4]_i_337_n_0\,
      O => \SINE_reg[4]_i_191_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_195\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_338_n_0\,
      I1 => \SINE[4]_i_339_n_0\,
      O => \SINE_reg[4]_i_195_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_196\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_340_n_0\,
      I1 => \SINE[4]_i_341_n_0\,
      O => \SINE_reg[4]_i_196_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_6_n_0\,
      I1 => \SINE_reg[4]_i_7_n_0\,
      O => \SINE_reg[4]_i_2_n_0\,
      S => sel(10)
    );
\SINE_reg[4]_i_203\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_342_n_0\,
      I1 => \SINE[4]_i_343_n_0\,
      O => \SINE_reg[4]_i_203_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_204\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_344_n_0\,
      I1 => \SINE[4]_i_345_n_0\,
      O => \SINE_reg[4]_i_204_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_221\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_346_n_0\,
      I1 => \SINE[4]_i_347_n_0\,
      O => \SINE_reg[4]_i_221_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_222\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_348_n_0\,
      I1 => \SINE[4]_i_349_n_0\,
      O => \SINE_reg[4]_i_222_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_229\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_350_n_0\,
      I1 => \SINE[4]_i_351_n_0\,
      O => \SINE_reg[4]_i_229_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_230\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_352_n_0\,
      I1 => \SINE[4]_i_353_n_0\,
      O => \SINE_reg[4]_i_230_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_239\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_354_n_0\,
      I1 => \SINE[4]_i_355_n_0\,
      O => \SINE_reg[4]_i_239_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_240\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_356_n_0\,
      I1 => \SINE[4]_i_357_n_0\,
      O => \SINE_reg[4]_i_240_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_241\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_358_n_0\,
      I1 => \SINE[4]_i_359_n_0\,
      O => \SINE_reg[4]_i_241_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_242\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_360_n_0\,
      I1 => \SINE[4]_i_361_n_0\,
      O => \SINE_reg[4]_i_242_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_247\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_362_n_0\,
      I1 => \SINE[4]_i_363_n_0\,
      O => \SINE_reg[4]_i_247_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_248\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_364_n_0\,
      I1 => \SINE[4]_i_365_n_0\,
      O => \SINE_reg[4]_i_248_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_249\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_366_n_0\,
      I1 => \SINE[4]_i_367_n_0\,
      O => \SINE_reg[4]_i_249_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_250\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_368_n_0\,
      I1 => \SINE[4]_i_369_n_0\,
      O => \SINE_reg[4]_i_250_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_8_n_0\,
      I1 => \SINE_reg[4]_i_9_n_0\,
      O => \SINE_reg[4]_i_3_n_0\,
      S => sel(10)
    );
\SINE_reg[4]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_92_n_0\,
      I1 => \SINE_reg[4]_i_93_n_0\,
      O => \SINE_reg[4]_i_30_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\SINE_reg[4]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_94_n_0\,
      I1 => \SINE_reg[4]_i_95_n_0\,
      O => \SINE_reg[4]_i_31_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\SINE_reg[4]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_96_n_0\,
      I1 => \SINE_reg[4]_i_97_n_0\,
      O => \SINE_reg[4]_i_32_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\SINE_reg[4]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_98_n_0\,
      I1 => \SINE_reg[4]_i_99_n_0\,
      O => \SINE_reg[4]_i_33_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\SINE_reg[4]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_100_n_0\,
      I1 => \SINE_reg[4]_i_101_n_0\,
      O => \SINE_reg[4]_i_34_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\SINE_reg[4]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_102_n_0\,
      I1 => \SINE_reg[4]_i_103_n_0\,
      O => \SINE_reg[4]_i_35_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\SINE_reg[4]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_104_n_0\,
      I1 => \SINE_reg[4]_i_105_n_0\,
      O => \SINE_reg[4]_i_36_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\SINE_reg[4]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_106_n_0\,
      I1 => \SINE_reg[4]_i_107_n_0\,
      O => \SINE_reg[4]_i_37_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\SINE_reg[4]_i_38\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_108_n_0\,
      I1 => \SINE_reg[4]_i_109_n_0\,
      O => \SINE_reg[4]_i_38_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\SINE_reg[4]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_10_n_0\,
      I1 => \SINE_reg[4]_i_11_n_0\,
      O => \SINE_reg[4]_i_4_n_0\,
      S => sel(10)
    );
\SINE_reg[4]_i_41\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_116_n_0\,
      I1 => \SINE_reg[4]_i_117_n_0\,
      O => \SINE_reg[4]_i_41_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\SINE_reg[4]_i_42\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_118_n_0\,
      I1 => \SINE_reg[4]_i_119_n_0\,
      O => \SINE_reg[4]_i_42_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\SINE_reg[4]_i_44\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_124_n_0\,
      I1 => \SINE_reg[4]_i_125_n_0\,
      O => \SINE_reg[4]_i_44_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\SINE_reg[4]_i_45\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_126_n_0\,
      I1 => \SINE_reg[4]_i_127_n_0\,
      O => \SINE_reg[4]_i_45_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\SINE_reg[4]_i_46\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_128_n_0\,
      I1 => \SINE_reg[4]_i_129_n_0\,
      O => \SINE_reg[4]_i_46_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\SINE_reg[4]_i_49\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_138_n_0\,
      I1 => \SINE_reg[4]_i_139_n_0\,
      O => \SINE_reg[4]_i_49_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\SINE_reg[4]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_12_n_0\,
      I1 => \SINE_reg[4]_i_13_n_0\,
      O => \SINE_reg[4]_i_5_n_0\,
      S => sel(10)
    );
\SINE_reg[4]_i_50\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_140_n_0\,
      I1 => \SINE_reg[4]_i_141_n_0\,
      O => \SINE_reg[4]_i_50_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\SINE_reg[4]_i_53\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_148_n_0\,
      I1 => \SINE_reg[4]_i_149_n_0\,
      O => \SINE_reg[4]_i_53_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\SINE_reg[4]_i_57\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_160_n_0\,
      I1 => \SINE_reg[4]_i_161_n_0\,
      O => \SINE_reg[4]_i_57_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\SINE_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_14_n_0\,
      I1 => \SINE[4]_i_15_n_0\,
      O => \SINE_reg[4]_i_6_n_0\,
      S => sel(9)
    );
\SINE_reg[4]_i_64\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_174_n_0\,
      I1 => \SINE_reg[4]_i_175_n_0\,
      O => \SINE_reg[4]_i_64_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\SINE_reg[4]_i_68\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_185_n_0\,
      I1 => \SINE_reg[4]_i_186_n_0\,
      O => \SINE_reg[4]_i_68_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\SINE_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_16_n_0\,
      I1 => \SINE[4]_i_17_n_0\,
      O => \SINE_reg[4]_i_7_n_0\,
      S => sel(9)
    );
\SINE_reg[4]_i_70\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_190_n_0\,
      I1 => \SINE_reg[4]_i_191_n_0\,
      O => \SINE_reg[4]_i_70_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\SINE_reg[4]_i_72\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_195_n_0\,
      I1 => \SINE_reg[4]_i_196_n_0\,
      O => \SINE_reg[4]_i_72_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\SINE_reg[4]_i_75\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_203_n_0\,
      I1 => \SINE_reg[4]_i_204_n_0\,
      O => \SINE_reg[4]_i_75_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\SINE_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_18_n_0\,
      I1 => \SINE[4]_i_19_n_0\,
      O => \SINE_reg[4]_i_8_n_0\,
      S => sel(9)
    );
\SINE_reg[4]_i_80\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_221_n_0\,
      I1 => \SINE_reg[4]_i_222_n_0\,
      O => \SINE_reg[4]_i_80_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\SINE_reg[4]_i_83\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_229_n_0\,
      I1 => \SINE_reg[4]_i_230_n_0\,
      O => \SINE_reg[4]_i_83_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\SINE_reg[4]_i_86\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_239_n_0\,
      I1 => \SINE_reg[4]_i_240_n_0\,
      O => \SINE_reg[4]_i_86_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\SINE_reg[4]_i_87\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_241_n_0\,
      I1 => \SINE_reg[4]_i_242_n_0\,
      O => \SINE_reg[4]_i_87_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\SINE_reg[4]_i_89\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_247_n_0\,
      I1 => \SINE_reg[4]_i_248_n_0\,
      O => \SINE_reg[4]_i_89_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\SINE_reg[4]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_20_n_0\,
      I1 => \SINE[4]_i_21_n_0\,
      O => \SINE_reg[4]_i_9_n_0\,
      S => sel(9)
    );
\SINE_reg[4]_i_90\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[4]_i_249_n_0\,
      I1 => \SINE_reg[4]_i_250_n_0\,
      O => \SINE_reg[4]_i_90_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\SINE_reg[4]_i_92\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_254_n_0\,
      I1 => \SINE[4]_i_255_n_0\,
      O => \SINE_reg[4]_i_92_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_93\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_256_n_0\,
      I1 => \SINE[4]_i_257_n_0\,
      O => \SINE_reg[4]_i_93_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_94\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_258_n_0\,
      I1 => \SINE[4]_i_259_n_0\,
      O => \SINE_reg[4]_i_94_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_95\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_260_n_0\,
      I1 => \SINE[4]_i_261_n_0\,
      O => \SINE_reg[4]_i_95_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_96\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_262_n_0\,
      I1 => \SINE[4]_i_263_n_0\,
      O => \SINE_reg[4]_i_96_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_97\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_264_n_0\,
      I1 => \SINE[4]_i_265_n_0\,
      O => \SINE_reg[4]_i_97_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_98\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_266_n_0\,
      I1 => \SINE[4]_i_267_n_0\,
      O => \SINE_reg[4]_i_98_n_0\,
      S => sel(5)
    );
\SINE_reg[4]_i_99\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[4]_i_268_n_0\,
      I1 => \SINE[4]_i_269_n_0\,
      O => \SINE_reg[4]_i_99_n_0\,
      S => sel(5)
    );
\SINE_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => p_0_out(5),
      Q => SINE_WAVE(5)
    );
\SINE_reg[5]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[5]_i_27_n_0\,
      I1 => \SINE_reg[5]_i_28_n_0\,
      O => \SINE_reg[5]_i_10_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[5]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_226_n_0\,
      I1 => \SINE[5]_i_227_n_0\,
      O => \SINE_reg[5]_i_102_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[5]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_228_n_0\,
      I1 => \SINE[5]_i_229_n_0\,
      O => \SINE_reg[5]_i_103_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[5]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_230_n_0\,
      I1 => \SINE[5]_i_231_n_0\,
      O => \SINE_reg[5]_i_104_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\SINE_reg[5]_i_120\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_246_n_0\,
      I1 => \SINE[5]_i_247_n_0\,
      O => \SINE_reg[5]_i_120_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[5]_i_121\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_248_n_0\,
      I1 => \SINE[5]_i_249_n_0\,
      O => \SINE_reg[5]_i_121_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[5]_i_126\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_250_n_0\,
      I1 => \SINE[5]_i_251_n_0\,
      O => \SINE_reg[5]_i_126_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[5]_i_127\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_252_n_0\,
      I1 => \SINE[5]_i_253_n_0\,
      O => \SINE_reg[5]_i_127_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[5]_i_135\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_254_n_0\,
      I1 => \SINE[5]_i_255_n_0\,
      O => \SINE_reg[5]_i_135_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[5]_i_136\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_256_n_0\,
      I1 => \SINE[5]_i_257_n_0\,
      O => \SINE_reg[5]_i_136_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[5]_i_146\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_258_n_0\,
      I1 => \SINE[5]_i_259_n_0\,
      O => \SINE_reg[5]_i_146_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[5]_i_147\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_260_n_0\,
      I1 => \SINE[5]_i_261_n_0\,
      O => \SINE_reg[5]_i_147_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[5]_i_152\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_277_n_0\,
      I1 => \SINE[5]_i_278_n_0\,
      O => \SINE_reg[5]_i_152_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[5]_i_153\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_279_n_0\,
      I1 => \SINE[5]_i_280_n_0\,
      O => \SINE_reg[5]_i_153_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[5]_i_161\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_281_n_0\,
      I1 => \SINE[5]_i_282_n_0\,
      O => \SINE_reg[5]_i_161_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[5]_i_162\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_283_n_0\,
      I1 => \SINE[5]_i_284_n_0\,
      O => \SINE_reg[5]_i_162_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[5]_i_163\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_285_n_0\,
      I1 => \SINE[5]_i_286_n_0\,
      O => \SINE_reg[5]_i_163_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[5]_i_164\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_287_n_0\,
      I1 => \SINE[5]_i_288_n_0\,
      O => \SINE_reg[5]_i_164_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[5]_i_165\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_289_n_0\,
      I1 => \SINE[5]_i_290_n_0\,
      O => \SINE_reg[5]_i_165_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[5]_i_166\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_291_n_0\,
      I1 => \SINE[5]_i_292_n_0\,
      O => \SINE_reg[5]_i_166_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[5]_i_167\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_293_n_0\,
      I1 => \SINE[5]_i_294_n_0\,
      O => \SINE_reg[5]_i_167_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[5]_i_168\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_295_n_0\,
      I1 => \SINE[5]_i_296_n_0\,
      O => \SINE_reg[5]_i_168_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[5]_i_169\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_297_n_0\,
      I1 => \SINE[5]_i_298_n_0\,
      O => \SINE_reg[5]_i_169_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[5]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[5]_i_53_n_0\,
      I1 => \SINE_reg[5]_i_54_n_0\,
      O => \SINE_reg[5]_i_17_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[5]_i_170\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_299_n_0\,
      I1 => \SINE[5]_i_300_n_0\,
      O => \SINE_reg[5]_i_170_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[5]_i_171\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_301_n_0\,
      I1 => \SINE[5]_i_302_n_0\,
      O => \SINE_reg[5]_i_171_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[5]_i_172\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_303_n_0\,
      I1 => \SINE[5]_i_304_n_0\,
      O => \SINE_reg[5]_i_172_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[5]_i_184\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_305_n_0\,
      I1 => \SINE[5]_i_306_n_0\,
      O => \SINE_reg[5]_i_184_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[5]_i_185\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_307_n_0\,
      I1 => \SINE[5]_i_308_n_0\,
      O => \SINE_reg[5]_i_185_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[5]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[5]_i_6_n_0\,
      I1 => \SINE_reg[5]_i_7_n_0\,
      O => \SINE_reg[5]_i_2_n_0\,
      S => sel(10)
    );
\SINE_reg[5]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_74_n_0\,
      I1 => \SINE[5]_i_75_n_0\,
      O => \SINE_reg[5]_i_25_n_0\,
      S => \ACCUMULATOR_reg[25]_rep_n_0\
    );
\SINE_reg[5]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_76_n_0\,
      I1 => \SINE[5]_i_77_n_0\,
      O => \SINE_reg[5]_i_26_n_0\,
      S => \ACCUMULATOR_reg[25]_rep_n_0\
    );
\SINE_reg[5]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_78_n_0\,
      I1 => \SINE[5]_i_79_n_0\,
      O => \SINE_reg[5]_i_27_n_0\,
      S => \ACCUMULATOR_reg[25]_rep_n_0\
    );
\SINE_reg[5]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_80_n_0\,
      I1 => \SINE[5]_i_81_n_0\,
      O => \SINE_reg[5]_i_28_n_0\,
      S => \ACCUMULATOR_reg[25]_rep_n_0\
    );
\SINE_reg[5]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[5]_i_92_n_0\,
      I1 => \SINE_reg[5]_i_93_n_0\,
      O => \SINE_reg[5]_i_32_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__2_n_0\
    );
\SINE_reg[5]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_94_n_0\,
      I1 => \SINE[5]_i_95_n_0\,
      O => \SINE_reg[5]_i_33_n_0\,
      S => \ACCUMULATOR_reg[25]_rep_n_0\
    );
\SINE_reg[5]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_96_n_0\,
      I1 => \SINE[5]_i_97_n_0\,
      O => \SINE_reg[5]_i_34_n_0\,
      S => \ACCUMULATOR_reg[25]_rep_n_0\
    );
\SINE_reg[5]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_98_n_0\,
      I1 => \SINE[5]_i_99_n_0\,
      O => \SINE_reg[5]_i_35_n_0\,
      S => \ACCUMULATOR_reg[25]_rep_n_0\
    );
\SINE_reg[5]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_106_n_0\,
      I1 => \SINE[5]_i_107_n_0\,
      O => \SINE_reg[5]_i_38_n_0\,
      S => \ACCUMULATOR_reg[25]_rep_n_0\
    );
\SINE_reg[5]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_108_n_0\,
      I1 => \SINE[5]_i_109_n_0\,
      O => \SINE_reg[5]_i_39_n_0\,
      S => \ACCUMULATOR_reg[25]_rep_n_0\
    );
\SINE_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_12_n_0\,
      I1 => \SINE[5]_i_13_n_0\,
      O => \SINE_reg[5]_i_4_n_0\,
      S => sel(10)
    );
\SINE_reg[5]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_110_n_0\,
      I1 => \SINE[5]_i_111_n_0\,
      O => \SINE_reg[5]_i_40_n_0\,
      S => \ACCUMULATOR_reg[25]_rep_n_0\
    );
\SINE_reg[5]_i_43\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[5]_i_120_n_0\,
      I1 => \SINE_reg[5]_i_121_n_0\,
      O => \SINE_reg[5]_i_43_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__2_n_0\
    );
\SINE_reg[5]_i_45\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[5]_i_126_n_0\,
      I1 => \SINE_reg[5]_i_127_n_0\,
      O => \SINE_reg[5]_i_45_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__2_n_0\
    );
\SINE_reg[5]_i_48\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[5]_i_135_n_0\,
      I1 => \SINE_reg[5]_i_136_n_0\,
      O => \SINE_reg[5]_i_48_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__2_n_0\
    );
\SINE_reg[5]_i_52\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[5]_i_146_n_0\,
      I1 => \SINE_reg[5]_i_147_n_0\,
      O => \SINE_reg[5]_i_52_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__2_n_0\
    );
\SINE_reg[5]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_148_n_0\,
      I1 => \SINE[5]_i_149_n_0\,
      O => \SINE_reg[5]_i_53_n_0\,
      S => \ACCUMULATOR_reg[25]_rep_n_0\
    );
\SINE_reg[5]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_150_n_0\,
      I1 => \SINE[5]_i_151_n_0\,
      O => \SINE_reg[5]_i_54_n_0\,
      S => \ACCUMULATOR_reg[25]_rep_n_0\
    );
\SINE_reg[5]_i_55\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[5]_i_152_n_0\,
      I1 => \SINE_reg[5]_i_153_n_0\,
      O => \SINE_reg[5]_i_55_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__2_n_0\
    );
\SINE_reg[5]_i_58\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[5]_i_161_n_0\,
      I1 => \SINE_reg[5]_i_162_n_0\,
      O => \SINE_reg[5]_i_58_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__2_n_0\
    );
\SINE_reg[5]_i_59\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[5]_i_163_n_0\,
      I1 => \SINE_reg[5]_i_164_n_0\,
      O => \SINE_reg[5]_i_59_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__2_n_0\
    );
\SINE_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_18_n_0\,
      I1 => \SINE[5]_i_19_n_0\,
      O => \SINE_reg[5]_i_6_n_0\,
      S => sel(9)
    );
\SINE_reg[5]_i_60\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[5]_i_165_n_0\,
      I1 => \SINE_reg[5]_i_166_n_0\,
      O => \SINE_reg[5]_i_60_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__2_n_0\
    );
\SINE_reg[5]_i_61\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[5]_i_167_n_0\,
      I1 => \SINE_reg[5]_i_168_n_0\,
      O => \SINE_reg[5]_i_61_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__2_n_0\
    );
\SINE_reg[5]_i_62\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[5]_i_169_n_0\,
      I1 => \SINE_reg[5]_i_170_n_0\,
      O => \SINE_reg[5]_i_62_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__2_n_0\
    );
\SINE_reg[5]_i_63\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[5]_i_171_n_0\,
      I1 => \SINE_reg[5]_i_172_n_0\,
      O => \SINE_reg[5]_i_63_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__2_n_0\
    );
\SINE_reg[5]_i_67\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[5]_i_184_n_0\,
      I1 => \SINE_reg[5]_i_185_n_0\,
      O => \SINE_reg[5]_i_67_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__2_n_0\
    );
\SINE_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_20_n_0\,
      I1 => \SINE[5]_i_21_n_0\,
      O => \SINE_reg[5]_i_7_n_0\,
      S => sel(9)
    );
\SINE_reg[5]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[5]_i_25_n_0\,
      I1 => \SINE_reg[5]_i_26_n_0\,
      O => \SINE_reg[5]_i_9_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[5]_i_92\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_212_n_0\,
      I1 => \SINE[5]_i_213_n_0\,
      O => \SINE_reg[5]_i_92_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[5]_i_93\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[5]_i_214_n_0\,
      I1 => \SINE[5]_i_215_n_0\,
      O => \SINE_reg[5]_i_93_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\SINE_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => p_0_out(6),
      Q => SINE_WAVE(6)
    );
\SINE_reg[6]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[6]_i_34_n_0\,
      I1 => \SINE_reg[6]_i_35_n_0\,
      O => \SINE_reg[6]_i_11_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[6]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[6]_i_36_n_0\,
      I1 => \SINE_reg[6]_i_37_n_0\,
      O => \SINE_reg[6]_i_12_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[6]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[6]_i_38_n_0\,
      I1 => \SINE_reg[6]_i_39_n_0\,
      O => \SINE_reg[6]_i_13_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[6]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[6]_i_40_n_0\,
      I1 => \SINE_reg[6]_i_41_n_0\,
      O => \SINE_reg[6]_i_14_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[6]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[6]_i_42_n_0\,
      I1 => \SINE_reg[6]_i_43_n_0\,
      O => \SINE_reg[6]_i_15_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[6]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[6]_i_44_n_0\,
      I1 => \SINE_reg[6]_i_45_n_0\,
      O => \SINE_reg[6]_i_16_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[6]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[6]_i_47_n_0\,
      I1 => \SINE_reg[6]_i_48_n_0\,
      O => \SINE_reg[6]_i_18_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[6]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[6]_i_49_n_0\,
      I1 => \SINE_reg[6]_i_50_n_0\,
      O => \SINE_reg[6]_i_19_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[6]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[6]_i_51_n_0\,
      I1 => \SINE_reg[6]_i_52_n_0\,
      O => \SINE_reg[6]_i_20_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[6]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[6]_i_53_n_0\,
      I1 => \SINE_reg[6]_i_54_n_0\,
      O => \SINE_reg[6]_i_21_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[6]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_55_n_0\,
      I1 => \SINE[6]_i_56_n_0\,
      O => \SINE_reg[6]_i_22_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\SINE_reg[6]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_57_n_0\,
      I1 => \SINE[6]_i_58_n_0\,
      O => \SINE_reg[6]_i_23_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\SINE_reg[6]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_59_n_0\,
      I1 => \SINE[6]_i_60_n_0\,
      O => \SINE_reg[6]_i_24_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\SINE_reg[6]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_61_n_0\,
      I1 => \SINE[6]_i_62_n_0\,
      O => \SINE_reg[6]_i_25_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\SINE_reg[6]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_74_n_0\,
      I1 => \SINE[6]_i_75_n_0\,
      O => \SINE_reg[6]_i_30_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\SINE_reg[6]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_76_n_0\,
      I1 => \SINE[6]_i_77_n_0\,
      O => \SINE_reg[6]_i_31_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\SINE_reg[6]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_79_n_0\,
      I1 => \SINE[6]_i_80_n_0\,
      O => \SINE_reg[6]_i_34_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\SINE_reg[6]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_81_n_0\,
      I1 => \SINE[6]_i_82_n_0\,
      O => \SINE_reg[6]_i_35_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\SINE_reg[6]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_83_n_0\,
      I1 => \SINE[6]_i_84_n_0\,
      O => \SINE_reg[6]_i_36_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\SINE_reg[6]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_85_n_0\,
      I1 => \SINE[6]_i_86_n_0\,
      O => \SINE_reg[6]_i_37_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\SINE_reg[6]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_87_n_0\,
      I1 => \SINE[6]_i_88_n_0\,
      O => \SINE_reg[6]_i_38_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\SINE_reg[6]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_89_n_0\,
      I1 => \SINE[6]_i_90_n_0\,
      O => \SINE_reg[6]_i_39_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\SINE_reg[6]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_91_n_0\,
      I1 => \SINE[6]_i_92_n_0\,
      O => \SINE_reg[6]_i_40_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\SINE_reg[6]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_93_n_0\,
      I1 => \SINE[6]_i_94_n_0\,
      O => \SINE_reg[6]_i_41_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\SINE_reg[6]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_95_n_0\,
      I1 => \SINE[6]_i_96_n_0\,
      O => \SINE_reg[6]_i_42_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\SINE_reg[6]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_97_n_0\,
      I1 => \SINE[6]_i_98_n_0\,
      O => \SINE_reg[6]_i_43_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\SINE_reg[6]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_99_n_0\,
      I1 => \SINE[6]_i_100_n_0\,
      O => \SINE_reg[6]_i_44_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\SINE_reg[6]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_101_n_0\,
      I1 => \SINE[6]_i_102_n_0\,
      O => \SINE_reg[6]_i_45_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\SINE_reg[6]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_104_n_0\,
      I1 => \SINE[6]_i_105_n_0\,
      O => \SINE_reg[6]_i_47_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\SINE_reg[6]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_106_n_0\,
      I1 => \SINE[6]_i_107_n_0\,
      O => \SINE_reg[6]_i_48_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\SINE_reg[6]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_108_n_0\,
      I1 => \SINE[6]_i_109_n_0\,
      O => \SINE_reg[6]_i_49_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\SINE_reg[6]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_110_n_0\,
      I1 => \SINE[6]_i_111_n_0\,
      O => \SINE_reg[6]_i_50_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\SINE_reg[6]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_112_n_0\,
      I1 => \SINE[6]_i_113_n_0\,
      O => \SINE_reg[6]_i_51_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\SINE_reg[6]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_114_n_0\,
      I1 => \SINE[6]_i_115_n_0\,
      O => \SINE_reg[6]_i_52_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\SINE_reg[6]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_116_n_0\,
      I1 => \SINE[6]_i_117_n_0\,
      O => \SINE_reg[6]_i_53_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\SINE_reg[6]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[6]_i_118_n_0\,
      I1 => \SINE[6]_i_119_n_0\,
      O => \SINE_reg[6]_i_54_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\SINE_reg[6]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[6]_i_22_n_0\,
      I1 => \SINE_reg[6]_i_23_n_0\,
      O => \SINE_reg[6]_i_6_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[6]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[6]_i_24_n_0\,
      I1 => \SINE_reg[6]_i_25_n_0\,
      O => \SINE_reg[6]_i_7_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[6]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[6]_i_30_n_0\,
      I1 => \SINE_reg[6]_i_31_n_0\,
      O => \SINE_reg[6]_i_9_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => p_0_out(7),
      Q => SINE_WAVE(7)
    );
\SINE_reg[7]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[7]_i_34_n_0\,
      I1 => \SINE_reg[7]_i_35_n_0\,
      O => \SINE_reg[7]_i_12_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[7]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[7]_i_36_n_0\,
      I1 => \SINE_reg[7]_i_37_n_0\,
      O => \SINE_reg[7]_i_13_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[7]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[7]_i_40_n_0\,
      I1 => \SINE_reg[7]_i_41_n_0\,
      O => \SINE_reg[7]_i_16_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[7]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[7]_i_42_n_0\,
      I1 => \SINE_reg[7]_i_43_n_0\,
      O => \SINE_reg[7]_i_17_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[7]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[7]_i_44_n_0\,
      I1 => \SINE_reg[7]_i_45_n_0\,
      O => \SINE_reg[7]_i_18_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[7]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[7]_i_46_n_0\,
      I1 => \SINE_reg[7]_i_47_n_0\,
      O => \SINE_reg[7]_i_19_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[7]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[7]_i_48_n_0\,
      I1 => \SINE[7]_i_49_n_0\,
      O => \SINE_reg[7]_i_20_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\SINE_reg[7]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[7]_i_50_n_0\,
      I1 => \SINE[7]_i_51_n_0\,
      O => \SINE_reg[7]_i_21_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\SINE_reg[7]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[7]_i_52_n_0\,
      I1 => \SINE[7]_i_53_n_0\,
      O => \SINE_reg[7]_i_22_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\SINE_reg[7]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[7]_i_54_n_0\,
      I1 => \SINE[7]_i_55_n_0\,
      O => \SINE_reg[7]_i_23_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\SINE_reg[7]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[7]_i_56_n_0\,
      I1 => \SINE[7]_i_57_n_0\,
      O => \SINE_reg[7]_i_24_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\SINE_reg[7]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[7]_i_58_n_0\,
      I1 => \SINE[7]_i_59_n_0\,
      O => \SINE_reg[7]_i_25_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\SINE_reg[7]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[7]_i_60_n_0\,
      I1 => \SINE[7]_i_61_n_0\,
      O => \SINE_reg[7]_i_26_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\SINE_reg[7]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[7]_i_62_n_0\,
      I1 => \SINE[7]_i_63_n_0\,
      O => \SINE_reg[7]_i_27_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\SINE_reg[7]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[7]_i_64_n_0\,
      I1 => \SINE[7]_i_65_n_0\,
      O => \SINE_reg[7]_i_28_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\SINE_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[7]_i_10_n_0\,
      I1 => \SINE[7]_i_11_n_0\,
      O => \SINE_reg[7]_i_3_n_0\,
      S => sel(10)
    );
\SINE_reg[7]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[7]_i_67_n_0\,
      I1 => \SINE[7]_i_68_n_0\,
      O => \SINE_reg[7]_i_30_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\SINE_reg[7]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[7]_i_69_n_0\,
      I1 => \SINE[7]_i_70_n_0\,
      O => \SINE_reg[7]_i_31_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\SINE_reg[7]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[7]_i_72_n_0\,
      I1 => \SINE[7]_i_73_n_0\,
      O => \SINE_reg[7]_i_33_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[7]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[7]_i_74_n_0\,
      I1 => \SINE[7]_i_75_n_0\,
      O => \SINE_reg[7]_i_34_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\SINE_reg[7]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[7]_i_76_n_0\,
      I1 => \SINE[7]_i_77_n_0\,
      O => \SINE_reg[7]_i_35_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\SINE_reg[7]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[7]_i_78_n_0\,
      I1 => \SINE[7]_i_79_n_0\,
      O => \SINE_reg[7]_i_36_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\SINE_reg[7]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[7]_i_80_n_0\,
      I1 => \SINE[7]_i_81_n_0\,
      O => \SINE_reg[7]_i_37_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\SINE_reg[7]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[7]_i_84_n_0\,
      I1 => \SINE[7]_i_85_n_0\,
      O => \SINE_reg[7]_i_40_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\SINE_reg[7]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[7]_i_86_n_0\,
      I1 => \SINE[7]_i_87_n_0\,
      O => \SINE_reg[7]_i_41_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\SINE_reg[7]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[7]_i_88_n_0\,
      I1 => \SINE[7]_i_89_n_0\,
      O => \SINE_reg[7]_i_42_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\SINE_reg[7]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[7]_i_90_n_0\,
      I1 => \SINE[7]_i_91_n_0\,
      O => \SINE_reg[7]_i_43_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\SINE_reg[7]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[7]_i_92_n_0\,
      I1 => \SINE[7]_i_93_n_0\,
      O => \SINE_reg[7]_i_44_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\SINE_reg[7]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[7]_i_94_n_0\,
      I1 => \SINE[7]_i_95_n_0\,
      O => \SINE_reg[7]_i_45_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\SINE_reg[7]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[7]_i_96_n_0\,
      I1 => \SINE[7]_i_97_n_0\,
      O => \SINE_reg[7]_i_46_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\SINE_reg[7]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[7]_i_98_n_0\,
      I1 => \SINE[7]_i_99_n_0\,
      O => \SINE_reg[7]_i_47_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\SINE_reg[7]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[7]_i_20_n_0\,
      I1 => \SINE_reg[7]_i_21_n_0\,
      O => \SINE_reg[7]_i_6_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[7]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[7]_i_22_n_0\,
      I1 => \SINE_reg[7]_i_23_n_0\,
      O => \SINE_reg[7]_i_7_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[7]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[7]_i_24_n_0\,
      I1 => \SINE_reg[7]_i_25_n_0\,
      O => \SINE_reg[7]_i_8_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[7]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[7]_i_26_n_0\,
      I1 => \SINE_reg[7]_i_27_n_0\,
      O => \SINE_reg[7]_i_9_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => p_0_out(8),
      Q => SINE_WAVE(8)
    );
\SINE_reg[8]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[8]_i_24_n_0\,
      I1 => \SINE[8]_i_25_n_0\,
      O => \SINE_reg[8]_i_10_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[8]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[8]_i_26_n_0\,
      I1 => \SINE[8]_i_27_n_0\,
      O => \SINE_reg[8]_i_11_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[8]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[8]_i_28_n_0\,
      I1 => \SINE[8]_i_29_n_0\,
      O => \SINE_reg[8]_i_12_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[8]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[8]_i_32_n_0\,
      I1 => \SINE[8]_i_33_n_0\,
      O => \SINE_reg[8]_i_14_n_0\,
      S => sel(9)
    );
\SINE_reg[8]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[8]_i_34_n_0\,
      I1 => \SINE[8]_i_35_n_0\,
      O => \SINE_reg[8]_i_15_n_0\,
      S => sel(9)
    );
\SINE_reg[8]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[8]_i_6_n_0\,
      I1 => \SINE_reg[8]_i_7_n_0\,
      O => \SINE_reg[8]_i_2_n_0\,
      S => sel(10)
    );
\SINE_reg[8]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \SINE_reg[8]_i_14_n_0\,
      I1 => \SINE_reg[8]_i_15_n_0\,
      O => \SINE_reg[8]_i_5_n_0\,
      S => sel(10)
    );
\SINE_reg[8]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[8]_i_16_n_0\,
      I1 => \SINE[8]_i_17_n_0\,
      O => \SINE_reg[8]_i_6_n_0\,
      S => sel(9)
    );
\SINE_reg[8]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[8]_i_18_n_0\,
      I1 => \SINE[8]_i_19_n_0\,
      O => \SINE_reg[8]_i_7_n_0\,
      S => sel(9)
    );
\SINE_reg[8]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[8]_i_22_n_0\,
      I1 => \SINE[8]_i_23_n_0\,
      O => \SINE_reg[8]_i_9_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => p_0_out(9),
      Q => SINE_WAVE(9)
    );
\SINE_reg[9]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[9]_i_36_n_0\,
      I1 => \SINE[9]_i_37_n_0\,
      O => \SINE_reg[9]_i_16_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\SINE_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[9]_i_6_n_0\,
      I1 => \SINE[9]_i_7_n_0\,
      O => \SINE_reg[9]_i_2_n_0\,
      S => sel(10)
    );
\SINE_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \SINE[9]_i_8_n_0\,
      I1 => \SINE[9]_i_9_n_0\,
      O => \SINE_reg[9]_i_3_n_0\,
      S => sel(10)
    );
\p_0_out_inferred__0/COS[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_2_n_0\,
      I1 => \SINE[0]_i_2_n_0\,
      I2 => sel(11),
      I3 => \p_0_out_inferred__0/COS_reg[0]_i_3_n_0\,
      I4 => sel(12),
      I5 => \SINE_reg[0]_i_4_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_1_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_24_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_25_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/COS[0]_i_26_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/COS_reg[0]_i_27_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_10_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_28_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_29_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/COS_reg[0]_i_30_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/COS_reg[0]_i_31_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_11_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696C96C369B6964"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_114_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656424A69BDBD959"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_115_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFAAAA40005555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_116_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAA01015555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_117_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_32_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_33_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/COS_reg[0]_i_34_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/COS_reg[0]_i_35_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_12_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA5715AAA56A55AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_120_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999769966156A76"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_121_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99BA59992664B266"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_122_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA05AA2455DA55D9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_123_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B29966A26566D945"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_124_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1766999966A97666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_125_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55AA5AA57A15AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_126_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00000001FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_127_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CC9966C966CC997"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_128_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B692496CDB4924B6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_129_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_36_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_37_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/COS[0]_i_38_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/COS_reg[0]_i_39_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_13_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A255AA005DAA54FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_130_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE9177A8156E8177"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_131_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9716567EE8E9A981"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_132_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96644993366DD996"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_133_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D5BBAA6A0254DDB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_134_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95E8E85F5EA585FA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_135_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAA88515555F7A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_136_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999196666E688999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_137_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"459B9B26A64D4D99"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_138_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5E55A4BAAAFA5525"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_139_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_40_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_41_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/COS_reg[0]_i_42_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/COS_reg[0]_i_43_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_14_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA215FF005DEA00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_140_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C383871E3C78E1C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_141_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D43D3D4343D4D63C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_142_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF020AF4F02FAF50"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_143_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4A52D0F0B4B52D2D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_144_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E781AF0E18FA70E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_145_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C699E3CC3C679E1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_146_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4BDD2B42F433D2B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_147_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"499269C33C69966C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_148_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A44BD225B02D5BB4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_149_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_44_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_45_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/COS[0]_i_46_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/COS_reg[0]_i_47_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_15_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E15AE01F780F5AA5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_150_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A55AF20DB04FDAA5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_151_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C042BFFC0333CCC4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_152_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCFF00003100FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_153_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"81C8C0CCFC3F7F37"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_154_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC33CCFC02CC33CC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_155_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33C763CE9C393C31"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_156_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0340FC3F42D43F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_157_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F70010EF8FF0F70A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_158_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC7330CC7338CCF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_159_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"310E18CFC770E318"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_160_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23B939CCCC42C633"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_161_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDC0000232BFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_162_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"017F0000EE80FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_163_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FD20BF04BF452B5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_164_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDB2404B220DFDB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_165_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2D4B2D4B43D2D2D4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_166_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBBB644C3224D9DB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_167_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_168\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69C34BD2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_168_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52A5F00FF00FB50A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_169_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_50_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_51_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__7_n_0\,
      I3 => \SINE[7]_i_125_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/COS[7]_i_52_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_17_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F02FF00FB54BA55A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_170_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B40B2D52A54A0FD0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_171_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8A01F5F175FE080"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_172_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FE55AF10EA770"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_173_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F80A07FFA1505EA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_174_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC3F00F708FF30C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_175_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0E1A78F0E1A78F0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_176_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5870A70FF0E50E5A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_177_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F581E70F187E50F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_178_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A87F7F8001EAEA15"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_179_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_52_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/COS[0]_i_53_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/COS[0]_i_54_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_18_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2C3C3C34B4B4969"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_180_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6C6C6623939399C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_181_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"97C387C1E1696968"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_182_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71518EE6988E7371"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_183_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FF51AA7588F70"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_184_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69C34BC3C396D296"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_185_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C83F00FF00FC33C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_186_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E3C3C3C387968696"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_187_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1693683681693693"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_188_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7A1717E9A17A7C96"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_189_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8A05E5E8585E8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_190_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FCC4333FC0C33C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_191_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A17AFA5E5E8507"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_192_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF540AA550AFF55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_193_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42D5AB449D2A54BD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_194_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B962D439629D2B46"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_195_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6DCB3449962DD2B4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_196_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C69966C9336CB96"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_197_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"68E93E68963E8396"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_198_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8717A18178E95E78"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_199_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AE7551E77508AE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_200_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA5555AAFF0810F7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_201_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AD5D5AABF4040FD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_202_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DB4B2D25B4B2D25B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_203_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9166666D69999936"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_204_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5666EAA999915776"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_205_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515EAEA5557A8A9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_206_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5455559DABAAAA2A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_207_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA5695E86E97896E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_208_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57A995EAAA577E95"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_209_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DAAAA5525DA5BA0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_210_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A265D9A265D9A245"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_211_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA2245B9A254DDA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_212_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"644992266DDBB665"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_213_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AF878A5A51F075A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_214_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A889911157766EEA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_215_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_61_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_62_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/COS[0]_i_63_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/COS[0]_i_64_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_22_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_71_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_72_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/COS[0]_i_73_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_26_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[0]_i_208_n_0\,
      I1 => \SINE[7]_i_116_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/COS[0]_i_76_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/COS[0]_i_77_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_28_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B8FF"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_94_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I2 => \p_0_out_inferred__0/COS[0]_i_95_n_0\,
      I3 => \ACCUMULATOR_reg[24]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_37_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_96_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_97_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/COS[0]_i_98_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/COS[0]_i_99_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_38_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_114_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_115_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__7_n_0\,
      I3 => \p_0_out_inferred__0/COS[0]_i_116_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I5 => \p_0_out_inferred__0/COS[0]_i_117_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_46_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45955AA559A55AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_50_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAA66666666655"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_51_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"373C3C3CCCCCCCCC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_52_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9766666666666665"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_53_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665564996659559A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_54_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_61_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D5B9B92A2B4666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_62_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3696939949686676"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_63_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9851A68A65A61851"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_64_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF05AA71AE5F00F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_71_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"015577FFFEAA8000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_72_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F30C30CFB04F34CB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_73_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7333331000CC00CE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_76_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF02FC3B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_77_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_16_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_17_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/COS[0]_i_18_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/COS_reg[0]_i_19_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_8_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_20_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_21_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/COS[0]_i_22_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/COS_reg[0]_i_23_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_9_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFFF55550002AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_94_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000010F0FFFFEF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_95_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00000001FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_96_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0E1E1E1E1E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_97_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777788887EEE1111"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_98_n_0\
    );
\p_0_out_inferred__0/COS[0]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"879E961E1E1C1E3C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[0]_i_99_n_0\
    );
\p_0_out_inferred__0/COS[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[10]_i_2_n_0\,
      I1 => \SINE_reg[10]_i_2_n_0\,
      I2 => sel(11),
      I3 => \p_0_out_inferred__0/COS_reg[10]_i_3_n_0\,
      I4 => sel(12),
      I5 => \SINE[10]_i_4_n_0\,
      O => \p_0_out_inferred__0/COS[10]_i_1_n_0\
    );
\p_0_out_inferred__0/COS[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAA00001055FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I2 => \SINE[9]_i_57_n_0\,
      I3 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[10]_i_10_n_0\
    );
\p_0_out_inferred__0/COS[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA45EF45EA45EA40"
    )
        port map (
      I0 => sel(10),
      I1 => \COS[10]_i_4_n_0\,
      I2 => sel(9),
      I3 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I5 => \COS[10]_i_5_n_0\,
      O => \p_0_out_inferred__0/COS[10]_i_2_n_0\
    );
\p_0_out_inferred__0/COS[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[10]_i_9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \SINE[11]_i_10_n_0\,
      I3 => sel(9),
      I4 => \p_0_out_inferred__0/COS[10]_i_10_n_0\,
      O => \p_0_out_inferred__0/COS[10]_i_6_n_0\
    );
\p_0_out_inferred__0/COS[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCCB3B333308C8C"
    )
        port map (
      I0 => \SINE[9]_i_31_n_0\,
      I1 => sel(9),
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => \COS[10]_i_11_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[10]_i_7_n_0\
    );
\p_0_out_inferred__0/COS[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000BFFF"
    )
        port map (
      I0 => \COS[10]_i_12_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[10]_i_9_n_0\
    );
\p_0_out_inferred__0/COS[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[11]_i_2_n_0\,
      I1 => \SINE[11]_i_2_n_0\,
      I2 => sel(11),
      I3 => \p_0_out_inferred__0/COS[11]_i_3_n_0\,
      I4 => sel(12),
      I5 => \SINE[11]_i_4_n_0\,
      O => \p_0_out_inferred__0/COS[11]_i_1_n_0\
    );
\p_0_out_inferred__0/COS[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFE01000101"
    )
        port map (
      I0 => sel(10),
      I1 => sel(9),
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \COS[11]_i_4_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[11]_i_2_n_0\
    );
\p_0_out_inferred__0/COS[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888888B88BBBB"
    )
        port map (
      I0 => \SINE[12]_i_3_n_0\,
      I1 => sel(10),
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \COS[11]_i_5_n_0\,
      I4 => sel(9),
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[11]_i_3_n_0\
    );
\p_0_out_inferred__0/COS[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCC88883033BBBB"
    )
        port map (
      I0 => \SINE[12]_i_2_n_0\,
      I1 => sel(11),
      I2 => \COS[12]_i_2_n_0\,
      I3 => sel(10),
      I4 => sel(12),
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[12]_i_1_n_0\
    );
\p_0_out_inferred__0/COS[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BFFFFFFF8000"
    )
        port map (
      I0 => \SINE[13]_i_2_n_0\,
      I1 => sel(9),
      I2 => sel(10),
      I3 => sel(11),
      I4 => sel(12),
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[13]_i_1_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_2_n_0\,
      I1 => \SINE[1]_i_2_n_0\,
      I2 => sel(11),
      I3 => \p_0_out_inferred__0/COS[1]_i_3_n_0\,
      I4 => sel(12),
      I5 => \SINE[1]_i_4_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_1_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_28_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_29_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS[1]_i_30_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \p_0_out_inferred__0/COS[1]_i_31_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_10_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7E6A68E18595971"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_103_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0555AA80EAAA55FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_104_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"544422AAABB9D555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_105_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000015"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_108_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAFFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_109_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_32_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_33_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS[1]_i_34_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \p_0_out_inferred__0/COS_reg[1]_i_35_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_11_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"622222233333BBB9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_110_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666733333119"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_111_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A96655A699EA579"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_118_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A65A1A5869A5A586"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_119_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_36_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_37_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS[1]_i_38_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \p_0_out_inferred__0/COS_reg[1]_i_39_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_12_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA5555A815AAEA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_120_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA5955A255AABA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_121_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D66AAD9496D669AD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_122_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6B96696B96BDD696"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_123_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"619669699698E696"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_124_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"969669E51A699696"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_125_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055AAAAFEAA5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_126_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4055AAAABFAA5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_127_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B55A5A2A2AA5A5D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_128_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A59529AD4A6B565A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_129_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_40_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_41_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS_reg[1]_i_42_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \p_0_out_inferred__0/COS_reg[1]_i_43_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_13_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"67969698596961E6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_130_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"996A56996E178966"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_131_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6165A7A69E1A5879"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_132_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA5791AA5589EA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_133_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956B695656B5B56B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_134_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4669944294462995"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_135_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6BD6969D9D6969D6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_136_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69C696969C696966"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_137_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A55A8AF551AEA558"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_138_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C4CB330CFC33C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_139_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AD5A5AB5952AAB52"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_140_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4A95D4A9A9525AB5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_141_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AE6E671719998A6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_142_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71589A86A6E76159"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_143_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AA6E57171589AA6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_144_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A775518A5AAEA755"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_145_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"626BB99994D66662"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_146_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69999666399CC66B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_147_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"61199666799CC661"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_148_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E779988661199667"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_149_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAEAE50515151"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_150_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FF00FFFE00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_151_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"58515151A6AEAE8E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_152_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8881AAAA7E7E5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_153_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A1865E71859E7A6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_154_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7A7E7A618591859"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_155_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18195979E7E6868E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_156_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65E7E7A698191859"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_157_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BD55550A4AAAAAD5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_158_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"524A5AAFA5D5B552"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_159_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D454562B2BABA9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_160_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22AAAADDD555542A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_161_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCFFF33333004"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_162_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54AA22AABB55DD55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_163_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C9819396766C686"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_164_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17369193E9896E68"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_165_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"616767E69E199819"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_166_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8896E6A76769117"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_167_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696C69C99633966"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_168_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696C69C39637966"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_169_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C69C869839636966"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_170_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"869869669E9963E6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_171_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C96C9BD966936C66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_172_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C69C3962D6996B46"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_173_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66943963C69D6966"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_174_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696C69CB9633966"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_175_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"369B6426D96C9399"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_176_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"996B469C3962D699"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_177_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C99396B6246D69C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_178_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"949DB9296366C696"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__7_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_179_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69D65A9696969696"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_180_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95AA6A555E55A5AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_181_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5E55A5A8A9AA5E55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_182_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AF5A52BA5A55A5A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_183_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"94A9A94A4A9494A9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_184_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9525AB5B56B2B56"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_185_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAD550AFA55A5AB5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_186_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6515AA7E55A8AE5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_187_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A5A7A61A5A5971"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_188_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A58E5A67961969A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_189_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79696386969A1969"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_190_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A96B6B969699B969"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_191_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AA5E55A598EA55A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_192_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96615AA79AA57996"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_193_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7969961A65867969"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_194_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69986969966996E6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_195_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F15A0AA85A05A5F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_196_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98E7518AE7518AE7"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_197_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"678E196519678E18"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_198_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"663139989CE66663"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_199_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"869861669C1963E6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_200_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9649BD926936C66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_201_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B56952B4295B962"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_202_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54ADAA54D52A42D5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_203_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"799E18A6A6716558"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_204_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"67799CE661199667"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_205_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"626B69399C96D666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_206_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABB999D55466622A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__8_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_207_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4002BDDDAABB5444"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_208_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF000FF30EFF00F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_209_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AE88AEE775F755"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_210_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7731771111889888"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_211_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11987519AEE78AEE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_212_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66CE197173679819"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_213_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6623CC66B9996339"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_214_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCB340CF3304FCB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_215_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2239B99CD446622B"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_216_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D544D4422ABDAB9D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_217_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AADDFF55542A00AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_218_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA57FF5515A000AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_219_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_60_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_61_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS_reg[1]_i_62_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__6_n_0\,
      I5 => \p_0_out_inferred__0/COS_reg[1]_i_63_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_22_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_64_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_65_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS_reg[1]_i_66_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__6_n_0\,
      I5 => \COS[1]_i_67_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_23_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_78_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_79_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__6_n_0\,
      I3 => \p_0_out_inferred__0/COS[1]_i_80_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/COS[1]_i_81_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_29_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_6_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_7_n_0\,
      I2 => sel(10),
      I3 => \p_0_out_inferred__0/COS_reg[1]_i_8_n_0\,
      I4 => sel(9),
      I5 => \p_0_out_inferred__0/COS[1]_i_9_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_3_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[1]_i_242_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_82_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__6_n_0\,
      I3 => \p_0_out_inferred__0/COS[1]_i_83_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/COS[1]_i_84_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_30_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_85_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_86_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__6_n_0\,
      I3 => \p_0_out_inferred__0/COS[1]_i_87_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/COS[1]_i_88_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_31_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_93_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_94_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__6_n_0\,
      I3 => \p_0_out_inferred__0/COS[1]_i_95_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/COS[1]_i_96_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_34_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_103_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_104_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__6_n_0\,
      I3 => \SINE[0]_i_239_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/COS[1]_i_105_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_38_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_108_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_109_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__6_n_0\,
      I3 => \p_0_out_inferred__0/COS[1]_i_110_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/COS[1]_i_111_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_40_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_14_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_15_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS_reg[1]_i_16_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \p_0_out_inferred__0/COS_reg[1]_i_17_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_6_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_18_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_19_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS_reg[1]_i_20_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \p_0_out_inferred__0/COS_reg[1]_i_21_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_7_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6796969696969696"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_78_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"696569A5A5A5A596"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_79_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_80_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56AAAAAAA1555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_81_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA95555555EAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_82_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5869696969696969"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_83_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99959995666A6A69"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_84_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FF00FFFE00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_85_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696A5AD69"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_86_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"94A56969A5694A5A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_87_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4A5A5AD696A5A5A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_88_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_24_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_25_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS_reg[1]_i_26_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \p_0_out_inferred__0/COS_reg[1]_i_27_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_9_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"926D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_93_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4CC3C3B3B33C3CC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_94_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D6B55296A96BA569"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_95_n_0\
    );
\p_0_out_inferred__0/COS[1]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A994692942699642"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[1]_i_96_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[2]_i_2_n_0\,
      I1 => \SINE_reg[2]_i_2_n_0\,
      I2 => sel(11),
      I3 => \p_0_out_inferred__0/COS_reg[2]_i_3_n_0\,
      I4 => sel(12),
      I5 => \SINE_reg[2]_i_4_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_1_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[2]_i_24_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[2]_i_25_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/COS[2]_i_26_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/COS_reg[2]_i_27_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_10_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A96885E95E966A56"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_100_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5791EA66A96A5791"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_101_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A59769A17A69165A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_102_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7A69165A9796A185"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_103_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55BDAA55AA4255"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_106_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA5540AA55AABF55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_107_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A65"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_108_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A15A5A5F5EA5A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_109_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_28_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_29_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/COS[2]_i_30_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/COS_reg[2]_i_31_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_11_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA557EAA55AA8155"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_110_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC38333333CFCC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_111_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[2]_i_32_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_33_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/COS[2]_i_34_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/COS[2]_i_35_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_12_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[2]_i_36_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_37_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/COS[2]_i_38_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/COS_reg[2]_i_39_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_13_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9996AAA66669555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_130_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"955AA595AAA55A6A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_131_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A955A5AA56895A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_132_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966669699991969"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_133_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9866799866799866"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_134_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999E96666659199A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_135_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99999C6666696999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_136_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999D96666669B999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_137_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55ABBD6A6AD556BD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_138_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95255A9AA55956A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_139_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[2]_i_40_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[2]_i_41_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/COS_reg[2]_i_42_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/COS_reg[2]_i_43_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_14_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5AA5A55DA59A5A6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_140_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_141\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A569D2A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_141_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"696666969599B969"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_142_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9696266569599A9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_143_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A96AD6996A4695"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_144_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A54956A5695A966"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_145_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62B96666999C3999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_146_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB9966629D46B999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_147_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"992AD5B9469966D4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_148_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66DD2A54AB669962"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_149_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[2]_i_44_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[2]_i_45_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/COS_reg[2]_i_46_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/COS_reg[2]_i_47_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_15_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"756751559819AEAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_150_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A99E6AA67665175"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_151_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"196599198E9966AE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_152_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6766991999678E99"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_153_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"955666622B999994"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_154_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666AA9B99DD55666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_155_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99D5554662AAA999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_156_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA99D5555462A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_157_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD2A54B955AB62D5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_158_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABBD5555442AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_159_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA5555ADF54A0A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_160_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA5555E7F5580A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_161_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5E975A16A56985A9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_162_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8EA55917655A86A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_163_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6897165E5AA5A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_164_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"156E8955AA9576A8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_165_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C33CC30B3CC33CB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_166_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"334CCB33CC3334CC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_167_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B5AA55AD2A55AA5A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_168_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A592A49A5A655B25"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_169_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_50_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_51_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I3 => \SINE[1]_i_173_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/COS[2]_i_52_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_17_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5E8A5A95A167A5E"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_170_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AE817565A5AA5A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_171_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5AA5A59517E8A9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_172_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1757A5A5E8A95A5A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_173_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9686A9696898968"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_174_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96A9A96A6A9696A9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_175_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6816A16A56A16A16"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_176_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95E9A9565E959569"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_177_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669696C9696D6696"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_178_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696696C96E96696"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_179_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_53_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_54_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/COS[2]_i_55_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/COS[2]_i_56_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_18_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6E969689A9696896"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_180_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6956169595696976"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_181_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9249DB696596A69A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_182_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"496965A6969ADB69"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_183_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69B626969A694965"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_184_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6496969949696DB6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_185_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"556AB955ABD566AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_186_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6969A5A496D25A4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_187_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5969B69265A5DA59"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_188_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"24B6969A596965A4"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_189_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_57_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_58_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/COS[2]_i_59_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/COS[2]_i_60_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_19_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A66665959999B26"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_190_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AA696666999699A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_191_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996962666696999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_192_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696766A696999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_193_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DAA2A6556559DAA2"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_194_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A4599AA465DAB265"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_195_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A665599A25699A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_196_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65599A26699AA665"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_197_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0555EAA5AAAA555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_198_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A4555FAA5AAAA555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_199_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5555AAA9AA42559"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_200_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"559A5AA4A65DA55A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_201_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6856A56A56A56A16"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_202_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A56A17A56A56A9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_203_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AA8565EA5A57A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_204_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A55A5A8555AAA15A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_205_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_111_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_63_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/COS[2]_i_64_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/COS[2]_i_65_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_21_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_74_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_75_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/COS[2]_i_76_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/COS[2]_i_77_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_26_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0F5F5E5E0A0A0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I1 => \SINE[7]_i_119_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I3 => \SINE[13]_i_3_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/COS[2]_i_80_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_28_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_81_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_82_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/COS[2]_i_83_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/COS[2]_i_84_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_29_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_85_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_86_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/COS[2]_i_87_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/COS[2]_i_88_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_30_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_93_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_94_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/COS[2]_i_95_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/COS[2]_i_96_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_33_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_95_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_97_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/COS[2]_i_98_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/COS[2]_i_99_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_34_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_100_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_101_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/COS[2]_i_102_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/COS[2]_i_103_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_35_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_106_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I2 => \p_0_out_inferred__0/COS[2]_i_107_n_0\,
      I3 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I4 => \p_0_out_inferred__0/COS[2]_i_108_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_37_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_108_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_109_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__5_n_0\,
      I3 => \p_0_out_inferred__0/COS[2]_i_110_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/COS[2]_i_111_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_38_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566655559999AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_50_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAA55569555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_51_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"645555559AAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_52_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_53_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555576AAAAAA9955"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_54_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5666AAAA99995555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_55_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA955555566AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_56_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_57_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA999915656666A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_58_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566A999566699596"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_59_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9596666669E99999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__17_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_60_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A6AE75659A19A6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_63_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6558AA5559AE659A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_64_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA551AA555AAA651"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_65_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAE7AAA655597551"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_74_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15AAA8AAEA555F55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_75_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"629D"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_76_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A4A2AAAB5B5D555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_77_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[2]_i_16_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_17_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/COS[2]_i_18_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/COS[2]_i_19_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_8_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF000100FF00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_80_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99DD99DDDD445444"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_81_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F08F"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_82_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C0F4BC3C3C3C3C3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_83_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7331999999999888"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_84_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C3C3C0C4BCFC3C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_85_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF55AAAA5542F555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_86_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551951988AAEAAE6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_87_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE67551955558AAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_88_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[2]_i_20_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_21_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/COS_reg[2]_i_22_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/COS_reg[2]_i_23_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_9_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A96AA5695E975A16"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_93_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"165EA9A585976A69"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_94_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69A97A68165E8596"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_95_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9656E9A1A5977A69"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_96_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9656E9A185976A69"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_97_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E97AA16916975A96"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_98_n_0\
    );
\p_0_out_inferred__0/COS[2]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"16955E96A16885E9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__9_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__11_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__9_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[2]_i_99_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[3]_i_2_n_0\,
      I1 => \SINE[3]_i_2_n_0\,
      I2 => sel(11),
      I3 => \p_0_out_inferred__0/COS_reg[3]_i_3_n_0\,
      I4 => sel(12),
      I5 => \SINE[3]_i_4_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_1_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_24_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_25_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS[3]_i_26_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \p_0_out_inferred__0/COS_reg[3]_i_27_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_10_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AABA25A55A55AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_101_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA5AA5A45F55AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_102_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A69A55A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_103_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AAA05E5AA555AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_104_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA7A15A55A55AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_105_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A55A5AAA5AE5A51"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_106_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66D9999A92666659"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_109_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_28_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_29_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS[3]_i_30_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \p_0_out_inferred__0/COS[3]_i_31_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_11_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A66599A66599A66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_110_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6659599A9A666659"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__18_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_111_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"599A9A66665959BA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_112_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A26599A66599A665"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_113_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"559A9A26A65D559A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_114_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6559A265D9AA65"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_115_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[3]_i_32_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[3]_i_33_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS_reg[3]_i_34_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \p_0_out_inferred__0/COS_reg[3]_i_35_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_12_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9956666E69999996"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_124_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9956966666999995"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_125_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696666699C999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_126_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999696666699D999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_127_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996966666999996"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_128_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A666656D9999B6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_129_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[3]_i_36_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_37_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS[3]_i_38_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \p_0_out_inferred__0/COS_reg[3]_i_39_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_13_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A666659599B9A66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_130_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAA6A66555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_131_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6656555595A9AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_132_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"599A5599AA67AAA6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_133_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6E6A6656955599"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_134_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"556A66AAA9159955"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_135_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995666A5555AAA9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_136_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA9995555566A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_137_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_138\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A6AA595"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_138_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"546699956AAB5466"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[3]_i_139_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_40_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_41_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS_reg[3]_i_42_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \p_0_out_inferred__0/COS_reg[3]_i_43_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_14_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA56996AA966D5A9"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_140_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA549966956A55"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[3]_i_141_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55996AA96655AA"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_142_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55999599A96AAA66"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[3]_i_143_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6665AE6659995599"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[3]_i_144_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999A69A66A67566"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[3]_i_145_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"596799599A9966AA"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[3]_i_146_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55A9669D2A55AA54"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_147_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"996A55AA55AA5699"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_148_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55952AAB5655AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_149_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[3]_i_44_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[3]_i_45_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS[3]_i_46_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \p_0_out_inferred__0/COS[3]_i_47_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_15_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55AA55AA55BD6A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_150_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5EA5A85655AA6A55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_151_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5855A6AAE5A65A55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_152_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AA8565EA555AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_153_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95EAA5555AA856A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_154_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A9AA5715AA7A95"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_155_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A9AA5E7A5595A9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__16_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_156_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95EAA5555A8956A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_157_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA5E55A595A86A56"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__16_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_158_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A1AA5655AA6A15"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_159_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15A9AA5A7A5795A9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_160_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A956EA5555A8956A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_161_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A5655A185AA6A56"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_162_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7A95A95A57A9AA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_163_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5855A68A65A65A55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_164_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A17A56A9AA5795AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_165_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5AE59559A59E5A6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_166_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AAAA55255A5BA6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_167_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55B5AA6AA5AA5A55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_168_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A25A45955AAAA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_169_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_50_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_51_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \p_0_out_inferred__0/COS[3]_i_52_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/COS[3]_i_53_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_17_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55659A5AA4AA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_170_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5AA58551A59A5AE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_171_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A15A55A57A9AA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_172_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AA5AA5755AAEA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_173_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5175AA8AA5AA5A55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_174_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65AADB555965A69A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_175_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A6AA55659ADBA6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_176_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A655459A9AA6A655"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_177_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"559A9A66A6595DBA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_178_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA4A54955255A5AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_179_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_54_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_55_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \p_0_out_inferred__0/COS[3]_i_56_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/COS[3]_i_57_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_18_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"559A9AA5A65D55AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_180_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A6459AAA55DAA6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_181_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA45659A59A6AA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_182_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56666AA999955576"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_183_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999566695556AA9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_184_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5566566AA9959955"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_185_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA95A995566A76AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_186_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"166666E999999566"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_187_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666A9916A9997666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_188_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A99566699956AA9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_189_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999556666AA99999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__19_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_190_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[4]_i_234_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_62_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \p_0_out_inferred__0/COS[3]_i_63_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/COS[3]_i_64_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_21_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_65_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_66_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \SINE[4]_i_205_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/COS[4]_i_94_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_22_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_69_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_70_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \p_0_out_inferred__0/COS[3]_i_71_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/COS[3]_i_72_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_24_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_188_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_73_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \p_0_out_inferred__0/COS[3]_i_74_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/COS[3]_i_75_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_25_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_76_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_77_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \p_0_out_inferred__0/COS[3]_i_78_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/COS[3]_i_79_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_26_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FE11EE11EE11"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I2 => \SINE[10]_i_38_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_28_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20CFCF2F20C0C0"
    )
        port map (
      I0 => \SINE[10]_i_23_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \p_0_out_inferred__0/COS[3]_i_82_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/COS[3]_i_83_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_29_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_84_n_0\,
      I1 => \SINE[5]_i_218_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \p_0_out_inferred__0/COS[3]_i_85_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/COS[3]_i_86_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_30_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_87_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_88_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \p_0_out_inferred__0/COS[3]_i_89_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/COS[3]_i_90_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_31_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_101_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I2 => \p_0_out_inferred__0/COS[3]_i_102_n_0\,
      I3 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I4 => \p_0_out_inferred__0/COS[3]_i_103_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_37_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_103_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_104_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \p_0_out_inferred__0/COS[3]_i_105_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \p_0_out_inferred__0/COS[3]_i_106_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_38_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_109_n_0\,
      I1 => \SINE[3]_i_344_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \p_0_out_inferred__0/COS[3]_i_110_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \p_0_out_inferred__0/COS[3]_i_111_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_40_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_112_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_113_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \p_0_out_inferred__0/COS[3]_i_114_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \p_0_out_inferred__0/COS[3]_i_115_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_41_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_124_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_125_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \p_0_out_inferred__0/COS[3]_i_126_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \p_0_out_inferred__0/COS[3]_i_127_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_46_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_128_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_129_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      I3 => \p_0_out_inferred__0/COS[3]_i_130_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \SINE[3]_i_322_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_47_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"559AAA65"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_50_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56555555AAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_51_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_52_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAA55554555AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_53_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_54_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55855555AA6AAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_55_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A59555556A6AAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_56_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555556AAAAAAA95"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_57_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A99666699D5A999"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[3]_i_62_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669499666A6699A9"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_63_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6699666629669962"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[3]_i_64_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669966C669669966"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[3]_i_65_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6699666669669965"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[3]_i_66_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5599199999AA98AE"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_69_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99E68A669966AA67"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_70_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A5D5545A5A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_71_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51999998AAE6AA66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_72_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43CCC43CC3BCCC33"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_73_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D555545A5AAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_74_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55AE55671955AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_75_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9AAAA55545555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_76_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1AAAAAAAA5557555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_77_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A2A95D5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_78_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AAA2AAAB5555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_79_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[3]_i_16_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_17_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS[3]_i_18_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \p_0_out_inferred__0/COS_reg[3]_i_19_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_8_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3B3F33333333333"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_82_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6222AAAAAAAAABBB"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_83_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33333333343C3C0C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_84_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66622AABB9999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_85_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33CC34CC33CCCCB3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_86_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666666B39"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_87_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA55AA55AA62DD"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_88_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666667997199"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_89_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[3]_i_20_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_21_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS[3]_i_22_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \p_0_out_inferred__0/COS_reg[3]_i_23_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_9_n_0\
    );
\p_0_out_inferred__0/COS[3]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666657119999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__13_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      O => \p_0_out_inferred__0/COS[3]_i_90_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[4]_i_2_n_0\,
      I1 => \SINE_reg[4]_i_2_n_0\,
      I2 => sel(11),
      I3 => \p_0_out_inferred__0/COS_reg[4]_i_3_n_0\,
      I4 => sel(12),
      I5 => \SINE_reg[4]_i_4_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_1_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_24_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_25_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/COS[4]_i_26_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/COS_reg[4]_i_27_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_10_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666996669669999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_100_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669666699996D99"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_101_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6649666699996999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_102_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6699666699926999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_103_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6615AA56A966996A"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_106_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A9569966956A56"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_107_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999666A9556A999"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_108_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A9569966956A76"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_109_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_28_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/COS[4]_i_29_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/COS[4]_i_30_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_11_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"996A5699"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_110_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6656996EA96699A9"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_111_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5AA5156AA55A5A"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_112_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA5555A9957A6A"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I4 => sel(3),
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_117_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA995555566AAAAA"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => sel(2),
      I5 => sel(3),
      O => \p_0_out_inferred__0/COS[4]_i_118_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AAAA566A9595"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I4 => sel(3),
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_119_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_31_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_32_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/COS[4]_i_33_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/COS[4]_i_34_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_12_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56AA6AAA99555576"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => sel(2),
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/COS[4]_i_120_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55A956996655AA56"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_125_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6691AA99665589"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_126_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56996A576695A966"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_127_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555559AAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/COS[4]_i_128_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA55AA59AAAA65"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_129_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[4]_i_35_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_36_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/COS[4]_i_37_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/COS_reg[4]_i_38_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_13_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"599AAA66AAAA5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_130_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA5AAAA55565555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => sel(4),
      I5 => sel(3),
      O => \p_0_out_inferred__0/COS[4]_i_131_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56AA6AAAA5559555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/COS[4]_i_132_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AAAA5AAA9555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I3 => sel(4),
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_133_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA55AA55AA5695"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_134_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A55595555AAA6AAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/COS[4]_i_135_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A8A6666A6666575"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_136_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999999999AA6A6A6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_137_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6667555999999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_138_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A5A5A5565A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_139_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_39_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_40_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/COS_reg[4]_i_41_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/COS_reg[4]_i_42_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_14_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A666595955559AAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_140_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565A5555AAA5AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_141_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9966AA65AA55AA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_142_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6556659659955AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_143_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9966E666AA666667"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_144_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999AA6666666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/COS[4]_i_145_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999E69A66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/COS[4]_i_146_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A5A5A5A5A5A59A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I2 => sel(4),
      I3 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(3),
      O => \p_0_out_inferred__0/COS[4]_i_147_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6699666699976999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_148_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6899666699969999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_149_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_43_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[4]_i_44_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/COS_reg[4]_i_45_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/COS[4]_i_46_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_15_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999666A99669999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_150_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9966969999A96699"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_151_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9966999996996692"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_152_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59669B9999696699"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_153_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999666499269999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_154_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6499666699969999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_155_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66176A66996699A9"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_156_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A9966669917A999"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_157_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9966569999A96699"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_158_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A9569966956E76"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_159_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"996A999966996696"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_160_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A9569966916666"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_161_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9566999966E95666"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_162_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669966566A669966"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_163_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999555566EAAA99"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => sel(2),
      I5 => sel(3),
      O => \p_0_out_inferred__0/COS[4]_i_164_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66AA9555AA895666"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => sel(3),
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_165_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555AAAA566A9595"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_166_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA5595AAA96655AA"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => sel(3),
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_167_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA999555666EAAA"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_168_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"556656AAA9159955"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => sel(2),
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_169_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_49_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_50_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \p_0_out_inferred__0/COS[4]_i_51_n_0\,
      I4 => sel(5),
      I5 => \p_0_out_inferred__0/COS[4]_i_52_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_17_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA999555666AAAA"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_170_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55A966916A55AA56"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_171_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_53_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_54_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \p_0_out_inferred__0/COS[4]_i_55_n_0\,
      I4 => sel(5),
      I5 => \p_0_out_inferred__0/COS[4]_i_56_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_18_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_61_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_62_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \SINE[5]_i_134_n_0\,
      I4 => sel(5),
      I5 => \p_0_out_inferred__0/COS[4]_i_63_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_21_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_64_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_65_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \SINE[5]_i_271_n_0\,
      I4 => sel(5),
      I5 => \p_0_out_inferred__0/COS[5]_i_123_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_22_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_68_n_0\,
      I1 => \SINE[6]_i_72_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \SINE[8]_i_57_n_0\,
      I4 => sel(5),
      I5 => \p_0_out_inferred__0/COS[4]_i_69_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_24_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \COS[6]_i_33_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_70_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \p_0_out_inferred__0/COS[4]_i_71_n_0\,
      I4 => sel(5),
      I5 => \p_0_out_inferred__0/COS[4]_i_72_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_25_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_68_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_73_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \p_0_out_inferred__0/COS[4]_i_74_n_0\,
      I4 => sel(5),
      I5 => \p_0_out_inferred__0/COS[4]_i_75_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_26_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C0BFBFC3C0BCBC"
    )
        port map (
      I0 => \SINE[5]_i_101_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I2 => sel(5),
      I3 => \SINE[10]_i_21_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I5 => \SINE[7]_i_118_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_28_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA03F3FAFA03030"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_78_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \p_0_out_inferred__0/COS[4]_i_79_n_0\,
      I4 => sel(5),
      I5 => \SINE[10]_i_34_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_29_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_141_n_0\,
      I1 => \SINE[6]_i_70_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \COS[5]_i_37_n_0\,
      I4 => sel(5),
      I5 => \p_0_out_inferred__0/COS[4]_i_80_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_30_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[3]_i_224_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_81_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \p_0_out_inferred__0/COS[4]_i_82_n_0\,
      I4 => sel(5),
      I5 => \p_0_out_inferred__0/COS[4]_i_83_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_31_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_84_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_85_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \p_0_out_inferred__0/COS[4]_i_86_n_0\,
      I4 => sel(5),
      I5 => \p_0_out_inferred__0/COS[4]_i_87_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_32_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_88_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_89_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \p_0_out_inferred__0/COS[4]_i_90_n_0\,
      I4 => sel(5),
      I5 => \p_0_out_inferred__0/COS[4]_i_91_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_33_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_92_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_93_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \p_0_out_inferred__0/COS[4]_i_94_n_0\,
      I4 => sel(5),
      I5 => \p_0_out_inferred__0/COS[4]_i_95_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_34_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_98_n_0\,
      I1 => sel(5),
      I2 => \p_0_out_inferred__0/COS[4]_i_99_n_0\,
      I3 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I4 => \p_0_out_inferred__0/COS[4]_i_100_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_36_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_100_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_101_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \p_0_out_inferred__0/COS[4]_i_102_n_0\,
      I4 => sel(5),
      I5 => \p_0_out_inferred__0/COS[4]_i_103_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_37_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_106_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_107_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \p_0_out_inferred__0/COS[4]_i_108_n_0\,
      I4 => sel(5),
      I5 => \SINE[3]_i_218_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_39_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_109_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_110_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \p_0_out_inferred__0/COS[4]_i_111_n_0\,
      I4 => sel(5),
      I5 => \p_0_out_inferred__0/COS[4]_i_112_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_40_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_117_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_118_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \p_0_out_inferred__0/COS[4]_i_119_n_0\,
      I4 => sel(5),
      I5 => \p_0_out_inferred__0/COS[4]_i_120_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_43_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_125_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_126_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__4_n_0\,
      I3 => \p_0_out_inferred__0/COS[4]_i_127_n_0\,
      I4 => sel(5),
      I5 => \p_0_out_inferred__0/COS[4]_i_110_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_46_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA5555AA659A55AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_49_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AA55555555AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I3 => sel(4),
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_50_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA55956A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_51_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55BA55AA5555AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I2 => sel(4),
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_52_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9996"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => sel(3),
      I2 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_53_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA5555A5955AAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_54_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA555595556AAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => sel(4),
      I4 => sel(3),
      I5 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_55_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA5555AAA95A55AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__11_n_0\,
      I1 => sel(4),
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => sel(3),
      I4 => \ACCUMULATOR_reg[20]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_56_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666655559999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_61_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA5555AA55AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_62_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"552555A5A5AAAABA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_63_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9A5A5A5D5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_64_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"556555A5A5AAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_65_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"662AAAAAAAAB9999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_68_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62AAAAAB99999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_69_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F0F0F0F0F70F0F0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_70_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A5A5B5555A5A5A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_71_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C3C3C3C3B3C33C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_72_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA95555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_73_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999939999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_74_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999919999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_75_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCBC3C3F3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_78_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"662A62AAAAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_79_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[4]_i_16_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_17_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/COS[4]_i_18_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/COS_reg[4]_i_19_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_8_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B999999D55555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_80_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9992599966669A66"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_81_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"992699996665A666"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_82_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9299669A66665966"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_83_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669966A66D669965"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_84_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6692996666669959"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_85_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6649666699996D99"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_86_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6599666499B69999"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_87_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"596699599A99669A"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_88_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99659999269966A6"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_89_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[4]_i_20_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_21_n_0\,
      I2 => sel(8),
      I3 => \p_0_out_inferred__0/COS[4]_i_22_n_0\,
      I4 => sel(7),
      I5 => \p_0_out_inferred__0/COS_reg[4]_i_23_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_9_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99B6999966649666"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_90_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A99669A66665966"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__13_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_91_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669966266D669965"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_92_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66B6996465669999"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_93_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66596666999A5999"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => sel(2),
      O => \p_0_out_inferred__0/COS[4]_i_94_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"49669B9999696699"
    )
        port map (
      I0 => sel(13),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => sel(2),
      I5 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_95_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6689666699996999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_98_n_0\
    );
\p_0_out_inferred__0/COS[4]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666996C69669999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__12_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[4]_i_99_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_2_n_0\,
      I1 => \SINE_reg[5]_i_2_n_0\,
      I2 => sel(11),
      I3 => \p_0_out_inferred__0/COS[5]_i_3_n_0\,
      I4 => sel(12),
      I5 => \SINE_reg[5]_i_4_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_1_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_31_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_32_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS[5]_i_33_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \p_0_out_inferred__0/COS_reg[5]_i_34_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_10_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3B3C333333C3C3C"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_100_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96A66666A6666666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_101_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A55A9A5A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_102_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999A66666666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_103_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999999999666A666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_104_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666665D95599"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => sel(0),
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_105_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99AA9A6666666666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_106_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999996A6A6A6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => sel(0),
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_107_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669955995999999A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_108_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5599599999AA9AA6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_109_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666555599999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_110_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9966AA669A66A665"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_111_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5599999999AA9AA6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_112_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665966995599559A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_113_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9966AA669A66AA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_114_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6655999955D99AAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_115_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA66666655555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_116_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665566996599559A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_117_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A7A5AAAA5A9A5A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_118_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A5A5A555555A5A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_119_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF11EF00EE11EE11"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I2 => \SINE[11]_i_13_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I4 => \SINE[12]_i_7_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_12_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5599999AAA66AA66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_120_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"337333C3C3CCCCCC"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_121_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA66AA6645595559"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_122_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5599599AAAA6AA66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_123_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A5A58555565A5A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_124_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A65566596599559A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__16_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_125_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_126\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AA696A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__16_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_126_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6645999955559AAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_127_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC8C3C3C333333"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_128_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"559999BAAA66AA66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_129_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44555555FAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I1 => \SINE[9]_i_54_n_0\,
      I2 => \SINE[9]_i_50_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_13_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C38CCC3CC33CCC33"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__16_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_130_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6665599955559AAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__16_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_131_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_132\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A66AA55"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__16_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_132_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B8CC"
    )
        port map (
      I0 => \SINE[6]_i_70_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I2 => \COS[5]_i_37_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_14_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \COS[5]_i_46_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_47_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/COS[5]_i_48_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/COS[5]_i_49_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_19_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_4_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[5]_i_5_n_0\,
      I2 => sel(10),
      I3 => \p_0_out_inferred__0/COS_reg[5]_i_6_n_0\,
      I4 => sel(9),
      I5 => \p_0_out_inferred__0/COS[5]_i_7_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_2_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_50_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_51_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/COS[5]_i_52_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/COS[5]_i_53_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_20_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_53_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_52_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/COS[5]_i_54_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/COS[5]_i_55_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_21_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_58_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_59_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_117_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/COS[5]_i_60_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_23_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_61_n_0\,
      I1 => \SINE[5]_i_114_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/COS[5]_i_62_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/COS[5]_i_63_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_24_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_66_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_67_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/COS[5]_i_68_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/COS[5]_i_69_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_26_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_72_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_69_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/COS[5]_i_73_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/COS[5]_i_74_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_28_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_75_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_76_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/COS[5]_i_77_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__2_n_0\,
      I5 => \COS[5]_i_78_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_29_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_8_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_9_n_0\,
      I2 => sel(10),
      I3 => \p_0_out_inferred__0/COS[5]_i_10_n_0\,
      I4 => sel(9),
      I5 => \p_0_out_inferred__0/COS_reg[5]_i_11_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_3_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_76_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_81_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/COS[5]_i_82_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/COS[5]_i_83_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_31_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_84_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_85_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[5]_i_143_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__2_n_0\,
      I5 => \SINE[5]_i_142_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_32_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[5]_i_143_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_85_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/COS[5]_i_86_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/COS[5]_i_87_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_33_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \COS[6]_i_35_n_0\,
      I1 => \SINE[6]_i_147_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[7]_i_66_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[0]_i_248_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_38_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4AF5554F4AA000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I1 => \SINE[5]_i_198_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I3 => \SINE[13]_i_3_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/COS[5]_i_94_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_39_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_12_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS[5]_i_13_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \p_0_out_inferred__0/COS[5]_i_14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_4_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \COS[6]_i_33_n_0\,
      I1 => \SINE[6]_i_131_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[6]_i_144_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[6]_i_146_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_40_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_55_n_0\,
      I1 => \SINE[6]_i_72_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[7]_i_112_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_41_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_95_n_0\,
      I1 => \SINE[0]_i_248_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/COS[5]_i_96_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/COS[5]_i_97_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_42_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_161_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_98_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \COS[5]_i_46_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/COS[6]_i_81_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_43_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_102_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_99_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[7]_i_125_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \p_0_out_inferred__0/COS[5]_i_100_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_44_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[11]_i_15_n_0\,
      I1 => \SINE[10]_i_32_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \SINE[9]_i_57_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      I5 => \SINE[7]_i_103_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_45_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9566566666666666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_47_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A595A55A5A5A5A5A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_48_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999956666666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_49_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999665666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_50_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9996"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_51_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999999666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_52_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999996"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_53_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55AA55AA5595AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_54_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999669666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__10_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_55_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666664959"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => sel(0),
      I4 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_58_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666665995999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => sel(0),
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_59_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65995999999999BA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_60_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"999996A6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_61_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A6666666666555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => sel(0),
      I4 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_62_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AAAA5AEA5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => sel(0),
      I2 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_63_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669965995599999A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_66_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A59A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_67_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAA66666666455"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_68_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66655999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_69_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_19_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_20_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS[5]_i_21_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \p_0_out_inferred__0/COS_reg[5]_i_22_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_7_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9966AA669A66A645"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_72_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"599959999AA6A2A6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_73_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA55AA95AA5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_74_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6699659955995DBA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_75_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999A6A69AAA6666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_76_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555AAA855AA5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_77_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_23_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_24_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS_reg[5]_i_25_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \p_0_out_inferred__0/COS[5]_i_26_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_8_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A555565A5A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_81_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5999999AAA66AA66"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_82_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A555AAA8556A5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_83_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AAA5555AA95AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_84_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A955AAAA557A5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_85_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56AA5555AA95AAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_86_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA66666555555999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_87_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[5]_i_27_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_28_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS[5]_i_29_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I5 => \p_0_out_inferred__0/COS_reg[5]_i_30_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_9_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_121_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_122_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/COS[5]_i_123_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/COS[5]_i_124_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_90_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_125_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_126_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/COS[5]_i_127_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__2_n_0\,
      I5 => \SINE[5]_i_276_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_91_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_128_n_0\,
      I1 => \SINE[4]_i_147_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/COS[5]_i_85_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__2_n_0\,
      I5 => \p_0_out_inferred__0/COS[5]_i_129_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_92_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_130_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_131_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      I3 => \p_0_out_inferred__0/COS[5]_i_132_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__2_n_0\,
      I5 => \SINE[5]_i_269_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_93_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_94_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A5A5A5A555955A"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_95_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"556AAAAAAAAA5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_96_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66666A6A6666A999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__15_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_97_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A6AAAAAA5A5A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_98_n_0\
    );
\p_0_out_inferred__0/COS[5]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAA5555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[5]_i_99_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[6]_i_2_n_0\,
      I1 => \p_0_out_inferred__0/COS[6]_i_3_n_0\,
      I2 => sel(11),
      I3 => \p_0_out_inferred__0/COS[6]_i_4_n_0\,
      I4 => sel(12),
      I5 => \SINE[6]_i_4_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_1_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAAAAA50555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I1 => \SINE[10]_i_30_n_0\,
      I2 => \SINE[11]_i_14_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_14_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11FFFFFFF0000000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I2 => \SINE[6]_i_78_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_15_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8CCB833"
    )
        port map (
      I0 => \COS[6]_i_33_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I2 => \COS[6]_i_34_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_17_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7699548866996699"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I2 => \SINE[10]_i_31_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I4 => \SINE[12]_i_7_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_18_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8CCB833"
    )
        port map (
      I0 => \COS[6]_i_35_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I2 => \COS[7]_i_26_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_19_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[6]_i_5_n_0\,
      I1 => \p_0_out_inferred__0/COS[6]_i_6_n_0\,
      I2 => sel(10),
      I3 => \p_0_out_inferred__0/COS_reg[6]_i_7_n_0\,
      I4 => sel(9),
      I5 => \p_0_out_inferred__0/COS_reg[6]_i_8_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_2_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_63_n_0\,
      I1 => \COS[11]_i_6_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[6]_i_64_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \p_0_out_inferred__0/COS[6]_i_44_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_24_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE_reg[6]_i_6_n_0\,
      I1 => \SINE_reg[6]_i_7_n_0\,
      I2 => sel(10),
      I3 => \p_0_out_inferred__0/COS[6]_i_9_n_0\,
      I4 => sel(9),
      I5 => \SINE_reg[6]_i_9_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_3_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \SINE[8]_i_21_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I2 => \SINE[10]_i_19_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I4 => \SINE[6]_i_157_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_36_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \SINE[10]_i_19_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I3 => \SINE[5]_i_82_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[7]_i_66_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_37_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I1 => \SINE[7]_i_129_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I3 => \SINE[7]_i_125_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \COS[6]_i_34_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_38_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BF38BC0"
    )
        port map (
      I0 => \SINE[11]_i_15_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I4 => \SINE[7]_i_103_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_39_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[6]_i_10_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[6]_i_11_n_0\,
      I2 => sel(10),
      I3 => \p_0_out_inferred__0/COS_reg[6]_i_12_n_0\,
      I4 => sel(9),
      I5 => \p_0_out_inferred__0/COS_reg[6]_i_13_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_4_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[10]_i_36_n_0\,
      I1 => \COS[7]_i_26_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I3 => \SINE[9]_i_56_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \p_0_out_inferred__0/COS[6]_i_61_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_40_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \COS[6]_i_35_n_0\,
      I1 => \SINE[9]_i_47_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I3 => \COS[8]_i_18_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \SINE[6]_i_147_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_41_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_117_n_0\,
      I1 => \SINE[8]_i_53_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I3 => \SINE[9]_i_55_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \SINE[6]_i_146_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_42_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \COS[5]_i_46_n_0\,
      I1 => \SINE[6]_i_159_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I3 => \COS[6]_i_62_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \SINE[9]_i_57_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_43_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_44_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[6]_i_63_n_0\,
      I1 => \COS[6]_i_64_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS[6]_i_61_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[7]_i_130_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_45_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[6]_i_65_n_0\,
      I1 => \SINE[9]_i_57_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[7]_i_124_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[5]_i_200_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_46_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \COS[6]_i_34_n_0\,
      I1 => \SINE[10]_i_35_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[6]_i_161_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[4]_i_164_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_47_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[7]_i_125_n_0\,
      I1 => \SINE[8]_i_75_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[9]_i_45_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \p_0_out_inferred__0/COS[6]_i_66_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_48_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[6]_i_44_n_0\,
      I1 => \p_0_out_inferred__0/COS[6]_i_67_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[6]_i_159_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \p_0_out_inferred__0/COS[6]_i_68_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_49_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA45EF45EA45EA40"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I1 => \p_0_out_inferred__0/COS[6]_i_14_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I5 => \p_0_out_inferred__0/COS[6]_i_15_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_5_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[6]_i_69_n_0\,
      I1 => \SINE[10]_i_35_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS[6]_i_70_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \p_0_out_inferred__0/COS[6]_i_71_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_50_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_159_n_0\,
      I1 => \SINE[7]_i_130_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS[6]_i_72_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[6]_i_161_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_51_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[6]_i_73_n_0\,
      I1 => \SINE[6]_i_159_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[8]_i_86_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \p_0_out_inferred__0/COS[6]_i_74_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_52_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[6]_i_75_n_0\,
      I1 => \p_0_out_inferred__0/COS[6]_i_70_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS[6]_i_76_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \p_0_out_inferred__0/COS[6]_i_77_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_53_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[6]_i_174_n_0\,
      I1 => \SINE[4]_i_165_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[6]_i_173_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[11]_i_15_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_54_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[6]_i_78_n_0\,
      I1 => \SINE[4]_i_165_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[6]_i_173_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[7]_i_125_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_55_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[10]_i_35_n_0\,
      I1 => \SINE[8]_i_75_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS[6]_i_79_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[11]_i_15_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_56_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[6]_i_80_n_0\,
      I1 => \SINE[7]_i_125_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS[6]_i_81_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \SINE[8]_i_75_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_57_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[6]_i_82_n_0\,
      I1 => \SINE[9]_i_56_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS[6]_i_83_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \p_0_out_inferred__0/COS[6]_i_61_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_58_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[6]_i_44_n_0\,
      I1 => \p_0_out_inferred__0/COS[6]_i_84_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[4]_i_165_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \p_0_out_inferred__0/COS[6]_i_85_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_59_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \COS[6]_i_16_n_0\,
      I1 => \p_0_out_inferred__0/COS[6]_i_17_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS[6]_i_18_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/COS[6]_i_19_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_6_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[9]_i_56_n_0\,
      I1 => \p_0_out_inferred__0/COS[6]_i_86_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => \SINE[0]_i_248_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \p_0_out_inferred__0/COS[6]_i_87_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_60_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA95555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_61_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6AAA6A6A6AA9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_63_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9595955595955556"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_65_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9595555795555556"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_66_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999919555555666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_67_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666A6A6A6A6A6A69"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_68_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6A686A6A6AE9"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_69_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A955"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_70_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A6AAAAAA8A5A5A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_71_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555955556666666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_72_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9955555555665666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_73_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9955955555665666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_74_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9955555666666666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => sel(1),
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_75_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAA8A5A5A5A5A5"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => sel(0),
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => sel(1),
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_76_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666A6A6A666A6A69"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => sel(1),
      I5 => sel(0),
      O => \p_0_out_inferred__0/COS[6]_i_77_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"955555AA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_78_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAA999999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_79_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C7CCCCCC3C3C3"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_80_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9955955666666666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_81_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666A666A666A6A69"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_82_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999955555666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_83_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9595959556666666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_84_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66AAAA8999999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_85_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999995555666"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => sel(0),
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_86_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666AAAA99999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I2 => sel(0),
      I3 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_87_n_0\
    );
\p_0_out_inferred__0/COS[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[6]_i_24_n_0\,
      I1 => \SINE[6]_i_27_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE[6]_i_28_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I5 => \SINE[6]_i_29_n_0\,
      O => \p_0_out_inferred__0/COS[6]_i_9_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[7]_i_2_n_0\,
      I1 => \SINE[7]_i_2_n_0\,
      I2 => sel(11),
      I3 => \p_0_out_inferred__0/COS[7]_i_3_n_0\,
      I4 => sel(12),
      I5 => \SINE[7]_i_4_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_1_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0CCB0BF3F0F838"
    )
        port map (
      I0 => \COS[7]_i_26_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[10]_i_19_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_11_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAAAAA50555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I1 => \SINE[10]_i_20_n_0\,
      I2 => \SINE[7]_i_71_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_14_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAAAAA50555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I1 => \SINE[6]_i_103_n_0\,
      I2 => \SINE[8]_i_80_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_24_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B3F8B0C"
    )
        port map (
      I0 => \COS[11]_i_6_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I4 => \SINE[7]_i_103_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_25_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B8CC"
    )
        port map (
      I0 => \SINE[6]_i_147_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I2 => \SINE[9]_i_55_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_27_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B83333BB88CCCC"
    )
        port map (
      I0 => \SINE[5]_i_82_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I2 => \SINE[9]_i_40_n_0\,
      I3 => \SINE[9]_i_49_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_28_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B83333BB8BCCCC"
    )
        port map (
      I0 => \SINE[9]_i_57_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I2 => \SINE[11]_i_13_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_29_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[7]_i_6_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[7]_i_7_n_0\,
      I2 => sel(10),
      I3 => \p_0_out_inferred__0/COS_reg[7]_i_8_n_0\,
      I4 => sel(9),
      I5 => \p_0_out_inferred__0/COS_reg[7]_i_9_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_3_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBBBBBBB88888"
    )
        port map (
      I0 => \SINE[8]_i_21_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I2 => \SINE[10]_i_20_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_30_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCBB333330CCCCCC"
    )
        port map (
      I0 => \SINE[7]_i_118_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I2 => \COS[6]_i_35_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_31_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4555EAAA"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I1 => \COS[6]_i_33_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_32_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BFFFFB88B0000"
    )
        port map (
      I0 => \COS[7]_i_49_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I3 => \SINE[8]_i_79_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I5 => \SINE[12]_i_6_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_33_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0F0F0CFC00F0F"
    )
        port map (
      I0 => \SINE[7]_i_83_n_0\,
      I1 => \SINE[5]_i_100_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[6]_i_159_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_34_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B38CBCB3B38C8C8"
    )
        port map (
      I0 => \SINE[10]_i_35_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I3 => \SINE[8]_i_84_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I5 => \SINE[8]_i_83_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_35_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA03F3FAFA03030"
    )
        port map (
      I0 => \SINE[7]_i_134_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[9]_i_45_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \p_0_out_inferred__0/COS[7]_i_50_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_36_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF50CFCFAF50C0C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I1 => \SINE[9]_i_55_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \SINE[7]_i_102_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_37_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFCFCFA0AFC0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[7]_i_51_n_0\,
      I1 => \COS[10]_i_12_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \SINE[7]_i_131_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_38_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8BB"
    )
        port map (
      I0 => \SINE[12]_i_6_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I2 => \SINE[9]_i_57_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_39_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[7]_i_10_n_0\,
      I1 => \p_0_out_inferred__0/COS[7]_i_11_n_0\,
      I2 => sel(9),
      I3 => \p_0_out_inferred__0/COS_reg[7]_i_12_n_0\,
      I4 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I5 => \p_0_out_inferred__0/COS_reg[7]_i_13_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_4_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD629962D4BBD422"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I2 => \SINE[6]_i_78_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__16_n_0\,
      I4 => \SINE[7]_i_71_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_40_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA03F3FAFA03030"
    )
        port map (
      I0 => \COS[7]_i_26_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[7]_i_132_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \SINE[6]_i_157_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_41_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60CFCF6F60C0C0"
    )
        port map (
      I0 => \SINE[8]_i_79_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[7]_i_128_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \SINE[11]_i_15_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_42_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F903F3F9F903030"
    )
        port map (
      I0 => \SINE[8]_i_79_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[7]_i_131_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \SINE[7]_i_134_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_43_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[10]_i_35_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[7]_i_129_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \SINE[11]_i_15_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_44_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0C0C0AFA0CFCF"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[7]_i_52_n_0\,
      I1 => \SINE[7]_i_125_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \COS[7]_i_26_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_45_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \SINE[8]_i_86_n_0\,
      I1 => \COS[9]_i_18_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \SINE[9]_i_55_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_46_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F90FFFF9F900000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I3 => \SINE[10]_i_36_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/COS[7]_i_53_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_47_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFCFCFA0AFC0C0"
    )
        port map (
      I0 => \SINE[9]_i_56_n_0\,
      I1 => \SINE[9]_i_47_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \SINE[9]_i_45_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_48_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__13_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \p_0_out_inferred__0/COS[7]_i_14_n_0\,
      I4 => sel(9),
      I5 => \p_0_out_inferred__0/COS_reg[7]_i_15_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_5_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA1"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I1 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_50_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFF00FF00FF00"
    )
        port map (
      I0 => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      I1 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[21]_rep__11_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_51_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C383C33333333333"
    )
        port map (
      I0 => \ACCUMULATOR_reg[18]_rep__7_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__12_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_52_n_0\
    );
\p_0_out_inferred__0/COS[7]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C999999999999999"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__14_n_0\,
      I3 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I4 => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      O => \p_0_out_inferred__0/COS[7]_i_53_n_0\
    );
\p_0_out_inferred__0/COS[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[8]_i_2_n_0\,
      I1 => \SINE_reg[8]_i_2_n_0\,
      I2 => sel(11),
      I3 => \p_0_out_inferred__0/COS_reg[8]_i_3_n_0\,
      I4 => sel(12),
      I5 => \SINE[8]_i_4_n_0\,
      O => \p_0_out_inferred__0/COS[8]_i_1_n_0\
    );
\p_0_out_inferred__0/COS[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7676EE6699889191"
    )
        port map (
      I0 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I1 => sel(6),
      I2 => \SINE[8]_i_50_n_0\,
      I3 => \SINE[8]_i_49_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[8]_i_10_n_0\
    );
\p_0_out_inferred__0/COS[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE00001100FFFF"
    )
        port map (
      I0 => sel(6),
      I1 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I2 => \SINE[8]_i_52_n_0\,
      I3 => \SINE[8]_i_51_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[8]_i_11_n_0\
    );
\p_0_out_inferred__0/COS[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B383C3CCBC8C3C3"
    )
        port map (
      I0 => \COS[8]_i_18_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I2 => sel(6),
      I3 => \COS[9]_i_18_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[8]_i_12_n_0\
    );
\p_0_out_inferred__0/COS[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B383838CBC8CBCB"
    )
        port map (
      I0 => \COS[8]_i_19_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I2 => sel(6),
      I3 => \SINE[9]_i_47_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[8]_i_13_n_0\
    );
\p_0_out_inferred__0/COS[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[8]_i_20_n_0\,
      I1 => \COS[8]_i_21_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS[8]_i_22_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/COS[8]_i_23_n_0\,
      O => \p_0_out_inferred__0/COS[8]_i_14_n_0\
    );
\p_0_out_inferred__0/COS[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[8]_i_24_n_0\,
      I1 => \SINE[9]_i_35_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS[8]_i_25_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/COS[8]_i_26_n_0\,
      O => \p_0_out_inferred__0/COS[8]_i_15_n_0\
    );
\p_0_out_inferred__0/COS[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \COS[8]_i_27_n_0\,
      I1 => \COS[10]_i_11_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \p_0_out_inferred__0/COS[8]_i_28_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I5 => \COS[8]_i_29_n_0\,
      O => \p_0_out_inferred__0/COS[8]_i_16_n_0\
    );
\p_0_out_inferred__0/COS[8]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[8]_i_30_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \SINE[10]_i_27_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I4 => \p_0_out_inferred__0/COS[8]_i_31_n_0\,
      O => \p_0_out_inferred__0/COS[8]_i_17_n_0\
    );
\p_0_out_inferred__0/COS[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      I1 => \p_0_out_inferred__0/COS[8]_i_4_n_0\,
      I2 => sel(10),
      I3 => \p_0_out_inferred__0/COS_reg[8]_i_5_n_0\,
      I4 => sel(9),
      I5 => \p_0_out_inferred__0/COS_reg[8]_i_6_n_0\,
      O => \p_0_out_inferred__0/COS[8]_i_2_n_0\
    );
\p_0_out_inferred__0/COS[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FD0FF0F2FD0F000"
    )
        port map (
      I0 => \SINE[11]_i_13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I5 => \SINE[10]_i_32_n_0\,
      O => \p_0_out_inferred__0/COS[8]_i_20_n_0\
    );
\p_0_out_inferred__0/COS[8]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B8CC"
    )
        port map (
      I0 => \SINE[8]_i_75_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I2 => \SINE[9]_i_55_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[8]_i_22_n_0\
    );
\p_0_out_inferred__0/COS[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAA00005055FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[23]_rep__4_n_0\,
      I1 => \SINE[6]_i_103_n_0\,
      I2 => \SINE[8]_i_80_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[8]_i_23_n_0\
    );
\p_0_out_inferred__0/COS[8]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \SINE[10]_i_35_n_0\,
      I1 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I2 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I4 => \COS[11]_i_6_n_0\,
      O => \p_0_out_inferred__0/COS[8]_i_24_n_0\
    );
\p_0_out_inferred__0/COS[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E01F0FFFE01F00F0"
    )
        port map (
      I0 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I1 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \SINE[11]_i_15_n_0\,
      O => \p_0_out_inferred__0/COS[8]_i_25_n_0\
    );
\p_0_out_inferred__0/COS[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAAAAA50555555"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I1 => \SINE[8]_i_87_n_0\,
      I2 => \SINE[12]_i_7_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      O => \p_0_out_inferred__0/COS[8]_i_26_n_0\
    );
\p_0_out_inferred__0/COS[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CF0FFFA0CF00F0"
    )
        port map (
      I0 => \SINE[6]_i_153_n_0\,
      I1 => \SINE[7]_i_106_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \SINE[7]_i_131_n_0\,
      O => \p_0_out_inferred__0/COS[8]_i_28_n_0\
    );
\p_0_out_inferred__0/COS[8]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33308C8CCFCCB3B3"
    )
        port map (
      I0 => \SINE[9]_i_45_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I3 => \COS[10]_i_12_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[8]_i_30_n_0\
    );
\p_0_out_inferred__0/COS[8]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CFFFFFA0CF0000"
    )
        port map (
      I0 => \SINE[8]_i_91_n_0\,
      I1 => \SINE[8]_i_90_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I5 => \SINE[12]_i_6_n_0\,
      O => \p_0_out_inferred__0/COS[8]_i_31_n_0\
    );
\p_0_out_inferred__0/COS[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CBC8C3C33B383C3C"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[8]_i_9_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I3 => \SINE[9]_i_25_n_0\,
      I4 => sel(6),
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[8]_i_4_n_0\
    );
\p_0_out_inferred__0/COS[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00000003FFFFFF"
    )
        port map (
      I0 => \SINE[8]_i_48_n_0\,
      I1 => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep__13_n_0\,
      I3 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      I4 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[8]_i_9_n_0\
    );
\p_0_out_inferred__0/COS[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS_reg[9]_i_2_n_0\,
      I1 => \SINE_reg[9]_i_2_n_0\,
      I2 => sel(11),
      I3 => \p_0_out_inferred__0/COS[9]_i_3_n_0\,
      I4 => sel(12),
      I5 => \SINE[9]_i_4_n_0\,
      O => \p_0_out_inferred__0/COS[9]_i_1_n_0\
    );
\p_0_out_inferred__0/COS[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAA00005055FFFF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I1 => \SINE[9]_i_49_n_0\,
      I2 => \SINE[9]_i_40_n_0\,
      I3 => \ACCUMULATOR_reg[23]_rep__5_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__15_n_0\,
      O => \p_0_out_inferred__0/COS[9]_i_10_n_0\
    );
\p_0_out_inferred__0/COS[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE11FE00EE11EE11"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I1 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I2 => \SINE[10]_i_39_n_0\,
      I3 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I4 => \SINE[10]_i_40_n_0\,
      I5 => \ACCUMULATOR_reg[22]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[9]_i_12_n_0\
    );
\p_0_out_inferred__0/COS[9]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA0045FF"
    )
        port map (
      I0 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I1 => \SINE[9]_i_47_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I3 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I4 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[9]_i_16_n_0\
    );
\p_0_out_inferred__0/COS[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"83803333BFBCCCCC"
    )
        port map (
      I0 => \COS[9]_i_18_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep__6_n_0\,
      I3 => \SINE[10]_i_36_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__4_n_0\,
      O => \p_0_out_inferred__0/COS[9]_i_17_n_0\
    );
\p_0_out_inferred__0/COS[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_0_out_inferred__0/COS[9]_i_6_n_0\,
      I1 => \p_0_out_inferred__0/COS[9]_i_7_n_0\,
      I2 => sel(10),
      I3 => \p_0_out_inferred__0/COS[9]_i_8_n_0\,
      I4 => sel(9),
      I5 => \p_0_out_inferred__0/COS_reg[9]_i_9_n_0\,
      O => \p_0_out_inferred__0/COS[9]_i_3_n_0\
    );
\p_0_out_inferred__0/COS[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \SINE[10]_i_8_n_0\,
      I1 => sel(9),
      I2 => \p_0_out_inferred__0/COS[9]_i_10_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I4 => \COS[10]_i_5_n_0\,
      O => \p_0_out_inferred__0/COS[9]_i_4_n_0\
    );
\p_0_out_inferred__0/COS[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFE01000101"
    )
        port map (
      I0 => sel(9),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I3 => \SINE[8]_i_21_n_0\,
      I4 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[9]_i_5_n_0\
    );
\p_0_out_inferred__0/COS[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA03F3FAFA03030"
    )
        port map (
      I0 => \COS[9]_i_11_n_0\,
      I1 => \ACCUMULATOR_reg[31]_rep__14_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => \SINE[10]_i_27_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I5 => \p_0_out_inferred__0/COS[9]_i_12_n_0\,
      O => \p_0_out_inferred__0/COS[9]_i_6_n_0\
    );
\p_0_out_inferred__0/COS[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33308C8CCFCCB3B3"
    )
        port map (
      I0 => \SINE[12]_i_6_n_0\,
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      I3 => \COS[9]_i_13_n_0\,
      I4 => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      I5 => \ACCUMULATOR_reg[31]_rep__5_n_0\,
      O => \p_0_out_inferred__0/COS[9]_i_7_n_0\
    );
\p_0_out_inferred__0/COS[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \COS[9]_i_14_n_0\,
      I1 => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      I2 => \COS[9]_i_15_n_0\,
      I3 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I4 => \SINE[11]_i_10_n_0\,
      O => \p_0_out_inferred__0/COS[9]_i_8_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_100\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_184_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_185_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_100_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_101\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_186_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_187_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_101_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_188_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_189_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_102_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_190_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_191_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_103_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_192_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_193_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_104_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_194_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_195_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_105_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_106\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_196_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_197_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_106_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_107\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_198_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_199_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_107_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_108\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_200_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_201_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_108_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_109\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_202_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_203_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_109_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_110\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_204_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_205_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_110_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_111\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_206_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_207_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_111_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_112\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_208_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_209_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_112_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_113\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_210_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_211_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_113_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_118\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_212_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_213_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_118_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_119\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_214_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_215_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_119_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_48_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_49_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_16_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_55_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_56_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_19_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_4_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_5_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_2_n_0\,
      S => sel(10)
    );
\p_0_out_inferred__0/COS_reg[0]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_57_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_58_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_20_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_59_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_60_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_21_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_65_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_66_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_23_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_67_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_68_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_24_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_69_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_70_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_25_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_74_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_75_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_27_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_78_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_79_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_29_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_6_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_7_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_3_n_0\,
      S => sel(10)
    );
\p_0_out_inferred__0/COS_reg[0]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_80_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_81_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_30_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_82_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_83_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_31_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_84_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_85_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_32_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_86_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_87_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_33_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_88_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_89_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_34_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_90_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_91_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_35_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_92_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_93_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_36_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_39\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_100_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_101_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_39_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_8_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_9_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_4_n_0\,
      S => sel(9)
    );
\p_0_out_inferred__0/COS_reg[0]_i_40\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_102_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_103_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_40_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_41\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_104_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_105_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_41_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_42\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_106_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_107_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_42_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_43\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_108_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_109_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_43_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_44\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_110_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_111_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_44_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_45\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_112_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_113_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_45_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_47\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[0]_i_118_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[0]_i_119_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_47_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__7_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_120_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_121_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_48_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_122_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_123_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_49_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_10_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_11_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_5_n_0\,
      S => sel(9)
    );
\p_0_out_inferred__0/COS_reg[0]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_124_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_125_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_55_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_126_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_127_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_56_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_128_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_129_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_57_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_130_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_131_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_58_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_132_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_133_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_59_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_12_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_13_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_6_n_0\,
      S => sel(9)
    );
\p_0_out_inferred__0/COS_reg[0]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_134_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_135_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_60_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_136_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_137_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_65_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_138_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_139_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_66_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_140_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_141_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_67_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_142_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_143_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_68_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_144_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_145_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_69_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_14_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_15_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_7_n_0\,
      S => sel(9)
    );
\p_0_out_inferred__0/COS_reg[0]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_146_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_147_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_70_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_74\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_148_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_149_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_74_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_75\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_150_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_151_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_75_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_78\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_152_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_153_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_78_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_79\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_154_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_155_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_79_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_80\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_156_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_157_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_80_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_81\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_158_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_159_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_81_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_82\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_160_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_161_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_82_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_162_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_163_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_83_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_164_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_165_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_84_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_166_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_167_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_85_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_168_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_169_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_86_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_170_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_171_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_87_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_88\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_172_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_173_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_88_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_174_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_175_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_89_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_90\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_176_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_177_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_90_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_91\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_178_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_179_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_91_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_92\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_180_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_181_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_92_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[0]_i_93\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[0]_i_182_n_0\,
      I1 => \p_0_out_inferred__0/COS[0]_i_183_n_0\,
      O => \p_0_out_inferred__0/COS_reg[0]_i_93_n_0\,
      S => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[10]_i_6_n_0\,
      I1 => \p_0_out_inferred__0/COS[10]_i_7_n_0\,
      O => \p_0_out_inferred__0/COS_reg[10]_i_3_n_0\,
      S => sel(10)
    );
\p_0_out_inferred__0/COS_reg[1]_i_100\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_198_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_199_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_100_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_101\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_200_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_201_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_101_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_202_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_203_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_102_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_106\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_204_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_205_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_106_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_107\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_206_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_207_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_107_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_112\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_208_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_209_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_112_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_113\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_210_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_211_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_113_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_114\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_212_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_213_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_114_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_115\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_214_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_215_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_115_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_116\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_216_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_217_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_116_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_117\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_218_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_219_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_117_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_44_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_45_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_14_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_46_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_47_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_15_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_48_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_49_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_16_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_50_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_51_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_17_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_52_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_53_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_18_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_54_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_55_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_19_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_4_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_5_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_2_n_0\,
      S => sel(10)
    );
\p_0_out_inferred__0/COS_reg[1]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_56_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_57_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_20_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_58_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_59_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_21_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_68_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_69_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_24_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_70_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_71_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_25_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_72_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_73_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_26_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_74_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_75_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_27_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_76_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_77_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_28_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_89_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_90_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_32_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_91_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_92_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_33_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_97_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_98_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_35_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_99_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_100_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_36_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_101_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_102_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_37_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_39\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_106_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_107_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_39_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_10_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_11_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_4_n_0\,
      S => sel(9)
    );
\p_0_out_inferred__0/COS_reg[1]_i_41\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_112_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_113_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_41_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_42\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_114_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_115_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_42_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_43\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[1]_i_116_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[1]_i_117_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_43_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__6_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_118_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_119_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_44_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_120_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_121_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_45_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_122_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_123_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_46_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_124_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_125_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_47_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_126_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_127_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_48_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_128_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_129_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_49_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_12_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_13_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_5_n_0\,
      S => sel(9)
    );
\p_0_out_inferred__0/COS_reg[1]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_130_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_131_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_50_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_132_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_133_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_51_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_134_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_135_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_52_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_136_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_137_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_53_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_138_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_139_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_54_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_140_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_141_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_55_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_142_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_143_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_56_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_144_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_145_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_57_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_146_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_147_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_58_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_148_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_149_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_59_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_150_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_151_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_60_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_152_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_153_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_61_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_154_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_155_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_62_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_156_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_157_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_63_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_158_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_159_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_64_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_160_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_161_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_65_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_162_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_163_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_66_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_164_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_165_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_68_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_166_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_167_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_69_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_168_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_169_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_70_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_170_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_171_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_71_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_172_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_173_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_72_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_73\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_174_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_175_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_73_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_74\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_176_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_177_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_74_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_75\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_178_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_179_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_75_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_76\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_180_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_181_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_76_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_77\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_182_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_183_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_77_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_22_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_23_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_8_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_184_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_185_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_89_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_90\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_186_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_187_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_90_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_91\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_188_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_189_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_91_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_92\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_190_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_191_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_92_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_97\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_192_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_193_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_97_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_98\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_194_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_195_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_98_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[1]_i_99\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[1]_i_196_n_0\,
      I1 => \p_0_out_inferred__0/COS[1]_i_197_n_0\,
      O => \p_0_out_inferred__0/COS_reg[1]_i_99_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_166_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_167_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_104_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_168_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_169_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_105_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_112\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_170_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_171_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_112_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_113\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_172_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_173_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_113_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_114\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_174_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_175_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_114_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_115\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_176_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_177_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_115_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_116\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_178_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_179_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_116_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_117\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_180_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_181_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_117_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_118\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_182_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_183_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_118_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_119\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_184_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_185_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_119_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_120\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_186_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_187_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_120_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_121\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_188_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_189_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_121_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_122\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_190_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_191_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_122_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_123\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_192_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_193_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_123_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_124\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_194_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_195_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_124_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_125\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_196_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_197_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_125_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_126\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_198_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_199_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_126_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_127\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_200_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_201_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_127_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_128\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_202_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_203_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_128_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_129\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_204_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_205_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_129_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[2]_i_48_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[2]_i_49_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_16_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[2]_i_4_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[2]_i_5_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_2_n_0\,
      S => sel(10)
    );
\p_0_out_inferred__0/COS_reg[2]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[2]_i_61_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[2]_i_62_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_20_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[2]_i_66_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[2]_i_67_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_22_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[2]_i_68_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[2]_i_69_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_23_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[2]_i_70_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[2]_i_71_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_24_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[2]_i_72_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[2]_i_73_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_25_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[2]_i_78_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[2]_i_79_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_27_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[2]_i_6_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[2]_i_7_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_3_n_0\,
      S => sel(10)
    );
\p_0_out_inferred__0/COS_reg[2]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[2]_i_89_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[2]_i_90_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_31_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[2]_i_91_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[2]_i_92_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_32_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[2]_i_104_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[2]_i_105_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_36_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_39\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[2]_i_112_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[2]_i_113_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_39_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_8_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_9_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_4_n_0\,
      S => sel(9)
    );
\p_0_out_inferred__0/COS_reg[2]_i_40\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[2]_i_114_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[2]_i_115_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_40_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_41\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[2]_i_116_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[2]_i_117_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_41_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_42\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[2]_i_118_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[2]_i_119_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_42_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_43\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[2]_i_120_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[2]_i_121_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_43_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_44\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[2]_i_122_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[2]_i_123_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_44_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_45\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[2]_i_124_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[2]_i_125_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_45_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_46\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[2]_i_126_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[2]_i_127_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_46_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_47\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[2]_i_128_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[2]_i_129_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_47_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__5_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_130_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_131_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_48_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_132_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_133_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_49_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_10_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_11_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_5_n_0\,
      S => sel(9)
    );
\p_0_out_inferred__0/COS_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_12_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_13_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_6_n_0\,
      S => sel(9)
    );
\p_0_out_inferred__0/COS_reg[2]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_134_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_135_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_61_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_136_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_137_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_62_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_138_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_139_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_66_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_140_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_141_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_67_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_142_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_143_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_68_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_144_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_145_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_69_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_14_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_15_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_7_n_0\,
      S => sel(9)
    );
\p_0_out_inferred__0/COS_reg[2]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_146_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_147_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_70_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_148_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_149_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_71_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_150_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_151_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_72_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_73\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_152_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_153_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_73_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_78\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_154_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_155_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_78_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_79\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_156_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_157_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_79_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_158_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_159_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_89_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_90\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_160_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_161_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_90_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_91\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_162_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_163_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_91_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[2]_i_92\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[2]_i_164_n_0\,
      I1 => \p_0_out_inferred__0/COS[2]_i_165_n_0\,
      O => \p_0_out_inferred__0/COS_reg[2]_i_92_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_100\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_169_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_170_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_100_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_107\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_171_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_172_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_107_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_108\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_173_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_174_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_108_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_116\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_175_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_176_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_116_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_117\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_177_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_178_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_117_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_118\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_179_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_180_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_118_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_119\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_181_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_182_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_119_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_120\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_183_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_184_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_120_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_121\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_185_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_186_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_121_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_122\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_187_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_188_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_122_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_123\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_189_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_190_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_123_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[3]_i_48_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[3]_i_49_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_16_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[3]_i_58_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[3]_i_59_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_19_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[3]_i_4_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[3]_i_5_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_2_n_0\,
      S => sel(10)
    );
\p_0_out_inferred__0/COS_reg[3]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[3]_i_60_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[3]_i_61_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_20_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[3]_i_67_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[3]_i_68_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_23_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[3]_i_80_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[3]_i_81_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_27_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[3]_i_6_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[3]_i_7_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_3_n_0\,
      S => sel(10)
    );
\p_0_out_inferred__0/COS_reg[3]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[3]_i_91_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[3]_i_92_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_32_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[3]_i_93_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[3]_i_94_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_33_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[3]_i_95_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[3]_i_96_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_34_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[3]_i_97_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[3]_i_98_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_35_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[3]_i_99_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[3]_i_100_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_36_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_39\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[3]_i_107_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[3]_i_108_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_39_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_8_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_9_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_4_n_0\,
      S => sel(9)
    );
\p_0_out_inferred__0/COS_reg[3]_i_42\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[3]_i_116_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[3]_i_117_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_42_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_43\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[3]_i_118_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[3]_i_119_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_43_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_44\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[3]_i_120_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[3]_i_121_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_44_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_45\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[3]_i_122_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[3]_i_123_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_45_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_131_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_132_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_48_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_133_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_134_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_49_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_10_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_11_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_5_n_0\,
      S => sel(9)
    );
\p_0_out_inferred__0/COS_reg[3]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_135_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_136_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_58_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_137_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_138_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_59_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_12_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_13_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_6_n_0\,
      S => sel(9)
    );
\p_0_out_inferred__0/COS_reg[3]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_139_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_140_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_60_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_141_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_142_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_61_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_143_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_144_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_67_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_145_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_146_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_68_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_14_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_15_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_7_n_0\,
      S => sel(9)
    );
\p_0_out_inferred__0/COS_reg[3]_i_80\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_147_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_148_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_80_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_81\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_149_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_150_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_81_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_91\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_151_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_152_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_91_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_92\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_153_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_154_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_92_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_93\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_155_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_156_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_93_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_94\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_157_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_158_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_94_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_95\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_159_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_160_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_95_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_96\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_161_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_162_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_96_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_97\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_163_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_164_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_97_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_98\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_165_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_166_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_98_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[3]_i_99\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[3]_i_167_n_0\,
      I1 => \p_0_out_inferred__0/COS[3]_i_168_n_0\,
      O => \p_0_out_inferred__0/COS_reg[3]_i_99_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[4]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_152_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_153_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_104_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/COS_reg[4]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_154_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_155_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_105_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/COS_reg[4]_i_113\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_156_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_157_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_113_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/COS_reg[4]_i_114\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_158_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_159_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_114_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/COS_reg[4]_i_115\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_160_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_161_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_115_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/COS_reg[4]_i_116\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_162_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_163_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_116_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/COS_reg[4]_i_121\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_164_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_165_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_121_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/COS_reg[4]_i_122\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_166_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_167_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_122_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/COS_reg[4]_i_123\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_168_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_169_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_123_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/COS_reg[4]_i_124\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_170_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_171_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_124_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/COS_reg[4]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[4]_i_47_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[4]_i_48_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_16_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[4]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[4]_i_57_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[4]_i_58_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_19_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[4]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[4]_i_4_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[4]_i_5_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_2_n_0\,
      S => sel(10)
    );
\p_0_out_inferred__0/COS_reg[4]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[4]_i_59_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[4]_i_60_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_20_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[4]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[4]_i_66_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[4]_i_67_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_23_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[4]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[4]_i_76_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[4]_i_77_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_27_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[4]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[4]_i_6_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[4]_i_7_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_3_n_0\,
      S => sel(10)
    );
\p_0_out_inferred__0/COS_reg[4]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[4]_i_96_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[4]_i_97_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_35_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[4]_i_38\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[4]_i_104_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[4]_i_105_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_38_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_8_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_9_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_4_n_0\,
      S => sel(9)
    );
\p_0_out_inferred__0/COS_reg[4]_i_41\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[4]_i_113_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[4]_i_114_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_41_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[4]_i_42\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[4]_i_115_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[4]_i_116_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_42_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[4]_i_44\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[4]_i_121_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[4]_i_122_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_44_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[4]_i_45\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[4]_i_123_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[4]_i_124_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_45_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__4_n_0\
    );
\p_0_out_inferred__0/COS_reg[4]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_128_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_129_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_47_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/COS_reg[4]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_130_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_131_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_48_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/COS_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_10_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_11_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_5_n_0\,
      S => sel(9)
    );
\p_0_out_inferred__0/COS_reg[4]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_132_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_133_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_57_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/COS_reg[4]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_134_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_135_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_58_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/COS_reg[4]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_136_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_137_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_59_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/COS_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_12_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_13_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_6_n_0\,
      S => sel(9)
    );
\p_0_out_inferred__0/COS_reg[4]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_138_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_139_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_60_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/COS_reg[4]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_140_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_141_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_66_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/COS_reg[4]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_142_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_143_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_67_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/COS_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_14_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_15_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_7_n_0\,
      S => sel(9)
    );
\p_0_out_inferred__0/COS_reg[4]_i_76\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_144_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_145_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_76_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/COS_reg[4]_i_77\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_146_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_147_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_77_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/COS_reg[4]_i_96\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_148_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_149_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_96_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/COS_reg[4]_i_97\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[4]_i_150_n_0\,
      I1 => \p_0_out_inferred__0/COS[4]_i_151_n_0\,
      O => \p_0_out_inferred__0/COS_reg[4]_i_97_n_0\,
      S => sel(5)
    );
\p_0_out_inferred__0/COS_reg[5]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[5]_i_35_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[5]_i_36_n_0\,
      O => \p_0_out_inferred__0/COS_reg[5]_i_11_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[5]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_38_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_39_n_0\,
      O => \p_0_out_inferred__0/COS_reg[5]_i_15_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[5]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_40_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_41_n_0\,
      O => \p_0_out_inferred__0/COS_reg[5]_i_16_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[5]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_42_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_43_n_0\,
      O => \p_0_out_inferred__0/COS_reg[5]_i_17_n_0\,
      S => \ACCUMULATOR_reg[25]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[5]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_44_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_45_n_0\,
      O => \p_0_out_inferred__0/COS_reg[5]_i_18_n_0\,
      S => \ACCUMULATOR_reg[25]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[5]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[5]_i_56_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[5]_i_57_n_0\,
      O => \p_0_out_inferred__0/COS_reg[5]_i_22_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[5]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[5]_i_64_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[5]_i_65_n_0\,
      O => \p_0_out_inferred__0/COS_reg[5]_i_25_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[5]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[5]_i_70_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[5]_i_71_n_0\,
      O => \p_0_out_inferred__0/COS_reg[5]_i_27_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[5]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[5]_i_79_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[5]_i_80_n_0\,
      O => \p_0_out_inferred__0/COS_reg[5]_i_30_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[5]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[5]_i_88_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[5]_i_89_n_0\,
      O => \p_0_out_inferred__0/COS_reg[5]_i_34_n_0\,
      S => \ACCUMULATOR_reg[24]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[5]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_90_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_91_n_0\,
      O => \p_0_out_inferred__0/COS_reg[5]_i_35_n_0\,
      S => \ACCUMULATOR_reg[25]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[5]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_92_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_93_n_0\,
      O => \p_0_out_inferred__0/COS_reg[5]_i_36_n_0\,
      S => \ACCUMULATOR_reg[25]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[5]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[5]_i_15_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[5]_i_16_n_0\,
      O => \p_0_out_inferred__0/COS_reg[5]_i_5_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[5]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_101_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_102_n_0\,
      O => \p_0_out_inferred__0/COS_reg[5]_i_56_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\p_0_out_inferred__0/COS_reg[5]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_103_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_104_n_0\,
      O => \p_0_out_inferred__0/COS_reg[5]_i_57_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\p_0_out_inferred__0/COS_reg[5]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[5]_i_17_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[5]_i_18_n_0\,
      O => \p_0_out_inferred__0/COS_reg[5]_i_6_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[5]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_105_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_106_n_0\,
      O => \p_0_out_inferred__0/COS_reg[5]_i_64_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\p_0_out_inferred__0/COS_reg[5]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_107_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_108_n_0\,
      O => \p_0_out_inferred__0/COS_reg[5]_i_65_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\p_0_out_inferred__0/COS_reg[5]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_109_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_110_n_0\,
      O => \p_0_out_inferred__0/COS_reg[5]_i_70_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[5]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_111_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_112_n_0\,
      O => \p_0_out_inferred__0/COS_reg[5]_i_71_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[5]_i_79\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_113_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_114_n_0\,
      O => \p_0_out_inferred__0/COS_reg[5]_i_79_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[5]_i_80\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_115_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_116_n_0\,
      O => \p_0_out_inferred__0/COS_reg[5]_i_80_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[5]_i_88\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_117_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_118_n_0\,
      O => \p_0_out_inferred__0/COS_reg[5]_i_88_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[5]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[5]_i_119_n_0\,
      I1 => \p_0_out_inferred__0/COS[5]_i_120_n_0\,
      O => \p_0_out_inferred__0/COS_reg[5]_i_89_n_0\,
      S => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\p_0_out_inferred__0/COS_reg[6]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[6]_i_25_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[6]_i_26_n_0\,
      O => \p_0_out_inferred__0/COS_reg[6]_i_10_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[6]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[6]_i_27_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[6]_i_28_n_0\,
      O => \p_0_out_inferred__0/COS_reg[6]_i_11_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[6]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[6]_i_29_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[6]_i_30_n_0\,
      O => \p_0_out_inferred__0/COS_reg[6]_i_12_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[6]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[6]_i_31_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[6]_i_32_n_0\,
      O => \p_0_out_inferred__0/COS_reg[6]_i_13_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[6]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[6]_i_36_n_0\,
      I1 => \p_0_out_inferred__0/COS[6]_i_37_n_0\,
      O => \p_0_out_inferred__0/COS_reg[6]_i_20_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[6]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[6]_i_38_n_0\,
      I1 => \p_0_out_inferred__0/COS[6]_i_39_n_0\,
      O => \p_0_out_inferred__0/COS_reg[6]_i_21_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[6]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[6]_i_40_n_0\,
      I1 => \p_0_out_inferred__0/COS[6]_i_41_n_0\,
      O => \p_0_out_inferred__0/COS_reg[6]_i_22_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[6]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[6]_i_42_n_0\,
      I1 => \p_0_out_inferred__0/COS[6]_i_43_n_0\,
      O => \p_0_out_inferred__0/COS_reg[6]_i_23_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[6]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[6]_i_45_n_0\,
      I1 => \p_0_out_inferred__0/COS[6]_i_46_n_0\,
      O => \p_0_out_inferred__0/COS_reg[6]_i_25_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[6]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[6]_i_47_n_0\,
      I1 => \p_0_out_inferred__0/COS[6]_i_48_n_0\,
      O => \p_0_out_inferred__0/COS_reg[6]_i_26_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[6]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[6]_i_49_n_0\,
      I1 => \p_0_out_inferred__0/COS[6]_i_50_n_0\,
      O => \p_0_out_inferred__0/COS_reg[6]_i_27_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[6]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[6]_i_51_n_0\,
      I1 => \p_0_out_inferred__0/COS[6]_i_52_n_0\,
      O => \p_0_out_inferred__0/COS_reg[6]_i_28_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[6]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[6]_i_53_n_0\,
      I1 => \p_0_out_inferred__0/COS[6]_i_54_n_0\,
      O => \p_0_out_inferred__0/COS_reg[6]_i_29_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[6]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[6]_i_55_n_0\,
      I1 => \p_0_out_inferred__0/COS[6]_i_56_n_0\,
      O => \p_0_out_inferred__0/COS_reg[6]_i_30_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[6]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[6]_i_57_n_0\,
      I1 => \p_0_out_inferred__0/COS[6]_i_58_n_0\,
      O => \p_0_out_inferred__0/COS_reg[6]_i_31_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[6]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[6]_i_59_n_0\,
      I1 => \p_0_out_inferred__0/COS[6]_i_60_n_0\,
      O => \p_0_out_inferred__0/COS_reg[6]_i_32_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\p_0_out_inferred__0/COS_reg[6]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[6]_i_20_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[6]_i_21_n_0\,
      O => \p_0_out_inferred__0/COS_reg[6]_i_7_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[6]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[6]_i_22_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[6]_i_23_n_0\,
      O => \p_0_out_inferred__0/COS_reg[6]_i_8_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[7]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[7]_i_24_n_0\,
      I1 => \p_0_out_inferred__0/COS[7]_i_25_n_0\,
      O => \p_0_out_inferred__0/COS_reg[7]_i_10_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[7]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[7]_i_27_n_0\,
      I1 => \p_0_out_inferred__0/COS[7]_i_28_n_0\,
      O => \p_0_out_inferred__0/COS_reg[7]_i_12_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[7]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[7]_i_29_n_0\,
      I1 => \p_0_out_inferred__0/COS[7]_i_30_n_0\,
      O => \p_0_out_inferred__0/COS_reg[7]_i_13_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[7]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[7]_i_31_n_0\,
      I1 => \p_0_out_inferred__0/COS[7]_i_32_n_0\,
      O => \p_0_out_inferred__0/COS_reg[7]_i_15_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[7]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[7]_i_33_n_0\,
      I1 => \p_0_out_inferred__0/COS[7]_i_34_n_0\,
      O => \p_0_out_inferred__0/COS_reg[7]_i_16_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[7]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[7]_i_35_n_0\,
      I1 => \p_0_out_inferred__0/COS[7]_i_36_n_0\,
      O => \p_0_out_inferred__0/COS_reg[7]_i_17_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[7]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[7]_i_37_n_0\,
      I1 => \p_0_out_inferred__0/COS[7]_i_38_n_0\,
      O => \p_0_out_inferred__0/COS_reg[7]_i_18_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[7]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[7]_i_39_n_0\,
      I1 => \p_0_out_inferred__0/COS[7]_i_40_n_0\,
      O => \p_0_out_inferred__0/COS_reg[7]_i_19_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[7]_i_4_n_0\,
      I1 => \p_0_out_inferred__0/COS[7]_i_5_n_0\,
      O => \p_0_out_inferred__0/COS_reg[7]_i_2_n_0\,
      S => sel(10)
    );
\p_0_out_inferred__0/COS_reg[7]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[7]_i_41_n_0\,
      I1 => \p_0_out_inferred__0/COS[7]_i_42_n_0\,
      O => \p_0_out_inferred__0/COS_reg[7]_i_20_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[7]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[7]_i_43_n_0\,
      I1 => \p_0_out_inferred__0/COS[7]_i_44_n_0\,
      O => \p_0_out_inferred__0/COS_reg[7]_i_21_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[7]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[7]_i_45_n_0\,
      I1 => \p_0_out_inferred__0/COS[7]_i_46_n_0\,
      O => \p_0_out_inferred__0/COS_reg[7]_i_22_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[7]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[7]_i_47_n_0\,
      I1 => \p_0_out_inferred__0/COS[7]_i_48_n_0\,
      O => \p_0_out_inferred__0/COS_reg[7]_i_23_n_0\,
      S => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\p_0_out_inferred__0/COS_reg[7]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[7]_i_16_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[7]_i_17_n_0\,
      O => \p_0_out_inferred__0/COS_reg[7]_i_6_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[7]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[7]_i_18_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[7]_i_19_n_0\,
      O => \p_0_out_inferred__0/COS_reg[7]_i_7_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[7]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[7]_i_20_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[7]_i_21_n_0\,
      O => \p_0_out_inferred__0/COS_reg[7]_i_8_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[7]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[7]_i_22_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[7]_i_23_n_0\,
      O => \p_0_out_inferred__0/COS_reg[7]_i_9_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[8]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_0_out_inferred__0/COS_reg[8]_i_7_n_0\,
      I1 => \p_0_out_inferred__0/COS_reg[8]_i_8_n_0\,
      O => \p_0_out_inferred__0/COS_reg[8]_i_3_n_0\,
      S => sel(10)
    );
\p_0_out_inferred__0/COS_reg[8]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[8]_i_10_n_0\,
      I1 => \p_0_out_inferred__0/COS[8]_i_11_n_0\,
      O => \p_0_out_inferred__0/COS_reg[8]_i_5_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[8]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[8]_i_12_n_0\,
      I1 => \p_0_out_inferred__0/COS[8]_i_13_n_0\,
      O => \p_0_out_inferred__0/COS_reg[8]_i_6_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\p_0_out_inferred__0/COS_reg[8]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[8]_i_14_n_0\,
      I1 => \p_0_out_inferred__0/COS[8]_i_15_n_0\,
      O => \p_0_out_inferred__0/COS_reg[8]_i_7_n_0\,
      S => sel(9)
    );
\p_0_out_inferred__0/COS_reg[8]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[8]_i_16_n_0\,
      I1 => \p_0_out_inferred__0/COS[8]_i_17_n_0\,
      O => \p_0_out_inferred__0/COS_reg[8]_i_8_n_0\,
      S => sel(9)
    );
\p_0_out_inferred__0/COS_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[9]_i_4_n_0\,
      I1 => \p_0_out_inferred__0/COS[9]_i_5_n_0\,
      O => \p_0_out_inferred__0/COS_reg[9]_i_2_n_0\,
      S => sel(10)
    );
\p_0_out_inferred__0/COS_reg[9]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_0_out_inferred__0/COS[9]_i_16_n_0\,
      I1 => \p_0_out_inferred__0/COS[9]_i_17_n_0\,
      O => \p_0_out_inferred__0/COS_reg[9]_i_9_n_0\,
      S => \ACCUMULATOR_reg[26]_rep_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_NCO_V4_1_0 is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    FREQ_WORD : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DITHER_SCALE : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SINE_WAVE : out STD_LOGIC_VECTOR ( 13 downto 0 );
    COS_WAVE : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of system_NCO_V4_1_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_NCO_V4_1_0 : entity is "system_NCO_V4_1_0,NCO_V4,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of system_NCO_V4_1_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of system_NCO_V4_1_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of system_NCO_V4_1_0 : entity is "NCO_V4,Vivado 2021.2";
end system_NCO_V4_1_0;

architecture STRUCTURE of system_NCO_V4_1_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET rst, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_axis_red_pitaya_adc_0_0_adc_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rst : signal is "xilinx.com:signal:reset:1.0 rst RST";
  attribute X_INTERFACE_PARAMETER of rst : signal is "XIL_INTERFACENAME rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
inst: entity work.system_NCO_V4_1_0_NCO_V4
     port map (
      COS_WAVE(13 downto 0) => COS_WAVE(13 downto 0),
      FREQ_WORD(31 downto 0) => FREQ_WORD(31 downto 0),
      SINE_WAVE(13 downto 0) => SINE_WAVE(13 downto 0),
      clk => clk,
      rst => rst
    );
end STRUCTURE;
