{
    "coverage/multi_clock_reader_writer/k6_N10_40nm": {
        "test_name": "coverage/multi_clock_reader_writer/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "multi_clock_reader_writer.v",
        "max_rss(MiB)": 25.7,
        "exec_time(ms)": 20.1,
        "elaboration_time(ms)": 8.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 16,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 4,
        "logic element": 140,
        "latch": 34,
        "generic logic size": 6,
        "Longest Path": 26,
        "Average Path": 4,
        "Estimated LUTs": 246,
        "Total Node": 176
    },
    "coverage/multi_clock_reader_writer/k6_N10_mem32K_40nm": {
        "test_name": "coverage/multi_clock_reader_writer/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "multi_clock_reader_writer.v",
        "max_rss(MiB)": 34.2,
        "exec_time(ms)": 40.2,
        "elaboration_time(ms)": 8.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 15.3,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 4,
        "logic element": 140,
        "latch": 34,
        "generic logic size": 6,
        "Longest Path": 26,
        "Average Path": 4,
        "Estimated LUTs": 246,
        "Total Node": 176
    },
    "coverage/multi_clock_reader_writer/no_arch": {
        "test_name": "coverage/multi_clock_reader_writer/no_arch",
        "verilog": "multi_clock_reader_writer.v",
        "max_rss(MiB)": 24,
        "exec_time(ms)": 18.4,
        "elaboration_time(ms)": 8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 17.4,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 4,
        "logic element": 140,
        "latch": 34,
        "Longest Path": 26,
        "Average Path": 4,
        "Estimated LUTs": 140,
        "Total Node": 176
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
