

================================================================
== Vitis HLS Report for 'probe_timer'
================================================================
* Date:           Tue Jul 19 06:14:04 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  3.349 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  16.745 ns|  16.745 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     255|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        3|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|     143|    -|
|Register         |        -|     -|     312|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        3|     0|     312|     462|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |                   Module                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |probeTimerTable_time_V_U  |retransmit_timer_retransmitTimerTable_type  |        2|  0|   0|    0|  1000|   32|     1|        32000|
    |probeTimerTable_active_U  |tx_sar_table_tx_table_finReady              |        1|  0|   0|    0|  1000|    1|     1|         1000|
    +--------------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                                            |        3|  0|   0|    0|  2000|   33|     2|        33000|
    +--------------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_fu_205_p2                |         +|   0|  0|  23|          16|           1|
    |add_ln692_1_fu_315_p2              |         +|   0|  0|  39|          32|           2|
    |add_ln692_fu_249_p2                |         +|   0|  0|  23|          16|           2|
    |ap_block_state4_pp0_stage1_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_condition_104                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_179                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_415                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_420                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_427                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_56                    |       and|   0|  0|   2|           1|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter0_stage1  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage1  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter2_stage1  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state6_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op40_store_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op53_load_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op56_read_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op65_load_state3      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op67_load_state4      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op74_write_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op76_store_state5     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op78_store_state5     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op81_store_state6     |       and|   0|  0|   2|           1|           1|
    |tmp_i_274_nbreadreq_fu_76_p3       |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_68_p3           |       and|   0|  0|   2|           1|           0|
    |icmp_ln870_76_fu_284_p2            |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln870_fu_211_p2               |      icmp|   0|  0|  13|          16|          10|
    |icmp_ln874_fu_231_p2               |      icmp|   0|  0|  13|          16|          16|
    |ap_block_pp0                       |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0   |        or|   0|  0|   2|           1|           1|
    |or_ln101_fu_290_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln174_fu_304_p2                 |        or|   0|  0|  48|          48|           1|
    |select_ln92_fu_217_p3              |    select|   0|  0|  16|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 255|         207|          63|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  14|          3|    1|          3|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_phi_mux_checkID_V_2_phi_fu_168_p4     |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_fastResume_reg_176  |   9|          2|    1|          2|
    |checkID_V_2_reg_165                      |   9|          2|   16|         32|
    |probeTimer2eventEng_setEvent_blk_n       |   9|          2|    1|          2|
    |probeTimerTable_active_address0          |  14|          3|   10|         30|
    |probeTimerTable_time_V_address0          |  14|          3|   10|         30|
    |probeTimerTable_time_V_d0                |  20|          4|   32|        128|
    |pt_prevSessionID_V                       |   9|          2|   16|         32|
    |rxEng2timer_clearProbeTimer_blk_n        |   9|          2|    1|          2|
    |txEng2timer_setProbeTimer_blk_n          |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 143|         31|  107|        299|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |   2|   0|    2|          0|
    |ap_done_reg                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_checkID_V_2_reg_165             |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_fastResume_reg_176              |   1|   0|    1|          0|
    |checkID_V_2_reg_165                                  |  16|   0|   16|          0|
    |or_ln101_reg_370                                     |   1|   0|    1|          0|
    |probeTimerTable_active_addr_1_reg_346                |  10|   0|   10|          0|
    |probeTimerTable_active_addr_1_reg_346_pp0_iter1_reg  |  10|   0|   10|          0|
    |probeTimerTable_active_load_reg_351                  |   1|   0|    1|          0|
    |probeTimerTable_active_load_reg_351_pp0_iter2_reg    |   1|   0|    1|          0|
    |probeTimerTable_time_V_addr_1_reg_359                |  10|   0|   10|          0|
    |probeTimerTable_time_V_addr_1_reg_359_pp0_iter2_reg  |  10|   0|   10|          0|
    |probeTimerTable_time_V_load_reg_365                  |  32|   0|   32|          0|
    |pt_WaitForWrite                                      |   1|   0|    1|          0|
    |pt_WaitForWrite_load_reg_321                         |   1|   0|    1|          0|
    |pt_currSessionID_V                                   |  16|   0|   16|          0|
    |pt_prevSessionID_V                                   |  16|   0|   16|          0|
    |pt_updSessionID_V                                    |  16|   0|   16|          0|
    |tmp_23_i_reg_355                                     |   1|   0|    1|          0|
    |tmp_23_i_reg_355_pp0_iter2_reg                       |   1|   0|    1|          0|
    |tmp_i_274_reg_334                                    |   1|   0|    1|          0|
    |tmp_i_reg_325                                        |   1|   0|    1|          0|
    |zext_ln534_15_reg_341                                |  16|   0|   64|         48|
    |pt_WaitForWrite_load_reg_321                         |  64|  32|    1|          0|
    |tmp_i_reg_325                                        |  64|  32|    1|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 312|  64|  234|         48|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+------------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-------------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|                   probe_timer|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|                   probe_timer|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|                   probe_timer|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|                   probe_timer|  return value|
|ap_continue                          |   in|    1|  ap_ctrl_hs|                   probe_timer|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|                   probe_timer|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|                   probe_timer|  return value|
|rxEng2timer_clearProbeTimer_dout     |   in|   16|     ap_fifo|   rxEng2timer_clearProbeTimer|       pointer|
|rxEng2timer_clearProbeTimer_empty_n  |   in|    1|     ap_fifo|   rxEng2timer_clearProbeTimer|       pointer|
|rxEng2timer_clearProbeTimer_read     |  out|    1|     ap_fifo|   rxEng2timer_clearProbeTimer|       pointer|
|txEng2timer_setProbeTimer_dout       |   in|   16|     ap_fifo|     txEng2timer_setProbeTimer|       pointer|
|txEng2timer_setProbeTimer_empty_n    |   in|    1|     ap_fifo|     txEng2timer_setProbeTimer|       pointer|
|txEng2timer_setProbeTimer_read       |  out|    1|     ap_fifo|     txEng2timer_setProbeTimer|       pointer|
|probeTimer2eventEng_setEvent_din     |  out|  128|     ap_fifo|  probeTimer2eventEng_setEvent|       pointer|
|probeTimer2eventEng_setEvent_full_n  |   in|    1|     ap_fifo|  probeTimer2eventEng_setEvent|       pointer|
|probeTimer2eventEng_setEvent_write   |  out|    1|     ap_fifo|  probeTimer2eventEng_setEvent|       pointer|
+-------------------------------------+-----+-----+------------+------------------------------+--------------+

