# MIPS-Multi-Cycle
This is an RTL-level implementation of Multi-cycle MIPS processor using Verilog HDL.
