#  SYNOPSYS EMULATION and VERIFICATION (c) - 2002-2014
# -----------------------------------------------------
#            Variables for fpga compilation            

set znetgen_mode zrtb_fw
set top_name ztop

lappend edif_list fpga.edf.gz
set fpga_part 7vlx2000tff1925
set fpga_family V7
set post_process vivado
