# Xilinx CORE Generator 6.1.03i
# User = ee-student
Initializing default project...
Loading plug-ins...
All runtime messages will be recorded in D:\EGCP381\Lab6\Lab6\Lab_6\coregen.log
# busformat=BusFormatAngleBracketNotRipped
# designflow=VHDL
# expandedprojectpath=D:\EGCP381\Lab6\Lab6\Lab_6
# flowvendor=Foundation_iSE
# formalverification=None
# simulationoutputproducts=VHDL
# xilinxfamily=Virtex2
# outputoption=DesignFlow
# overwritefiles=Default
# simvendor=ModelSim
# expandedprojectpath=D:\EGCP381\Lab6\Lab6\Lab_6
SETPROJECT .
Set current Project to D:\EGCP381\Lab6\Lab6\Lab_6
SET BusFormat = BusFormatAngleBracketNotRipped
SETXIPCPORTHOST 5202
XIPCPJSENDCORES spartan3
