<stg><name>forward.3</name>


<trans_list>

<trans id="81" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="5" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
:0  call fastcc void @forward_conv.1([1176 x i16]* %conv_layer_5_16_1_0_14_14_6_input_data_V, [1600 x i16]* %conv_layer_5_16_1_0_14_14_6_output_data_V, [2400 x i16]* %conv_layer_5_16_1_0_14_14_6_W_data_V, [1176 x i16]* %conv_layer_5_16_1_0_14_14_6_inpad_data_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
:0  call fastcc void @forward_conv.1([1176 x i16]* %conv_layer_5_16_1_0_14_14_6_input_data_V, [1600 x i16]* %conv_layer_5_16_1_0_14_14_6_output_data_V, [2400 x i16]* %conv_layer_5_16_1_0_14_14_6_W_data_V, [1176 x i16]* %conv_layer_5_16_1_0_14_14_6_inpad_data_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="14" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %p_i0_0_i = phi i11 [ 0, %0 ], [ %p_i0, %2 ]

]]></Node>
<StgValue><ssdm name="p_i0_0_i"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="11">
<![CDATA[
:1  %p_i0_0_i_cast7 = zext i11 %p_i0_0_i to i64

]]></Node>
<StgValue><ssdm name="p_i0_0_i_cast7"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %tmp = icmp eq i11 %p_i0_0_i, -448

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1600, i64 1600, i64 1600)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %p_i0 = add i11 %p_i0_0_i, 1

]]></Node>
<StgValue><ssdm name="p_i0"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp, label %"operator=.exit.preheader", label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %conv_layer_output_d = getelementptr [1600 x i16]* %conv_layer_5_16_1_0_14_14_6_output_data_V, i64 0, i64 %p_i0_0_i_cast7

]]></Node>
<StgValue><ssdm name="conv_layer_output_d"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="11">
<![CDATA[
:1  %conv_layer_output_d_3 = load i16* %conv_layer_output_d, align 2

]]></Node>
<StgValue><ssdm name="conv_layer_output_d_3"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
operator=.exit.preheader:0  br label %"operator=.exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="23" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="11">
<![CDATA[
:1  %conv_layer_output_d_3 = load i16* %conv_layer_output_d, align 2

]]></Node>
<StgValue><ssdm name="conv_layer_output_d_3"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %conv_layer_relu1_inp = getelementptr [1600 x i16]* %conv_layer_5_16_1_0_14_14_6_relu1_input_data_V, i64 0, i64 %p_i0_0_i_cast7

]]></Node>
<StgValue><ssdm name="conv_layer_relu1_inp"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
:3  store i16 %conv_layer_output_d_3, i16* %conv_layer_relu1_inp, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="27" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
operator=.exit:0  %p_x_assign = phi i4 [ %ix, %"operator=.exit.loopexit" ], [ 0, %"operator=.exit.preheader" ]

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>

<operation id="28" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="4">
<![CDATA[
operator=.exit:1  %p_x_assign_cast6 = zext i4 %p_x_assign to i11

]]></Node>
<StgValue><ssdm name="p_x_assign_cast6"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
operator=.exit:2  %exitcond7_i = icmp eq i4 %p_x_assign, -6

]]></Node>
<StgValue><ssdm name="exitcond7_i"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
operator=.exit:3  %empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
operator=.exit:4  %ix = add i4 %p_x_assign, 1

]]></Node>
<StgValue><ssdm name="ix"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
operator=.exit:5  br i1 %exitcond7_i, label %forward.exit.preheader, label %.preheader62.i.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.preheader62.i.preheader:0  br label %.preheader62.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
forward.exit.preheader:0  br label %forward.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="35" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader62.i:0  %p_y_assign = phi i4 [ %iy, %.preheader62.i.loopexit ], [ 0, %.preheader62.i.preheader ]

]]></Node>
<StgValue><ssdm name="p_y_assign"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader62.i:1  %exitcond8_i = icmp eq i4 %p_y_assign, -6

]]></Node>
<StgValue><ssdm name="exitcond8_i"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader62.i:2  %empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader62.i:3  %iy = add i4 %p_y_assign, 1

]]></Node>
<StgValue><ssdm name="iy"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader62.i:4  br i1 %exitcond8_i, label %"operator=.exit.loopexit", label %.preheader.i.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader.i.preheader:0  %p_shl_i = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %p_y_assign, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_i"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader.i.preheader:1  %p_shl1_i = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %p_y_assign, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl1_i"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="5">
<![CDATA[
.preheader.i.preheader:2  %p_shl1_i_cast = zext i5 %p_shl1_i to i7

]]></Node>
<StgValue><ssdm name="p_shl1_i_cast"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.i.preheader:3  %tmp1 = add i7 %p_shl1_i_cast, %p_shl_i

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="7">
<![CDATA[
.preheader.i.preheader:4  %tmp1_cast = zext i7 %tmp1 to i11

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:5  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
operator=.exit.loopexit:0  br label %"operator=.exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="47" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader.i:0  %p_z_assign = phi i5 [ %iz, %_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="p_z_assign"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader.i:1  %phi_mul = phi i11 [ %next_mul, %_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i:2  %exitcond_i = icmp eq i5 %p_z_assign, -16

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:3  %empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i:4  %iz = add i5 %p_z_assign, 1

]]></Node>
<StgValue><ssdm name="iz"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %exitcond_i, label %.preheader62.i.loopexit, label %_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:0  %next_mul = add i11 100, %phi_mul

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:1  %tmp2 = add i11 %p_x_assign_cast6, %phi_mul

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:2  %tmp_7_i = add i11 %tmp2, %tmp1_cast

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="11">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:3  %tmp_8_i = zext i11 %tmp_7_i to i64

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:4  %conv_layer_relu1_inp_3 = getelementptr [1600 x i16]* %conv_layer_5_16_1_0_14_14_6_relu1_input_data_V, i64 0, i64 %tmp_8_i

]]></Node>
<StgValue><ssdm name="conv_layer_relu1_inp_3"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="11">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:5  %temp_V = load i16* %conv_layer_relu1_inp_3, align 2

]]></Node>
<StgValue><ssdm name="temp_V"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
.preheader62.i.loopexit:0  br label %.preheader62.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="60" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="11">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:5  %temp_V = load i16* %conv_layer_relu1_inp_3, align 2

]]></Node>
<StgValue><ssdm name="temp_V"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="16">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:6  %tmp_73 = trunc i16 %temp_V to i15

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:7  %tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %temp_V, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:8  %conv_layer_relu1_out = getelementptr [1600 x i15]* %conv_layer_5_16_1_0_14_14_6_relu1_output_data_V, i64 0, i64 %tmp_8_i

]]></Node>
<StgValue><ssdm name="conv_layer_relu1_out"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:9  %temp_V_1 = select i1 %tmp_74, i15 0, i15 %tmp_73

]]></Node>
<StgValue><ssdm name="temp_V_1"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="15" op_1_bw="11">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:10  store i15 %temp_V_1, i15* %conv_layer_relu1_out, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:11  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
forward.exit:0  %p_i0_0_i1 = phi i11 [ %p_i0_6, %3 ], [ 0, %forward.exit.preheader ]

]]></Node>
<StgValue><ssdm name="p_i0_0_i1"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="11">
<![CDATA[
forward.exit:1  %p_i0_0_i1_cast3 = zext i11 %p_i0_0_i1 to i64

]]></Node>
<StgValue><ssdm name="p_i0_0_i1_cast3"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
forward.exit:2  %tmp_s = icmp eq i11 %p_i0_0_i1, -448

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
forward.exit:3  %empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1600, i64 1600, i64 1600)

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
forward.exit:4  %p_i0_6 = add i11 %p_i0_0_i1, 1

]]></Node>
<StgValue><ssdm name="p_i0_6"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
forward.exit:5  br i1 %tmp_s, label %"operator=.exit2", label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %conv_layer_relu1_out_3 = getelementptr [1600 x i15]* %conv_layer_5_16_1_0_14_14_6_relu1_output_data_V, i64 0, i64 %p_i0_0_i1_cast3

]]></Node>
<StgValue><ssdm name="conv_layer_relu1_out_3"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="15" op_0_bw="11">
<![CDATA[
:1  %conv_layer_relu1_out_4 = load i15* %conv_layer_relu1_out_3, align 2

]]></Node>
<StgValue><ssdm name="conv_layer_relu1_out_4"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0">
<![CDATA[
operator=.exit2:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="76" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="15" op_0_bw="11">
<![CDATA[
:1  %conv_layer_relu1_out_4 = load i15* %conv_layer_relu1_out_3, align 2

]]></Node>
<StgValue><ssdm name="conv_layer_relu1_out_4"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="15">
<![CDATA[
:2  %extLd = zext i15 %conv_layer_relu1_out_4 to i16

]]></Node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv_layer_output_d_4 = getelementptr [1600 x i16]* %conv_layer_5_16_1_0_14_14_6_output_data_V, i64 0, i64 %p_i0_0_i1_cast3

]]></Node>
<StgValue><ssdm name="conv_layer_output_d_4"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
:4  store i16 %extLd, i16* %conv_layer_output_d_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %forward.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="98" name="conv_layer_5_16_1_0_14_14_6_input_data_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv_layer_5_16_1_0_14_14_6_input_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="99" name="conv_layer_5_16_1_0_14_14_6_output_data_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv_layer_5_16_1_0_14_14_6_output_data_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="100" name="conv_layer_5_16_1_0_14_14_6_W_data_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv_layer_5_16_1_0_14_14_6_W_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="101" name="conv_layer_5_16_1_0_14_14_6_inpad_data_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv_layer_5_16_1_0_14_14_6_inpad_data_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="102" name="conv_layer_5_16_1_0_14_14_6_relu1_input_data_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv_layer_5_16_1_0_14_14_6_relu1_input_data_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="103" name="conv_layer_5_16_1_0_14_14_6_relu1_output_data_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv_layer_5_16_1_0_14_14_6_relu1_output_data_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="105" from="forward_conv.1" to="StgValue_11" fromId="104" toId="11">
</dataflow>
<dataflow id="106" from="conv_layer_5_16_1_0_14_14_6_input_data_V" to="StgValue_11" fromId="98" toId="11">
</dataflow>
<dataflow id="107" from="conv_layer_5_16_1_0_14_14_6_output_data_V" to="StgValue_11" fromId="99" toId="11">
</dataflow>
<dataflow id="108" from="conv_layer_5_16_1_0_14_14_6_W_data_V" to="StgValue_11" fromId="100" toId="11">
</dataflow>
<dataflow id="109" from="conv_layer_5_16_1_0_14_14_6_inpad_data_V" to="StgValue_11" fromId="101" toId="11">
</dataflow>
<dataflow id="110" from="forward_conv.1" to="StgValue_12" fromId="104" toId="12">
</dataflow>
<dataflow id="111" from="conv_layer_5_16_1_0_14_14_6_input_data_V" to="StgValue_12" fromId="98" toId="12">
</dataflow>
<dataflow id="112" from="conv_layer_5_16_1_0_14_14_6_output_data_V" to="StgValue_12" fromId="99" toId="12">
</dataflow>
<dataflow id="113" from="conv_layer_5_16_1_0_14_14_6_W_data_V" to="StgValue_12" fromId="100" toId="12">
</dataflow>
<dataflow id="114" from="conv_layer_5_16_1_0_14_14_6_inpad_data_V" to="StgValue_12" fromId="101" toId="12">
</dataflow>
<dataflow id="116" from="StgValue_115" to="p_i0_0_i" fromId="115" toId="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="117" from="StgValue_13" to="p_i0_0_i" fromId="13" toId="14">
</dataflow>
<dataflow id="118" from="p_i0" to="p_i0_0_i" fromId="18" toId="14">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="119" from="StgValue_26" to="p_i0_0_i" fromId="26" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="120" from="p_i0_0_i" to="p_i0_0_i_cast7" fromId="14" toId="15">
</dataflow>
<dataflow id="121" from="p_i0_0_i" to="tmp" fromId="14" toId="16">
</dataflow>
<dataflow id="123" from="StgValue_122" to="tmp" fromId="122" toId="16">
</dataflow>
<dataflow id="125" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="124" toId="17">
</dataflow>
<dataflow id="127" from="StgValue_126" to="empty" fromId="126" toId="17">
</dataflow>
<dataflow id="128" from="StgValue_126" to="empty" fromId="126" toId="17">
</dataflow>
<dataflow id="129" from="StgValue_126" to="empty" fromId="126" toId="17">
</dataflow>
<dataflow id="130" from="p_i0_0_i" to="p_i0" fromId="14" toId="18">
</dataflow>
<dataflow id="132" from="StgValue_131" to="p_i0" fromId="131" toId="18">
</dataflow>
<dataflow id="133" from="tmp" to="StgValue_19" fromId="16" toId="19">
</dataflow>
<dataflow id="134" from="conv_layer_5_16_1_0_14_14_6_output_data_V" to="conv_layer_output_d" fromId="99" toId="20">
</dataflow>
<dataflow id="136" from="StgValue_135" to="conv_layer_output_d" fromId="135" toId="20">
</dataflow>
<dataflow id="137" from="p_i0_0_i_cast7" to="conv_layer_output_d" fromId="15" toId="20">
</dataflow>
<dataflow id="138" from="conv_layer_output_d" to="conv_layer_output_d_3" fromId="20" toId="21">
</dataflow>
<dataflow id="139" from="conv_layer_output_d" to="conv_layer_output_d_3" fromId="20" toId="23">
</dataflow>
<dataflow id="140" from="conv_layer_5_16_1_0_14_14_6_relu1_input_data_V" to="conv_layer_relu1_inp" fromId="102" toId="24">
</dataflow>
<dataflow id="141" from="StgValue_135" to="conv_layer_relu1_inp" fromId="135" toId="24">
</dataflow>
<dataflow id="142" from="p_i0_0_i_cast7" to="conv_layer_relu1_inp" fromId="15" toId="24">
</dataflow>
<dataflow id="143" from="conv_layer_output_d_3" to="StgValue_25" fromId="23" toId="25">
</dataflow>
<dataflow id="144" from="conv_layer_relu1_inp" to="StgValue_25" fromId="24" toId="25">
</dataflow>
<dataflow id="145" from="ix" to="p_x_assign" fromId="31" toId="27">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="146" from="StgValue_46" to="p_x_assign" fromId="46" toId="27">
<BackEdge/>
</dataflow>
<dataflow id="148" from="StgValue_147" to="p_x_assign" fromId="147" toId="27">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="149" from="StgValue_22" to="p_x_assign" fromId="22" toId="27">
</dataflow>
<dataflow id="150" from="p_x_assign" to="p_x_assign_cast6" fromId="27" toId="28">
</dataflow>
<dataflow id="151" from="p_x_assign" to="exitcond7_i" fromId="27" toId="29">
</dataflow>
<dataflow id="153" from="StgValue_152" to="exitcond7_i" fromId="152" toId="29">
</dataflow>
<dataflow id="154" from="_ssdm_op_SpecLoopTripCount" to="empty_83" fromId="124" toId="30">
</dataflow>
<dataflow id="156" from="StgValue_155" to="empty_83" fromId="155" toId="30">
</dataflow>
<dataflow id="157" from="StgValue_155" to="empty_83" fromId="155" toId="30">
</dataflow>
<dataflow id="158" from="StgValue_155" to="empty_83" fromId="155" toId="30">
</dataflow>
<dataflow id="159" from="p_x_assign" to="ix" fromId="27" toId="31">
</dataflow>
<dataflow id="161" from="StgValue_160" to="ix" fromId="160" toId="31">
</dataflow>
<dataflow id="162" from="exitcond7_i" to="StgValue_32" fromId="29" toId="32">
</dataflow>
<dataflow id="163" from="iy" to="p_y_assign" fromId="38" toId="35">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="164" from="StgValue_59" to="p_y_assign" fromId="59" toId="35">
<BackEdge/>
</dataflow>
<dataflow id="165" from="StgValue_147" to="p_y_assign" fromId="147" toId="35">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="166" from="StgValue_33" to="p_y_assign" fromId="33" toId="35">
</dataflow>
<dataflow id="167" from="p_y_assign" to="exitcond8_i" fromId="35" toId="36">
</dataflow>
<dataflow id="168" from="StgValue_152" to="exitcond8_i" fromId="152" toId="36">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecLoopTripCount" to="empty_84" fromId="124" toId="37">
</dataflow>
<dataflow id="170" from="StgValue_155" to="empty_84" fromId="155" toId="37">
</dataflow>
<dataflow id="171" from="StgValue_155" to="empty_84" fromId="155" toId="37">
</dataflow>
<dataflow id="172" from="StgValue_155" to="empty_84" fromId="155" toId="37">
</dataflow>
<dataflow id="173" from="p_y_assign" to="iy" fromId="35" toId="38">
</dataflow>
<dataflow id="174" from="StgValue_160" to="iy" fromId="160" toId="38">
</dataflow>
<dataflow id="175" from="exitcond8_i" to="StgValue_39" fromId="36" toId="39">
</dataflow>
<dataflow id="177" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="p_shl_i" fromId="176" toId="40">
</dataflow>
<dataflow id="178" from="p_y_assign" to="p_shl_i" fromId="35" toId="40">
</dataflow>
<dataflow id="180" from="StgValue_179" to="p_shl_i" fromId="179" toId="40">
</dataflow>
<dataflow id="182" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="p_shl1_i" fromId="181" toId="41">
</dataflow>
<dataflow id="183" from="p_y_assign" to="p_shl1_i" fromId="35" toId="41">
</dataflow>
<dataflow id="185" from="StgValue_184" to="p_shl1_i" fromId="184" toId="41">
</dataflow>
<dataflow id="186" from="p_shl1_i" to="p_shl1_i_cast" fromId="41" toId="42">
</dataflow>
<dataflow id="187" from="p_shl1_i_cast" to="tmp1" fromId="42" toId="43">
</dataflow>
<dataflow id="188" from="p_shl_i" to="tmp1" fromId="40" toId="43">
</dataflow>
<dataflow id="189" from="tmp1" to="tmp1_cast" fromId="43" toId="44">
</dataflow>
<dataflow id="190" from="iz" to="p_z_assign" fromId="51" toId="47">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="191" from="StgValue_66" to="p_z_assign" fromId="66" toId="47">
<BackEdge/>
</dataflow>
<dataflow id="193" from="StgValue_192" to="p_z_assign" fromId="192" toId="47">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="194" from="StgValue_45" to="p_z_assign" fromId="45" toId="47">
</dataflow>
<dataflow id="195" from="next_mul" to="phi_mul" fromId="53" toId="48">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="196" from="StgValue_66" to="phi_mul" fromId="66" toId="48">
<BackEdge/>
</dataflow>
<dataflow id="197" from="StgValue_115" to="phi_mul" fromId="115" toId="48">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="198" from="StgValue_45" to="phi_mul" fromId="45" toId="48">
</dataflow>
<dataflow id="199" from="p_z_assign" to="exitcond_i" fromId="47" toId="49">
</dataflow>
<dataflow id="201" from="StgValue_200" to="exitcond_i" fromId="200" toId="49">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecLoopTripCount" to="empty_85" fromId="124" toId="50">
</dataflow>
<dataflow id="204" from="StgValue_203" to="empty_85" fromId="203" toId="50">
</dataflow>
<dataflow id="205" from="StgValue_203" to="empty_85" fromId="203" toId="50">
</dataflow>
<dataflow id="206" from="StgValue_203" to="empty_85" fromId="203" toId="50">
</dataflow>
<dataflow id="207" from="p_z_assign" to="iz" fromId="47" toId="51">
</dataflow>
<dataflow id="209" from="StgValue_208" to="iz" fromId="208" toId="51">
</dataflow>
<dataflow id="210" from="exitcond_i" to="StgValue_52" fromId="49" toId="52">
</dataflow>
<dataflow id="212" from="StgValue_211" to="next_mul" fromId="211" toId="53">
</dataflow>
<dataflow id="213" from="phi_mul" to="next_mul" fromId="48" toId="53">
</dataflow>
<dataflow id="214" from="p_x_assign_cast6" to="tmp2" fromId="28" toId="54">
</dataflow>
<dataflow id="215" from="phi_mul" to="tmp2" fromId="48" toId="54">
</dataflow>
<dataflow id="216" from="tmp2" to="tmp_7_i" fromId="54" toId="55">
</dataflow>
<dataflow id="217" from="tmp1_cast" to="tmp_7_i" fromId="44" toId="55">
</dataflow>
<dataflow id="218" from="tmp_7_i" to="tmp_8_i" fromId="55" toId="56">
</dataflow>
<dataflow id="219" from="conv_layer_5_16_1_0_14_14_6_relu1_input_data_V" to="conv_layer_relu1_inp_3" fromId="102" toId="57">
</dataflow>
<dataflow id="220" from="StgValue_135" to="conv_layer_relu1_inp_3" fromId="135" toId="57">
</dataflow>
<dataflow id="221" from="tmp_8_i" to="conv_layer_relu1_inp_3" fromId="56" toId="57">
</dataflow>
<dataflow id="222" from="conv_layer_relu1_inp_3" to="temp_V" fromId="57" toId="58">
</dataflow>
<dataflow id="223" from="conv_layer_relu1_inp_3" to="temp_V" fromId="57" toId="60">
</dataflow>
<dataflow id="224" from="temp_V" to="tmp_73" fromId="60" toId="61">
</dataflow>
<dataflow id="226" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_74" fromId="225" toId="62">
</dataflow>
<dataflow id="227" from="temp_V" to="tmp_74" fromId="60" toId="62">
</dataflow>
<dataflow id="229" from="StgValue_228" to="tmp_74" fromId="228" toId="62">
</dataflow>
<dataflow id="230" from="conv_layer_5_16_1_0_14_14_6_relu1_output_data_V" to="conv_layer_relu1_out" fromId="103" toId="63">
</dataflow>
<dataflow id="231" from="StgValue_135" to="conv_layer_relu1_out" fromId="135" toId="63">
</dataflow>
<dataflow id="232" from="tmp_8_i" to="conv_layer_relu1_out" fromId="56" toId="63">
</dataflow>
<dataflow id="233" from="tmp_74" to="temp_V_1" fromId="62" toId="64">
</dataflow>
<dataflow id="235" from="StgValue_234" to="temp_V_1" fromId="234" toId="64">
</dataflow>
<dataflow id="236" from="tmp_73" to="temp_V_1" fromId="61" toId="64">
</dataflow>
<dataflow id="237" from="temp_V_1" to="StgValue_65" fromId="64" toId="65">
</dataflow>
<dataflow id="238" from="conv_layer_relu1_out" to="StgValue_65" fromId="63" toId="65">
</dataflow>
<dataflow id="239" from="p_i0_6" to="p_i0_0_i1" fromId="71" toId="67">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="240" from="StgValue_80" to="p_i0_0_i1" fromId="80" toId="67">
<BackEdge/>
</dataflow>
<dataflow id="241" from="StgValue_115" to="p_i0_0_i1" fromId="115" toId="67">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="242" from="StgValue_34" to="p_i0_0_i1" fromId="34" toId="67">
</dataflow>
<dataflow id="243" from="p_i0_0_i1" to="p_i0_0_i1_cast3" fromId="67" toId="68">
</dataflow>
<dataflow id="244" from="p_i0_0_i1" to="tmp_s" fromId="67" toId="69">
</dataflow>
<dataflow id="245" from="StgValue_122" to="tmp_s" fromId="122" toId="69">
</dataflow>
<dataflow id="246" from="_ssdm_op_SpecLoopTripCount" to="empty_86" fromId="124" toId="70">
</dataflow>
<dataflow id="247" from="StgValue_126" to="empty_86" fromId="126" toId="70">
</dataflow>
<dataflow id="248" from="StgValue_126" to="empty_86" fromId="126" toId="70">
</dataflow>
<dataflow id="249" from="StgValue_126" to="empty_86" fromId="126" toId="70">
</dataflow>
<dataflow id="250" from="p_i0_0_i1" to="p_i0_6" fromId="67" toId="71">
</dataflow>
<dataflow id="251" from="StgValue_131" to="p_i0_6" fromId="131" toId="71">
</dataflow>
<dataflow id="252" from="tmp_s" to="StgValue_72" fromId="69" toId="72">
</dataflow>
<dataflow id="253" from="conv_layer_5_16_1_0_14_14_6_relu1_output_data_V" to="conv_layer_relu1_out_3" fromId="103" toId="73">
</dataflow>
<dataflow id="254" from="StgValue_135" to="conv_layer_relu1_out_3" fromId="135" toId="73">
</dataflow>
<dataflow id="255" from="p_i0_0_i1_cast3" to="conv_layer_relu1_out_3" fromId="68" toId="73">
</dataflow>
<dataflow id="256" from="conv_layer_relu1_out_3" to="conv_layer_relu1_out_4" fromId="73" toId="74">
</dataflow>
<dataflow id="257" from="conv_layer_relu1_out_3" to="conv_layer_relu1_out_4" fromId="73" toId="76">
</dataflow>
<dataflow id="258" from="conv_layer_relu1_out_4" to="extLd" fromId="76" toId="77">
</dataflow>
<dataflow id="259" from="conv_layer_5_16_1_0_14_14_6_output_data_V" to="conv_layer_output_d_4" fromId="99" toId="78">
</dataflow>
<dataflow id="260" from="StgValue_135" to="conv_layer_output_d_4" fromId="135" toId="78">
</dataflow>
<dataflow id="261" from="p_i0_0_i1_cast3" to="conv_layer_output_d_4" fromId="68" toId="78">
</dataflow>
<dataflow id="262" from="extLd" to="StgValue_79" fromId="77" toId="79">
</dataflow>
<dataflow id="263" from="conv_layer_output_d_4" to="StgValue_79" fromId="78" toId="79">
</dataflow>
<dataflow id="264" from="tmp" to="StgValue_3" fromId="16" toId="3">
</dataflow>
<dataflow id="265" from="exitcond7_i" to="StgValue_5" fromId="29" toId="5">
</dataflow>
<dataflow id="266" from="exitcond8_i" to="StgValue_6" fromId="36" toId="6">
</dataflow>
<dataflow id="267" from="exitcond_i" to="StgValue_7" fromId="49" toId="7">
</dataflow>
<dataflow id="268" from="tmp_s" to="StgValue_9" fromId="69" toId="9">
</dataflow>
</dataflows>


</stg>
