WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500098 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000098 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6250099 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6250099 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 14324579 heartbeat IPC: 1.072 cumulative IPC: 0.6192 (Simulation time: 00 hr 01 min 30 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 30473316 heartbeat IPC: 0.6192 cumulative IPC: 0.6192 (Simulation time: 00 hr 02 min 35 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 46584774 heartbeat IPC: 0.6207 cumulative IPC: 0.6198 (Simulation time: 00 hr 03 min 39 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 62726267 heartbeat IPC: 0.6195 cumulative IPC: 0.6197 (Simulation time: 00 hr 04 min 44 sec)
Heartbeat CPU 0 instructions: 70000002 cycles: 78862896 heartbeat IPC: 0.6197 cumulative IPC: 0.6197 (Simulation time: 00 hr 05 min 48 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 95028526 heartbeat IPC: 0.6186 cumulative IPC: 0.6195 (Simulation time: 00 hr 06 min 53 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv411.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000000 cycles: 111108660 heartbeat IPC: 0.6219 cumulative IPC: 0.6199 (Simulation time: 00 hr 07 min 58 sec)
Heartbeat CPU 0 instructions: 100000003 cycles: 127176437 heartbeat IPC: 0.6224 cumulative IPC: 0.6202 (Simulation time: 00 hr 09 min 02 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 143232674 heartbeat IPC: 0.6228 cumulative IPC: 0.6205 (Simulation time: 00 hr 10 min 06 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 159307033 heartbeat IPC: 0.6221 cumulative IPC: 0.6207 (Simulation time: 00 hr 11 min 11 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 161085186 cumulative IPC: 0.6208 (Simulation time: 00 hr 11 min 43 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 161085186 cumulative IPC: 0.6208 (Simulation time: 00 hr 11 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv411.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6208 instructions: 100000002 cycles: 161085186
CPU 0 Branch Prediction Accuracy: 70.74% MPKI: 51.95 Average ROB Occupancy at Mispredict: 3.47
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.536
BRANCH_INDIRECT: 36
BRANCH_CONDITIONAL: 10.1
BRANCH_DIRECT_CALL: 1.64
BRANCH_INDIRECT_CALL: 2.34
BRANCH_RETURN: 1.35

L1D TOTAL        ACCESS:   34809870 HIT:   31124633 MISS:    3685237
L1D LOAD         ACCESS:   20835202 HIT:   18773102 MISS:    2062100
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13973920 HIT:   12351529 MISS:    1622391
L1D TRANSLATION  ACCESS:        748 HIT:          2 MISS:        746
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 6.568 cycles
L1I TOTAL        ACCESS:   13548555 HIT:    5285053 MISS:    8263502
L1I LOAD         ACCESS:   13548555 HIT:    5285053 MISS:    8263502
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 8.142 cycles
L2C TOTAL        ACCESS:    9947202 HIT:    9703748 MISS:     243454
L2C LOAD         ACCESS:    8253351 HIT:    8015054 MISS:     238297
L2C RFO          ACCESS:     585507 HIT:     583451 MISS:       2056
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1107599 HIT:    1104888 MISS:       2711
L2C TRANSLATION  ACCESS:        745 HIT:        355 MISS:        390
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 26.07 cycles
LLC TOTAL        ACCESS:     245578 HIT:     237791 MISS:       7787
LLC LOAD         ACCESS:     238297 HIT:     230575 MISS:       7722
LLC RFO          ACCESS:       2056 HIT:       2040 MISS:         16
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       4835 HIT:       4834 MISS:          1
LLC TRANSLATION  ACCESS:        390 HIT:        342 MISS:         48
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 195.9 cycles
cpu0_DTLB TOTAL        ACCESS:   27776873 HIT:   26654132 MISS:    1122741
cpu0_DTLB LOAD         ACCESS:   27776873 HIT:   26654132 MISS:    1122741
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.747 cycles
cpu0_ITLB TOTAL        ACCESS:   12015823 HIT:    9661967 MISS:    2353856
cpu0_ITLB LOAD         ACCESS:   12015823 HIT:    9661967 MISS:    2353856
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.959 cycles
cpu0_STLB TOTAL        ACCESS:    2109060 HIT:    2108319 MISS:        741
cpu0_STLB LOAD         ACCESS:    2109060 HIT:    2108319 MISS:        741
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 51.85 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3519
  ROW_BUFFER_MISS:       4267
 AVG DBUS CONGESTED CYCLE: 3.948
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
