Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:\Users\Admin\Documents\GitHub\Full_System_cam_mod\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_disparity_out_0_wrapper_xst.prj"
Verilog Include Directory          : {"C:\Users\Admin\Documents\GitHub\Full_System_cam_mod\pcores\" "C:\Users\Admin\Documents\GitHub\2010_09_10_Interrupt_Test\pcores\" "C:\Users\Admin\Documents\GitHub\Full_System\pcores\" "C:\Users\Admin\Documents\GitHub\Full_System_Mult_Buses\pcores\" "C:\Users\Admin\Documents\GitHub\Test_Intr\pcores\" "C:\Users\Admin\Documents\GitHub\Vmod_in_HDMI_100MHz\pcores\" "C:\Xilinx\14.2\ISE_DS\edk_user_repository\MyProcessorIPLib\pcores\" "C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc6slx45csg324-3
Output File Name                   : "../implementation/system_disparity_out_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_disparity_out_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <address_decoder>.
Parsing architecture <IMP> of entity <address_decoder>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <slave_attachment>.
Parsing architecture <imp> of entity <slave_attachment>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <axi_lite_ipif>.
Parsing architecture <imp> of entity <axi_lite_ipif>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rdmux.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_rdmux>.
Parsing architecture <implementation> of entity <axi_master_burst_rdmux>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_demux.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_wr_demux>.
Parsing architecture <implementation> of entity <axi_master_burst_wr_demux>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_skid2mm_buf.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_skid2mm_buf>.
Parsing architecture <implementation> of entity <axi_master_burst_skid2mm_buf>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_skid_buf.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_skid_buf>.
Parsing architecture <implementation> of entity <axi_master_burst_skid_buf>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_first_stb_offset.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_first_stb_offset>.
Parsing architecture <implementation> of entity <axi_master_burst_first_stb_offset>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_stbs_set.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_stbs_set>.
Parsing architecture <implementation> of entity <axi_master_burst_stbs_set>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_strb_gen.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_strb_gen>.
Parsing architecture <implementation> of entity <axi_master_burst_strb_gen>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_fifo.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_fifo>.
Parsing architecture <imp> of entity <axi_master_burst_fifo>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_pcc.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_pcc>.
Parsing architecture <implementation> of entity <axi_master_burst_pcc>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_addr_cntl.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_addr_cntl>.
Parsing architecture <implementation> of entity <axi_master_burst_addr_cntl>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rddata_cntl.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_rddata_cntl>.
Parsing architecture <implementation> of entity <axi_master_burst_rddata_cntl>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_status_cntl.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_rd_status_cntl>.
Parsing architecture <implementation> of entity <axi_master_burst_rd_status_cntl>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wrdata_cntl.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_wrdata_cntl>.
Parsing architecture <implementation> of entity <axi_master_burst_wrdata_cntl>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_status_cntl.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_wr_status_cntl>.
Parsing architecture <implementation> of entity <axi_master_burst_wr_status_cntl>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_reset.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_reset>.
Parsing architecture <implementation> of entity <axi_master_burst_reset>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_cmd_status.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_cmd_status>.
Parsing architecture <implementation> of entity <axi_master_burst_cmd_status>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_rd_wr_cntlr>.
Parsing architecture <implementation> of entity <axi_master_burst_rd_wr_cntlr>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_llink.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_rd_llink>.
Parsing architecture <implementation> of entity <axi_master_burst_rd_llink>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_llink.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_wr_llink>.
Parsing architecture <implementation> of entity <axi_master_burst_wr_llink>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst>.
Parsing architecture <implementation> of entity <axi_master_burst>.
Parsing VHDL file "C:/Users/Admin/Documents/GitHub/Full_System_cam_mod/pcores/disparity_out_v1_00_a/hdl/vhdl/user_logic.vhd" into library disparity_out_v1_00_a
Parsing entity <user_logic>.
Parsing architecture <IMP> of entity <user_logic>.
Parsing VHDL file "C:/Users/Admin/Documents/GitHub/Full_System_cam_mod/pcores/disparity_out_v1_00_a/hdl/vhdl/disparity_out.vhd" into library disparity_out_v1_00_a
Parsing entity <disparity_out>.
Parsing architecture <IMP> of entity <disparity_out>.
Parsing VHDL file "C:/Users/Admin/Documents/GitHub/Full_System_cam_mod/pcores/disparity_out_v1_00_a/hdl/vhdl/async_fifo_32_256.vhd" into library disparity_out_v1_00_a
Parsing entity <async_fifo_32_256>.
Parsing architecture <async_fifo_32_256_a> of entity <async_fifo_32_256>.
Parsing VHDL file "C:\Users\Admin\Documents\GitHub\Full_System_cam_mod\hdl\system_disparity_out_0_wrapper.vhd" into library work
Parsing entity <system_disparity_out_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <system_disparity_out_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_disparity_out_0_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <disparity_out> (architecture <IMP>) with generics from library <disparity_out_v1_00_a>.

Elaborating entity <axi_lite_ipif> (architecture <imp>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <slave_attachment> (architecture <imp>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <address_decoder> (architecture <IMP>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
INFO:HDLCompiler:679 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 412. Case statement is complete. others clause is never selected

Elaborating entity <axi_master_burst> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_reset> (architecture <implementation>) from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_cmd_status> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_cmd_status.vhd" Line 430: Assignment to sig_pcc_cmd_rdy ignored, since the identifier is never used

Elaborating entity <axi_master_burst_first_stb_offset> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_stbs_set> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_cmd_status.vhd" Line 971: Assignment to sig_stat_tag_reg ignored, since the identifier is never used

Elaborating entity <axi_master_burst_rd_wr_cntlr> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:871 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" Line 581: Using initial value '0' for sig_md_error_reg since it is never assigned

Elaborating entity <axi_master_burst_pcc> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_pcc.vhd" Line 766: Assignment to sig_input_reg_full ignored, since the identifier is never used

Elaborating entity <axi_master_burst_strb_gen> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_strb_gen> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_pcc.vhd" Line 1057: Assignment to sig_xfer_reg_full ignored, since the identifier is never used
INFO:HDLCompiler:679 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_pcc.vhd" Line 1848. Case statement is complete. others clause is never selected

Elaborating entity <axi_master_burst_addr_cntl> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_addr_cntl.vhd" Line 665: Assignment to sig_next_tag_reg ignored, since the identifier is never used

Elaborating entity <axi_master_burst_rddata_cntl> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_rdmux> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rddata_cntl.vhd" Line 1349: Assignment to sig_coelsc_reg_empty ignored, since the identifier is never used

Elaborating entity <axi_master_burst_rd_status_cntl> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_skid_buf> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_wrdata_cntl> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wrdata_cntl.vhd" Line 1504: Assignment to sig_fifo_next_drr ignored, since the identifier is never used

Elaborating entity <axi_master_burst_wr_status_cntl> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_fifo> (architecture <imp>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <cntr_incr_decr_addn_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" Line 161: <muxcy_l> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" Line 171: <xorcy> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" Line 180: <fds> remains a black-box since it has no binding entity.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" Line 197: <srlc16e> remains a black-box since it has no binding entity.

Elaborating entity <axi_master_burst_fifo> (architecture <imp>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <axi_master_burst_skid2mm_buf> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_wr_demux> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_rd_llink> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_wr_llink> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <soft_reset> (architecture <implementation>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <user_logic> (architecture <IMP>) with generics from library <disparity_out_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Users/Admin/Documents/GitHub/Full_System_cam_mod/pcores/disparity_out_v1_00_a/hdl/vhdl/user_logic.vhd" Line 360: Assignment to sig_frame_pixel_width ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Admin/Documents/GitHub/Full_System_cam_mod/pcores/disparity_out_v1_00_a/hdl/vhdl/user_logic.vhd" Line 361: Assignment to sig_frame_pixel_height ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Admin/Documents/GitHub/Full_System_cam_mod/pcores/disparity_out_v1_00_a/hdl/vhdl/user_logic.vhd" Line 362: Assignment to sig_wmax ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Admin/Documents/GitHub/Full_System_cam_mod/pcores/disparity_out_v1_00_a/hdl/vhdl/user_logic.vhd" Line 363: Assignment to sig_pixel_discard ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Admin/Documents/GitHub/Full_System_cam_mod/pcores/disparity_out_v1_00_a/hdl/vhdl/user_logic.vhd" Line 518: Assignment to mst_xfer_reg_len ignored, since the identifier is never used
INFO:HDLCompiler:679 - "C:/Users/Admin/Documents/GitHub/Full_System_cam_mod/pcores/disparity_out_v1_00_a/hdl/vhdl/user_logic.vhd" Line 746. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:/Users/Admin/Documents/GitHub/Full_System_cam_mod/pcores/disparity_out_v1_00_a/hdl/vhdl/user_logic.vhd" Line 801. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:/Users/Admin/Documents/GitHub/Full_System_cam_mod/pcores/disparity_out_v1_00_a/hdl/vhdl/user_logic.vhd" Line 936. Case statement is complete. others clause is never selected

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <cntr_incr_decr_addn_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <async_fifo_32_256> (architecture <async_fifo_32_256_a>) from library <disparity_out_v1_00_a>.
INFO:HDLCompiler:679 - "C:/Users/Admin/Documents/GitHub/Full_System_cam_mod/pcores/disparity_out_v1_00_a/hdl/vhdl/user_logic.vhd" Line 1098. Case statement is complete. others clause is never selected
WARNING:Xst:2972 - "C:/Users/Admin/Documents/GitHub/Full_System_cam_mod/pcores/disparity_out_v1_00_a/hdl/vhdl/user_logic.vhd" line 953. All outputs of instance <DATA_CAPTURE_FIFO_I> of block <srl_fifo_f> are unconnected in block <user_logic>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_disparity_out_0_wrapper>.
    Related source file is "C:\Users\Admin\Documents\GitHub\Full_System_cam_mod\hdl\system_disparity_out_0_wrapper.vhd".
    Summary:
	no macro.
Unit <system_disparity_out_0_wrapper> synthesized.

Synthesizing Unit <disparity_out>.
    Related source file is "C:/Users/Admin/Documents/GitHub/Full_System_cam_mod/pcores/disparity_out_v1_00_a/hdl/vhdl/disparity_out.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        DISP_DATA_PORT_SIZE = 32
        FIFO_RD_COUNT_WIDTH = 8
        FRAME_PIXEL_WIDTH = 640
        FRAME_PIXEL_HEIGHT = 480
        WMAX = 3
        PIXEL_DISCARD = 68
        DMAP_ADDR = "10100000010000000000000000000000"
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000001011111111"
        C_USE_WSTRB = 1
        C_DPHASE_TIMEOUT = 8
        C_BASEADDR = "01111011000000000000000000000000"
        C_HIGHADDR = "01111011000000001111111111111111"
        C_FAMILY = "spartan6"
        C_NUM_REG = 4
        C_NUM_MEM = 1
        C_SLV_AWIDTH = 32
        C_SLV_DWIDTH = 32
        C_M_AXI_ADDR_WIDTH = 32
        C_M_AXI_DATA_WIDTH = 32
        C_MAX_BURST_LEN = 16
        C_NATIVE_DATA_WIDTH = 32
        C_LENGTH_WIDTH = 12
        C_ADDR_PIPE_DEPTH = 1
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ACLK>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ARESETN>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <m_axi_aclk>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <m_axi_aresetn>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:3210 - "C:/Users/Admin/Documents/GitHub/Full_System_cam_mod/pcores/disparity_out_v1_00_a/hdl/vhdl/disparity_out.vhd" line 421: Output port <Bus2IP_Addr> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Admin/Documents/GitHub/Full_System_cam_mod/pcores/disparity_out_v1_00_a/hdl/vhdl/disparity_out.vhd" line 421: Output port <Bus2IP_RNW> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Admin/Documents/GitHub/Full_System_cam_mod/pcores/disparity_out_v1_00_a/hdl/vhdl/disparity_out.vhd" line 551: Output port <Reset2Bus_ToutSup> of the instance <SOFT_RESET_I> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <disparity_out> synthesized.

Synthesizing Unit <axi_lite_ipif>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd".
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000001011111111"
        C_USE_WSTRB = 1
        C_DPHASE_TIMEOUT = 8
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001111011000000000000001000000000","0000000000000000000000000000000001111011000000000000001011111111","0000000000000000000000000000000001111011000000000000000000000000","0000000000000000000000000000000001111011000000000000000011111111","0000000000000000000000000000000001111011000000000000000100000000","0000000000000000000000000000000001111011000000000000000111111111")
        C_ARD_NUM_CE_ARRAY = (1,4,4)
        C_FAMILY = "spartan6"
    Summary:
	no macro.
Unit <axi_lite_ipif> synthesized.

Synthesizing Unit <slave_attachment>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001111011000000000000001000000000","0000000000000000000000000000000001111011000000000000001011111111","0000000000000000000000000000000001111011000000000000000000000000","0000000000000000000000000000000001111011000000000000000011111111","0000000000000000000000000000000001111011000000000000000100000000","0000000000000000000000000000000001111011000000000000000111111111")
        C_ARD_NUM_CE_ARRAY = (1,4,4)
        C_IPIF_ABUS_WIDTH = 32
        C_IPIF_DBUS_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000001011111111"
        C_USE_WSTRB = 1
        C_DPHASE_TIMEOUT = 8
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <S_AXI_AWADDR<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARADDR<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" line 336: Output port <CS_for_gaps> of the instance <I_DECODER> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <s_axi_rresp_i>.
    Found 32-bit register for signal <s_axi_rdata_i>.
    Found 1-bit register for signal <s_axi_rvalid_i>.
    Found 2-bit register for signal <s_axi_bresp_i>.
    Found 1-bit register for signal <s_axi_bvalid_i>.
    Found 4-bit register for signal <INCLUDE_DPHASE_TIMER.dpto_cnt>.
    Found 1-bit register for signal <rst>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | S_AXI_ACLK (rising_edge)                       |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | sm_idle                                        |
    | Power Up State     | sm_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <INCLUDE_DPHASE_TIMER.dpto_cnt[3]_GND_14_o_add_31_OUT> created at line 502.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <slave_attachment> synthesized.

Synthesizing Unit <address_decoder>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd".
        C_BUS_AWIDTH = 10
        C_S_AXI_MIN_SIZE = "00000000000000000000001011111111"
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001111011000000000000001000000000","0000000000000000000000000000000001111011000000000000001011111111","0000000000000000000000000000000001111011000000000000000000000000","0000000000000000000000000000000001111011000000000000000011111111","0000000000000000000000000000000001111011000000000000000100000000","0000000000000000000000000000000001111011000000000000000111111111")
        C_ARD_NUM_CE_ARRAY = (1,4,4)
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <Bus_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cs_out_i<1>>.
    Found 1-bit register for signal <cs_out_i<2>>.
    Found 1-bit register for signal <Bus_RNW_reg>.
    Found 1-bit register for signal <ce_out_i<0>>.
    Found 1-bit register for signal <ce_out_i<1>>.
    Found 1-bit register for signal <ce_out_i<2>>.
    Found 1-bit register for signal <ce_out_i<3>>.
    Found 1-bit register for signal <ce_out_i<4>>.
    Found 1-bit register for signal <ce_out_i<5>>.
    Found 1-bit register for signal <ce_out_i<6>>.
    Found 1-bit register for signal <ce_out_i<7>>.
    Found 1-bit register for signal <ce_out_i<8>>.
    Found 1-bit register for signal <cs_out_i<0>>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <address_decoder> synthesized.

Synthesizing Unit <pselect_f_1>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 10
        C_BAR = "1000000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<2:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_1> synthesized.

Synthesizing Unit <pselect_f_2>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 10
        C_BAR = "0000000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<2:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_2> synthesized.

Synthesizing Unit <pselect_f_3>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "00"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_3> synthesized.

Synthesizing Unit <pselect_f_4>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "01"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_4> synthesized.

Synthesizing Unit <pselect_f_5>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "10"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_5> synthesized.

Synthesizing Unit <pselect_f_6>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "11"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_6> synthesized.

Synthesizing Unit <pselect_f_7>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 10
        C_BAR = "0100000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<2:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_7> synthesized.

Synthesizing Unit <axi_master_burst>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst.vhd".
        C_M_AXI_ADDR_WIDTH = 32
        C_M_AXI_DATA_WIDTH = 32
        C_MAX_BURST_LEN = 16
        C_ADDR_PIPE_DEPTH = 1
        C_NATIVE_DATA_WIDTH = 32
        C_LENGTH_WIDTH = 12
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst.vhd" line 705: Output port <rd_arid> of the instance <I_RD_WR_CNTRL_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst.vhd" line 705: Output port <wr_awid> of the instance <I_RD_WR_CNTRL_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst.vhd" line 705: Output port <rdwr_md_error> of the instance <I_RD_WR_CNTRL_MODULE> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_master_burst> synthesized.

Synthesizing Unit <axi_master_burst_reset>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_reset.vhd".
    Set property "KEEP = TRUE" for signal <sig_cmd_reset_reg>.
    Set property "equivalent_register_removal = no" for signal <sig_cmd_reset_reg>.
    Set property "KEEP = TRUE" for signal <sig_rdwr_reset_reg>.
    Set property "equivalent_register_removal = no" for signal <sig_rdwr_reset_reg>.
    Set property "KEEP = TRUE" for signal <sig_llink_reset_reg>.
    Set property "equivalent_register_removal = no" for signal <sig_llink_reset_reg>.
    Found 1-bit register for signal <sig_rdwr_reset_reg>.
    Found 1-bit register for signal <sig_llink_reset_reg>.
    Found 1-bit register for signal <sig_axi_por_reg1>.
    Found 1-bit register for signal <sig_axi_por_reg2>.
    Found 1-bit register for signal <sig_axi_por_reg3>.
    Found 1-bit register for signal <sig_axi_por_reg4>.
    Found 1-bit register for signal <sig_axi_por_reg5>.
    Found 1-bit register for signal <sig_axi_por_reg6>.
    Found 1-bit register for signal <sig_axi_por_reg7>.
    Found 1-bit register for signal <sig_axi_por_reg8>.
    Found 1-bit register for signal <sig_axi_por2rst_out>.
    Found 1-bit register for signal <sig_cmd_reset_reg>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_master_burst_reset> synthesized.

Synthesizing Unit <axi_master_burst_cmd_status>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_cmd_status.vhd".
        C_ADDR_WIDTH = 32
        C_NATIVE_DWIDTH = 32
        C_CMD_WIDTH = 68
        C_CMD_BTT_USED_WIDTH = 12
        C_STS_WIDTH = 8
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <ip2bus_mst_lock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ip2bus_mst_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <sig_pop_status> equivalent to <sig_cmd_cmplt_reg> has been removed
    Found 1-bit register for signal <sig_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_cmd_mstrd_req>.
    Found 1-bit register for signal <sig_cmd_mstwr_req>.
    Found 32-bit register for signal <sig_cmd_mst_addr>.
    Found 12-bit register for signal <sig_cmd_mst_length>.
    Found 4-bit register for signal <sig_cmd_mst_be>.
    Found 1-bit register for signal <sig_cmd_type_req>.
    Found 1-bit register for signal <sig_cmd_full_reg>.
    Found 1-bit register for signal <sig_cmd_empty_reg>.
    Found 4-bit register for signal <sig_tag_counter>.
    Found 1-bit register for signal <sig_doing_read_reg>.
    Found 1-bit register for signal <sig_doing_write_reg>.
    Found 1-bit register for signal <sig_stat_error_reg>.
    Found 1-bit register for signal <sig_status_reg_full>.
    Found 1-bit register for signal <sig_status_reg_empty>.
    Found 1-bit register for signal <sig_error_sh_reg>.
    Found 1-bit register for signal <sig_int_error_pulse_reg>.
    Found 1-bit register for signal <sig_init_reg1>.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_cmdack_reg>.
    Found 4-bit adder for signal <sig_tag_counter[3]_GND_25_o_add_21_OUT> created at line 787.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <axi_master_burst_cmd_status> synthesized.

Synthesizing Unit <axi_master_burst_first_stb_offset>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_first_stb_offset.vhd".
        C_STROBE_WIDTH = 4
        C_OFFSET_WIDTH = 8
    Summary:
	no macro.
Unit <axi_master_burst_first_stb_offset> synthesized.

Synthesizing Unit <axi_master_burst_stbs_set>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_stbs_set.vhd".
        C_STROBE_WIDTH = 4
    Found 256x4-bit Read Only RAM for signal <sig_stbs_asserted<3:0>>
    Summary:
	inferred   1 RAM(s).
Unit <axi_master_burst_stbs_set> synthesized.

Synthesizing Unit <axi_master_burst_rd_wr_cntlr>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd".
        C_RDWR_ARID = 0
        C_RDWR_ID_WIDTH = 4
        C_RDWR_ADDR_WIDTH = 32
        C_RDWR_MDATA_WIDTH = 32
        C_RDWR_SDATA_WIDTH = 32
        C_RDWR_MAX_BURST_LEN = 16
        C_RDWR_BTT_USED = 12
        C_RDWR_ADDR_PIPE_DEPTH = 1
        C_RDWR_PCC_CMD_WIDTH = 68
        C_RDWR_STATUS_WIDTH = 8
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_tag> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_dre_src_align> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_dre_dest_align> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_btt> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_cmd_valid> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_drr> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_eof> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_cmd_cmplt> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_calc_error> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1168: Output port <addr2rst_stop_cmplt> of the instance <I_ADDR_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1245: Output port <mm2s_dre_src_align> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1245: Output port <mm2s_dre_dest_align> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1245: Output port <data2rst_stop_cmplt> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1245: Output port <mm2s_dre_new_align> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1245: Output port <mm2s_dre_use_autodest> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1245: Output port <mm2s_dre_flush> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1245: Output port <data2all_dcntlr_halted> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1449: Output port <s2mm_wr_len> of the instance <I_WR_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1449: Output port <data2rst_stop_cmplt> of the instance <I_WR_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1449: Output port <s2mm_ld_nxt_len> of the instance <I_WR_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1449: Output port <data2addr_data_rdy> of the instance <I_WR_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1449: Output port <data2all_tlast_error> of the instance <I_WR_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1449: Output port <data2all_dcntlr_halted> of the instance <I_WR_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1544: Output port <wsc2rst_stop_cmplt> of the instance <I_WR_STATUS_CNTLR> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_doing_write_reg>.
    Found 1-bit register for signal <sig_doing_read_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <axi_master_burst_rd_wr_cntlr> synthesized.

Synthesizing Unit <axi_master_burst_pcc>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_pcc.vhd".
        C_DRE_ALIGN_WIDTH = 1
        C_SEL_ADDR_WIDTH = 2
        C_ADDR_WIDTH = 32
        C_STREAM_DWIDTH = 32
        C_MAX_BURST_LEN = 16
        C_CMD_WIDTH = 68
        C_TAG_WIDTH = 4
        C_BTT_USED = 12
        C_SUPPORT_INDET_BTT = 0
WARNING:Xst:647 - Input <cmd2mstr_command<23:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <sig_input_tag_reg>.
    Found 6-bit register for signal <sig_input_dsa_reg>.
    Found 1-bit register for signal <sig_input_drr_reg>.
    Found 1-bit register for signal <sig_input_eof_reg>.
    Found 1-bit register for signal <sig_input_reg_empty>.
    Found 1-bit register for signal <sig_calc_error_reg>.
    Found 1-bit register for signal <sig_calc_error_pushed>.
    Found 2-bit register for signal <sig_strbgen_addr_reg>.
    Found 3-bit register for signal <sig_strbgen_bytes_reg>.
    Found 2-bit register for signal <sig_finish_addr_offset_reg>.
    Found 4-bit register for signal <sig_xfer_strt_strb_imreg>.
    Found 4-bit register for signal <sig_xfer_end_strb_imreg>.
    Found 1-bit register for signal <sig_xfer_len_eq_0_reg>.
    Found 32-bit register for signal <sig_xfer_addr_reg>.
    Found 1-bit register for signal <sig_xfer_type_reg>.
    Found 8-bit register for signal <sig_xfer_len_reg>.
    Found 4-bit register for signal <sig_xfer_tag_reg>.
    Found 6-bit register for signal <sig_xfer_dsa_reg>.
    Found 1-bit register for signal <sig_xfer_drr_reg>.
    Found 1-bit register for signal <sig_xfer_eof_reg>.
    Found 4-bit register for signal <sig_xfer_strt_strb_reg>.
    Found 4-bit register for signal <sig_xfer_end_strb_reg>.
    Found 1-bit register for signal <sig_xfer_is_seq_reg>.
    Found 1-bit register for signal <sig_xfer_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_xfer_calc_err_reg>.
    Found 12-bit register for signal <sig_xfer_btt_reg>.
    Found 1-bit register for signal <sig_xfer_dre_eof_reg>.
    Found 1-bit register for signal <sig_xfer_reg_empty>.
    Found 12-bit register for signal <sig_btt_cntr>.
    Found 16-bit register for signal <sig_addr_cntr_incr_imreg>.
    Found 16-bit register for signal <sig_predict_addr_lsh_imreg>.
    Found 16-bit register for signal <sig_adjusted_addr_incr_reg>.
    Found 16-bit register for signal <sig_addr_cntr_lsh>.
    Found 16-bit register for signal <sig_addr_cntr_msh>.
    Found 1-bit register for signal <sig_first_xfer>.
    Found 1-bit register for signal <sig_cmd2data_valid>.
    Found 1-bit register for signal <sig_cmd2addr_valid>.
    Found 1-bit register for signal <sig_clr_cmd2dre_valid>.
    Found 3-bit register for signal <sig_pcc_sm_state>.
    Found 1-bit register for signal <sig_sm_halt_reg>.
    Found 1-bit register for signal <sig_sm_pop_input_reg>.
    Found 1-bit register for signal <sig_sm_ld_calc1_reg>.
    Found 1-bit register for signal <sig_sm_ld_calc2_reg>.
    Found 1-bit register for signal <sig_ld_xfer_reg>.
    Found 1-bit register for signal <sig_parent_done>.
    Found 1-bit register for signal <sig_input_burst_type_reg>.
    Found finite state machine <FSM_1> for signal <sig_pcc_sm_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 15                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | primary_aclk (rising_edge)                     |
    | Reset              | mmap_reset (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <sig_adjusted_addr_incr> created at line 1195.
    Found 16-bit adder for signal <sig_predict_addr_lsh> created at line 1342.
    Found 16-bit adder for signal <sig_predict_addr_lsh_im> created at line 1379.
    Found 16-bit adder for signal <sig_addr_cntr_msh[15]_GND_32_o_add_107_OUT> created at line 1544.
    Found 12-bit subtractor for signal <GND_32_o_GND_32_o_sub_64_OUT<11:0>> created at line 1147.
    Found 16-bit subtractor for signal <sig_byte_change_minus1> created at line 585.
    Found 16-bit subtractor for signal <sig_bytes_to_mbaa> created at line 609.
    Found 16-bit comparator lessequal for signal <n0191> created at line 1271
    Found 16-bit comparator greater for signal <GND_32_o_sig_bytes_to_mbaa[15]_LessThan_87_o> created at line 1318
    Found 16-bit comparator equal for signal <GND_32_o_sig_bytes_to_mbaa[15]_equal_88_o> created at line 1325
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 212 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axi_master_burst_pcc> synthesized.

Synthesizing Unit <axi_master_burst_strb_gen_1>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_strb_gen.vhd".
        C_ADDR_MODE = 0
        C_STRB_WIDTH = 4
        C_OFFSET_WIDTH = 2
        C_NUM_BYTES_WIDTH = 3
    Found 5-bit adder for signal <GEN_OFFSET_MODE.sig_end_addr_us> created at line 172.
    Found 5-bit subtractor for signal <GEN_OFFSET_MODE.sig_incr_offset_bytes_us> created at line 152.
    Found 32-bit comparator greater for signal <GEN_OFFSET_MODE.sig_strt_addr_int[31]_GND_33_o_LessThan_8_o> created at line 202
    Found 32-bit comparator greater for signal <GEN_OFFSET_MODE.sig_end_addr_int[31]_GND_33_o_LessThan_10_o> created at line 217
    Found 32-bit comparator lessequal for signal <n0011> created at line 232
    Found 32-bit comparator lessequal for signal <n0013> created at line 233
    Found 32-bit comparator lessequal for signal <n0016> created at line 232
    Found 32-bit comparator lessequal for signal <n0018> created at line 233
    Found 32-bit comparator lessequal for signal <n0021> created at line 232
    Found 32-bit comparator lessequal for signal <n0023> created at line 233
    Found 32-bit comparator lessequal for signal <n0026> created at line 232
    Found 32-bit comparator lessequal for signal <n0028> created at line 233
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  10 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <axi_master_burst_strb_gen_1> synthesized.

Synthesizing Unit <axi_master_burst_strb_gen_2>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_strb_gen.vhd".
        C_ADDR_MODE = 1
        C_STRB_WIDTH = 4
        C_OFFSET_WIDTH = 2
        C_NUM_BYTES_WIDTH = 2
    Found 2-bit subtractor for signal <GEN_ADDR_MODE.sig_end_addr_us> created at line 287.
    Found 32-bit comparator greater for signal <GEN_ADDR_MODE.sig_end_addr_int[31]_GND_88_o_LessThan_10_o> created at line 353
    Found 32-bit comparator lessequal for signal <n0011> created at line 369
    Found 32-bit comparator lessequal for signal <n0013> created at line 370
    Found 32-bit comparator lessequal for signal <n0016> created at line 369
    Found 32-bit comparator lessequal for signal <n0018> created at line 370
    Found 32-bit comparator lessequal for signal <n0021> created at line 369
    Found 32-bit comparator lessequal for signal <n0023> created at line 370
    Found 32-bit comparator lessequal for signal <n0026> created at line 369
    Found 32-bit comparator lessequal for signal <n0028> created at line 370
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <axi_master_burst_strb_gen_2> synthesized.

Synthesizing Unit <axi_master_burst_addr_cntl>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_addr_cntl.vhd".
        C_ADDR_FIFO_DEPTH = 1
        C_ADDR_WIDTH = 32
        C_ADDR_ID = 0
        C_ADDR_ID_WIDTH = 4
        C_TAG_WIDTH = 4
        C_FAMILY = "virtex6"
    Set property "KEEP = TRUE" for signal <sig_posted_to_axi>.
    Set property "equivalent_register_removal = no" for signal <sig_posted_to_axi>.
    Set property "KEEP = TRUE" for signal <sig_posted_to_axi_2>.
    Set property "equivalent_register_removal = no" for signal <sig_posted_to_axi_2>.
WARNING:Xst:647 - Input <data2addr_data_rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <sig_next_addr_reg>.
    Found 8-bit register for signal <sig_next_len_reg>.
    Found 3-bit register for signal <sig_next_size_reg>.
    Found 2-bit register for signal <sig_next_burst_reg>.
    Found 1-bit register for signal <sig_rd_addr_valid_reg>.
    Found 1-bit register for signal <sig_wr_addr_valid_reg>.
    Found 1-bit register for signal <sig_calc_error_reg>.
    Found 1-bit register for signal <sig_addr_reg_empty>.
    Found 1-bit register for signal <sig_addr_reg_full>.
    Found 1-bit register for signal <sig_posted_to_axi>.
    Found 1-bit register for signal <sig_posted_to_axi_2>.
    Summary:
	inferred  52 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_master_burst_addr_cntl> synthesized.

Synthesizing Unit <axi_master_burst_rddata_cntl>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rddata_cntl.vhd".
        C_INCLUDE_DRE = 0
        C_ALIGN_WIDTH = 1
        C_SEL_ADDR_WIDTH = 2
        C_DATA_CNTL_FIFO_DEPTH = 1
        C_MMAP_DWIDTH = 32
        C_STREAM_DWIDTH = 32
        C_TAG_WIDTH = 4
        C_FAMILY = "spartan6"
    Register <sig_halt_reg_dly1> equivalent to <sig_halt_reg> has been removed
    Register <sig_rd_xfer_cmplt> equivalent to <sig_last_mmap_dbeat_reg> has been removed
    Register <sig_halt_reg_dly2> equivalent to <sig_halt_reg> has been removed
    Register <sig_halt_reg_dly3> equivalent to <sig_halt_reg> has been removed
    Found 1-bit register for signal <sig_last_mmap_dbeat_reg>.
    Found 4-bit register for signal <sig_next_tag_reg>.
    Found 4-bit register for signal <sig_next_strt_strb_reg>.
    Found 4-bit register for signal <sig_next_last_strb_reg>.
    Found 1-bit register for signal <sig_next_eof_reg>.
    Found 1-bit register for signal <sig_next_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_next_sequential_reg>.
    Found 1-bit register for signal <sig_next_calc_error_reg>.
    Found 1-bit register for signal <sig_dqual_reg_empty>.
    Found 1-bit register for signal <sig_dqual_reg_full>.
    Found 2-bit register for signal <sig_ls_addr_cntr[1]_sig_addr_incr_unsgnd[1]_add_23_OUT>.
    Found 3-bit register for signal <sig_addr_posted_cntr>.
    Found 1-bit register for signal <sig_first_dbeat>.
    Found 1-bit register for signal <sig_last_dbeat>.
    Found 8-bit register for signal <sig_dbeat_cntr>.
    Found 1-bit register for signal <sig_ld_new_cmd_reg>.
    Found 4-bit register for signal <sig_coelsc_tag_reg>.
    Found 1-bit register for signal <sig_coelsc_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_coelsc_interr_reg>.
    Found 1-bit register for signal <sig_coelsc_decerr_reg>.
    Found 1-bit register for signal <sig_coelsc_slverr_reg>.
    Found 1-bit register for signal <sig_coelsc_okay_reg>.
    Found 1-bit register for signal <sig_coelsc_reg_full>.
    Found 1-bit register for signal <sig_halt_reg>.
    Found 3-bit adder for signal <sig_addr_posted_cntr[2]_GND_153_o_add_30_OUT> created at line 1151.
    Found 3-bit subtractor for signal <GND_153_o_GND_153_o_sub_32_OUT<2:0>> created at line 1157.
    Found 8-bit subtractor for signal <GND_153_o_GND_153_o_sub_41_OUT<7:0>> created at line 1308.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_master_burst_rddata_cntl> synthesized.

Synthesizing Unit <axi_master_burst_rdmux>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rdmux.vhd".
        C_SEL_ADDR_WIDTH = 2
        C_MMAP_DWIDTH = 32
        C_STREAM_DWIDTH = 32
WARNING:Xst:647 - Input <mstr2data_saddr_lsb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_master_burst_rdmux> synthesized.

Synthesizing Unit <axi_master_burst_rd_status_cntl>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_status_cntl.vhd".
        C_STS_WIDTH = 8
        C_TAG_WIDTH = 4
WARNING:Xst:647 - Input <calc2rsc_calc_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr2rsc_calc_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr2rsc_fifo_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_rd_sts_interr_reg>.
    Found 1-bit register for signal <sig_rd_sts_decerr_reg>.
    Found 1-bit register for signal <sig_rd_sts_slverr_reg>.
    Found 1-bit register for signal <sig_rd_sts_okay_reg>.
    Found 1-bit register for signal <sig_rd_sts_reg_full>.
    Found 1-bit register for signal <sig_rd_sts_reg_empty>.
    Found 4-bit register for signal <sig_rd_sts_tag_reg>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <axi_master_burst_rd_status_cntl> synthesized.

Synthesizing Unit <axi_master_burst_skid_buf>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_skid_buf.vhd".
        C_WDATA_WIDTH = 32
    Set property "KEEP = TRUE" for signal <sig_m_valid_out>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_out>.
    Set property "KEEP = TRUE" for signal <sig_m_valid_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_dup>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_out>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_out>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_s_ready_out>.
    Found 1-bit register for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_m_valid_out>.
    Found 1-bit register for signal <sig_m_valid_dup>.
    Found 32-bit register for signal <sig_data_skid_reg>.
    Found 4-bit register for signal <sig_strb_skid_reg>.
    Found 1-bit register for signal <sig_last_skid_reg>.
    Found 32-bit register for signal <sig_data_reg_out>.
    Found 4-bit register for signal <sig_strb_reg_out>.
    Found 1-bit register for signal <sig_last_reg_out>.
    Found 1-bit register for signal <sig_stop_request>.
    Found 4-bit register for signal <sig_sstrb_stop_mask>.
    Found 1-bit register for signal <sig_sready_stop_reg>.
    Found 1-bit register for signal <sig_mvalid_stop_reg>.
    Found 1-bit register for signal <sig_reset_reg>.
    Summary:
	inferred  86 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_master_burst_skid_buf> synthesized.

Synthesizing Unit <axi_master_burst_wrdata_cntl>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wrdata_cntl.vhd".
        C_REALIGNER_INCLUDED = 0
        C_ENABLE_STORE_FORWARD = 0
        C_SF_BYTES_RCVD_WIDTH = 12
        C_SEL_ADDR_WIDTH = 2
        C_DATA_CNTL_FIFO_DEPTH = 1
        C_MMAP_DWIDTH = 32
        C_STREAM_DWIDTH = 32
        C_TAG_WIDTH = 4
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <s2mm_strm_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_stbs_asserted> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_strm_eop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <realign2wdc_eop_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mstr2data_drr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <sig_halt_reg_dly1> equivalent to <sig_halt_reg> has been removed
    Register <sig_halt_reg_dly2> equivalent to <sig_halt_reg> has been removed
    Register <sig_halt_reg_dly3> equivalent to <sig_halt_reg> has been removed
    Found 1-bit register for signal <sig_tlast_error_reg>.
    Found 1-bit register for signal <sig_tlast_err_stop>.
    Found 1-bit register for signal <sig_last_mmap_dbeat_reg>.
    Found 1-bit register for signal <sig_push_err2wsc>.
    Found 1-bit register for signal <sig_push_to_wsc>.
    Found 4-bit register for signal <sig_data2wsc_tag>.
    Found 1-bit register for signal <sig_data2wsc_calc_err>.
    Found 1-bit register for signal <sig_data2wsc_last_err>.
    Found 1-bit register for signal <sig_data2wsc_cmd_cmplt>.
    Found 1-bit register for signal <sig_ld_new_cmd_reg>.
    Found 1-bit register for signal <sig_s2mm_ld_nxt_len>.
    Found 8-bit register for signal <sig_s2mm_wr_len>.
    Found 4-bit register for signal <sig_next_tag_reg>.
    Found 4-bit register for signal <sig_next_strt_strb_reg>.
    Found 4-bit register for signal <sig_next_last_strb_reg>.
    Found 1-bit register for signal <sig_next_eof_reg>.
    Found 1-bit register for signal <sig_next_sequential_reg>.
    Found 1-bit register for signal <sig_next_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_next_calc_error_reg>.
    Found 1-bit register for signal <sig_dqual_reg_empty>.
    Found 1-bit register for signal <sig_dqual_reg_full>.
    Found 2-bit register for signal <sig_ls_addr_cntr[1]_sig_addr_incr_unsgnd[1]_add_33_OUT>.
    Found 3-bit register for signal <sig_addr_posted_cntr>.
    Found 1-bit register for signal <sig_first_dbeat>.
    Found 1-bit register for signal <sig_last_dbeat>.
    Found 8-bit register for signal <sig_dbeat_cntr>.
    Found 1-bit register for signal <sig_halt_reg>.
    Found 1-bit register for signal <sig_wr_xfer_cmplt>.
    Found 3-bit adder for signal <sig_addr_posted_cntr[2]_GND_157_o_add_41_OUT> created at line 1844.
    Found 3-bit subtractor for signal <GND_157_o_GND_157_o_sub_43_OUT<2:0>> created at line 1850.
    Found 8-bit subtractor for signal <GND_157_o_GND_157_o_sub_52_OUT<7:0>> created at line 1308.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <axi_master_burst_wrdata_cntl> synthesized.

Synthesizing Unit <axi_master_burst_wr_status_cntl>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_status_cntl.vhd".
        C_ENABLE_STORE_FORWARD = 0
        C_SF_BYTES_RCVD_WIDTH = 12
        C_STS_FIFO_DEPTH = 3
        C_STS_WIDTH = 8
        C_TAG_WIDTH = 4
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <data2wsc_bytes_rcvd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calc2wsc_calc_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr2wsc_fifo_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data2wsc_eop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_status_cntl.vhd" line 619: Output port <fifo_wr_full> of the instance <I_WRESP_STATUS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_status_cntl.vhd" line 619: Output port <fifo_rd_empty> of the instance <I_WRESP_STATUS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_status_cntl.vhd" line 835: Output port <fifo_wr_full> of the instance <GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_status_cntl.vhd" line 835: Output port <fifo_rd_empty> of the instance <GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO> is unconnected or connected to loadless signal.
    Register <sig_halt_reg_dly1> equivalent to <sig_halt_reg> has been removed
    Register <sig_halt_reg_dly2> equivalent to <sig_halt_reg> has been removed
    Register <sig_halt_reg_dly3> equivalent to <sig_halt_reg> has been removed
    Found 3-bit register for signal <sig_wdc_statcnt>.
    Found 4-bit register for signal <sig_coelsc_tag_reg>.
    Found 1-bit register for signal <sig_coelsc_interr_reg>.
    Found 1-bit register for signal <sig_coelsc_decerr_reg>.
    Found 1-bit register for signal <sig_coelsc_slverr_reg>.
    Found 1-bit register for signal <sig_coelsc_okay_reg>.
    Found 1-bit register for signal <sig_coelsc_reg_full>.
    Found 1-bit register for signal <sig_coelsc_reg_empty>.
    Found 3-bit register for signal <sig_addr_posted_cntr>.
    Found 1-bit register for signal <sig_halt_reg>.
    Found 1-bit register for signal <sig_wdc_status_going_full>.
    Found 3-bit adder for signal <sig_wdc_statcnt[2]_GND_158_o_add_10_OUT> created at line 731.
    Found 3-bit adder for signal <sig_addr_posted_cntr[2]_GND_158_o_add_25_OUT> created at line 1306.
    Found 3-bit subtractor for signal <GND_158_o_GND_158_o_sub_12_OUT<2:0>> created at line 737.
    Found 3-bit subtractor for signal <GND_158_o_GND_158_o_sub_27_OUT<2:0>> created at line 1312.
    Found 3-bit comparator lessequal for signal <n0028> created at line 679
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <axi_master_burst_wr_status_cntl> synthesized.

Synthesizing Unit <axi_master_burst_fifo_1>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_fifo.vhd".
        C_DWIDTH = 2
        C_DEPTH = 3
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_fifo.vhd" line 518: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_master_burst_fifo_1> synthesized.

Synthesizing Unit <srl_fifo_f_1>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 2
        C_DEPTH = 3
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_1> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_1>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 2
        C_DEPTH = 3
        C_FAMILY = "spartan6"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 3-bit comparator lessequal for signal <n0015> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_1> synthesized.

Synthesizing Unit <cntr_incr_decr_addn_f_1>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
        C_SIZE = 3
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 211: Output port <LO> of the instance <STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I> is unconnected or connected to loadless signal.
    Summary:
Unit <cntr_incr_decr_addn_f_1> synthesized.

Synthesizing Unit <dynshreg_f_1>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 3
        C_DWIDTH = 2
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_1> synthesized.

Synthesizing Unit <axi_master_burst_fifo_2>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_fifo.vhd".
        C_DWIDTH = 7
        C_DEPTH = 3
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_fifo.vhd" line 518: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_master_burst_fifo_2> synthesized.

Synthesizing Unit <srl_fifo_f_2>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 7
        C_DEPTH = 3
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_2> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_2>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 7
        C_DEPTH = 3
        C_FAMILY = "spartan6"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 3-bit comparator lessequal for signal <n0015> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_2> synthesized.

Synthesizing Unit <dynshreg_f_2>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 3
        C_DWIDTH = 7
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_2> synthesized.

Synthesizing Unit <axi_master_burst_skid2mm_buf>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_skid2mm_buf.vhd".
        C_MDATA_WIDTH = 32
        C_SDATA_WIDTH = 32
        C_ADDR_LSB_WIDTH = 2
    Set property "KEEP = TRUE" for signal <sig_m_valid_out>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_out>.
    Set property "KEEP = TRUE" for signal <sig_m_valid_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_dup>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_out>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_out>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_s_ready_out>.
    Found 1-bit register for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_m_valid_out>.
    Found 1-bit register for signal <sig_m_valid_dup>.
    Found 32-bit register for signal <sig_data_skid_reg>.
    Found 4-bit register for signal <sig_strb_skid_reg>.
    Found 1-bit register for signal <sig_last_skid_reg>.
    Found 32-bit register for signal <sig_data_reg_out>.
    Found 4-bit register for signal <sig_strb_reg_out>.
    Found 1-bit register for signal <sig_last_reg_out>.
    Found 1-bit register for signal <sig_reset_reg>.
    Summary:
	inferred  79 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_master_burst_skid2mm_buf> synthesized.

Synthesizing Unit <axi_master_burst_wr_demux>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_demux.vhd".
        C_SEL_ADDR_WIDTH = 2
        C_MMAP_DWIDTH = 32
        C_STREAM_DWIDTH = 32
WARNING:Xst:647 - Input <debeat_saddr_lsb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_master_burst_wr_demux> synthesized.

Synthesizing Unit <axi_master_burst_rd_llink>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_llink.vhd".
        C_NATIVE_DWIDTH = 32
WARNING:Xst:647 - Input <rdllink_addr_req_posted> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdllink_xfer_cmplt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ip2bus_mstrd_dst_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_stream_sof>.
    Found 1-bit register for signal <sig_allow_rd_requests>.
    Found 1-bit register for signal <sig_rd_error_reg>.
    Found 1-bit register for signal <sig_rd_discontinue>.
    Found 1-bit register for signal <sig_llink_busy>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <axi_master_burst_rd_llink> synthesized.

Synthesizing Unit <axi_master_burst_wr_llink>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_llink.vhd".
        C_NATIVE_DWIDTH = 32
WARNING:Xst:647 - Input <ip2bus_mstwr_rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrllink_addr_req_posted> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrllink_xfer_cmplt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ip2bus_mstwr_sof_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ip2bus_mstwr_src_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_allow_wr_requests>.
    Found 1-bit register for signal <sig_wr_error_reg>.
    Found 1-bit register for signal <sig_wr_dsc_in_prog>.
    Found 1-bit register for signal <sig_assert_discontinue>.
    Found 1-bit register for signal <sig_llink_busy>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <axi_master_burst_wr_llink> synthesized.

Synthesizing Unit <soft_reset>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd".
        C_SIPIF_DWIDTH = 32
        C_RESET_WIDTH = 8
WARNING:Xst:647 - Input <Bus2IP_Data<0:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BE<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_trig>.
    Found 1-bit register for signal <sw_rst_cond_d1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <soft_reset> synthesized.

Synthesizing Unit <user_logic>.
    Related source file is "C:/Users/Admin/Documents/GitHub/Full_System_cam_mod/pcores/disparity_out_v1_00_a/hdl/vhdl/user_logic.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        FIFO_RD_COUNT_WIDTH = 8
        FRAME_PIXEL_WIDTH = 640
        FRAME_PIXEL_HEIGHT = 480
        WMAX = 3
        PIXEL_DISCARD = 68
        DMAP_ADDR = "10100000010000000000000000000000"
        C_MST_NATIVE_DATA_WIDTH = 32
        C_LENGTH_WIDTH = 12
        C_MST_AWIDTH = 32
        C_NUM_REG = 8
        C_SLV_DWIDTH = 32
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <SW_I<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus2ip_mstrd_rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RESET_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus2ip_mst_rearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus2ip_mstrd_sof_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus2ip_mstrd_src_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Users/Admin/Documents/GitHub/Full_System_cam_mod/pcores/disparity_out_v1_00_a/hdl/vhdl/user_logic.vhd" line 953: Output port <Data_Out> of the instance <DATA_CAPTURE_FIFO_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Admin/Documents/GitHub/Full_System_cam_mod/pcores/disparity_out_v1_00_a/hdl/vhdl/user_logic.vhd" line 953: Output port <Addr> of the instance <DATA_CAPTURE_FIFO_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Admin/Documents/GitHub/Full_System_cam_mod/pcores/disparity_out_v1_00_a/hdl/vhdl/user_logic.vhd" line 953: Output port <FIFO_Empty> of the instance <DATA_CAPTURE_FIFO_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Admin/Documents/GitHub/Full_System_cam_mod/pcores/disparity_out_v1_00_a/hdl/vhdl/user_logic.vhd" line 953: Output port <FIFO_Full> of the instance <DATA_CAPTURE_FIFO_I> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <slv_reg0>.
    Found 32-bit register for signal <slv_reg1>.
    Found 32-bit register for signal <slv_reg2>.
    Found 32-bit register for signal <slv_reg3>.
    Found 8-bit register for signal <mst_reg<0>>.
    Found 8-bit register for signal <mst_reg<1>>.
    Found 8-bit register for signal <mst_reg<2>>.
    Found 8-bit register for signal <mst_reg<3>>.
    Found 8-bit register for signal <mst_reg<4>>.
    Found 8-bit register for signal <mst_reg<5>>.
    Found 8-bit register for signal <mst_reg<6>>.
    Found 8-bit register for signal <mst_reg<7>>.
    Found 8-bit register for signal <mst_reg<8>>.
    Found 8-bit register for signal <mst_reg<9>>.
    Found 8-bit register for signal <mst_reg<10>>.
    Found 8-bit register for signal <mst_reg<11>>.
    Found 8-bit register for signal <mst_reg<12>>.
    Found 8-bit register for signal <mst_reg<13>>.
    Found 8-bit register for signal <mst_reg<14>>.
    Found 1-bit register for signal <mst_go>.
    Found 2-bit register for signal <mst_cmd_sm_state>.
    Found 1-bit register for signal <mst_cmd_sm_clr_go>.
    Found 1-bit register for signal <mst_cmd_sm_wr_req>.
    Found 32-bit register for signal <mst_cmd_sm_ip2bus_addr>.
    Found 1-bit register for signal <mst_cmd_sm_xfer_type>.
    Found 12-bit register for signal <mst_cmd_sm_xfer_length>.
    Found 1-bit register for signal <mst_cmd_sm_set_done>.
    Found 1-bit register for signal <mst_cmd_sm_set_error>.
    Found 1-bit register for signal <mst_cmd_sm_set_timeout>.
    Found 1-bit register for signal <mst_cmd_sm_busy>.
    Found 1-bit register for signal <mst_cmd_sm_start_wr_llink>.
    Found 1-bit register for signal <mst_llrd_sm_state>.
    Found 1-bit register for signal <mst_llrd_sm_dst_rdy>.
    Found 3-bit register for signal <mst_llwr_sm_state>.
    Found 1-bit register for signal <mst_llwr_sm_src_rdy>.
    Found 1-bit register for signal <mst_llwr_sm_sof>.
    Found 1-bit register for signal <mst_llwr_sm_eof>.
    Found 32-bit register for signal <mst_llwr_byte_cnt>.
    Found 1-bit register for signal <disp_wr_en>.
    Found 2-bit register for signal <disp_sm_state>.
    Found 1-bit register for signal <mst_cntl_wr_req>.
    Found 32-bit register for signal <disp_wr_addr>.
    Found 16-bit register for signal <disp_row_wr_count>.
    Found 7-bit register for signal <disp_col_wr_count>.
    Found 1-bit register for signal <disp_enable>.
    Found 20-bit register for signal <disp_xfer_reg_len>.
    Found finite state machine <FSM_2> for signal <mst_cmd_sm_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | Bus2IP_Reset (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | cmd_idle                                       |
    | Power Up State     | cmd_idle                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State llwr_sngl_init is never reached in FSM <mst_llwr_sm_state>.
INFO:Xst:1799 - State llwr_sngl is never reached in FSM <mst_llwr_sm_state>.
    Found finite state machine <FSM_3> for signal <mst_llwr_sm_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | Bus2IP_Reset (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | llwr_idle                                      |
    | Power Up State     | llwr_idle                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <disp_sm_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | Bus2IP_Reset (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | disp_idle                                      |
    | Power Up State     | disp_idle                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <n0703> created at line 903.
    Found 16-bit adder for signal <disp_row_wr_count[15]_GND_178_o_add_179_OUT> created at line 1084.
    Found 32-bit adder for signal <disp_wr_addr[31]_GND_178_o_add_182_OUT> created at line 1087.
    Found 7-bit adder for signal <disp_col_wr_count[6]_GND_178_o_add_183_OUT> created at line 1088.
    Found 32-bit adder for signal <disp_wr_addr[31]_GND_178_o_add_178_OUT> created at line 1082.
    Found 1-bit 4-to-1 multiplexer for signal <mst_cmd_sm_state[1]_GND_178_o_Mux_116_o> created at line 686.
    Found 1-bit 4-to-1 multiplexer for signal <mst_cmd_sm_state[1]_GND_178_o_Mux_117_o> created at line 686.
    Found 1-bit 13-to-1 multiplexer for signal <LED_O[7]_GND_178_o_MUX_781_o> created at line 345.
    Found 1-bit 13-to-1 multiplexer for signal <LED_O[7]_GND_178_o_MUX_795_o> created at line 345.
    Found 1-bit 13-to-1 multiplexer for signal <LED_O[7]_GND_178_o_MUX_809_o> created at line 345.
    Found 1-bit 13-to-1 multiplexer for signal <LED_O[7]_GND_178_o_MUX_823_o> created at line 345.
    Found 1-bit 13-to-1 multiplexer for signal <LED_O[7]_GND_178_o_MUX_837_o> created at line 345.
    Found 1-bit 14-to-1 multiplexer for signal <LED_O[7]_GND_178_o_MUX_851_o> created at line 345.
    Found 1-bit 14-to-1 multiplexer for signal <LED_O[7]_GND_178_o_MUX_865_o> created at line 345.
    Found 1-bit 14-to-1 multiplexer for signal <LED_O[7]_GND_178_o_MUX_879_o> created at line 345.
WARNING:Xst:737 - Found 1-bit latch for signal <LED_O<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED_O<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED_O<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED_O<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED_O<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED_O<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED_O<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED_O<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <n0480> created at line 903
    Found 7-bit comparator greater for signal <disp_col_wr_count[6]_GND_178_o_LessThan_165_o> created at line 1031
    Found 8-bit comparator greater for signal <n0524> created at line 1031
    Found 8-bit comparator greater for signal <n0528> created at line 1039
    Found 16-bit comparator greater for signal <disp_row_wr_count[15]_GND_178_o_LessThan_182_o> created at line 1086
    WARNING:Xst:2404 -  FFs/Latches <mst_cmd_sm_reset<0:0>> (without init value) have a constant value of 0 in block <user_logic>.
    WARNING:Xst:2404 -  FFs/Latches <mst_cmd_sm_rd_req<0:0>> (without init value) have a constant value of 0 in block <user_logic>.
    WARNING:Xst:2404 -  FFs/Latches <mst_cmd_sm_bus_lock<0:0>> (without init value) have a constant value of 0 in block <user_logic>.
    WARNING:Xst:2404 -  FFs/Latches <mst_cmd_sm_ip2bus_be<7:4>> (without init value) have a constant value of 0 in block <user_logic>.
    WARNING:Xst:2404 -  FFs/Latches <mst_cmd_sm_start_rd_llink<0:0>> (without init value) have a constant value of 0 in block <user_logic>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 416 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   5 Comparator(s).
	inferred 223 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <user_logic> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_3>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 32
        C_DEPTH = 128
        C_FAMILY = "nofamily"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <srl_fifo_rbu_f_3> synthesized.

Synthesizing Unit <cntr_incr_decr_addn_f_2>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
        C_SIZE = 8
        C_FAMILY = "nofamily"
    Found 8-bit register for signal <cnt_i>.
    Found 8-bit adder for signal <n0026> created at line 261.
    Found 8-bit adder for signal <cnt_i_p1> created at line 261.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <cntr_incr_decr_addn_f_2> synthesized.

Synthesizing Unit <dynshreg_f_3>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 128
        C_DWIDTH = 32
        C_FAMILY = "nofamily"
    Found 32-bit register for signal <INFERRED_GEN.data<1>>.
    Found 32-bit register for signal <INFERRED_GEN.data<2>>.
    Found 32-bit register for signal <INFERRED_GEN.data<3>>.
    Found 32-bit register for signal <INFERRED_GEN.data<4>>.
    Found 32-bit register for signal <INFERRED_GEN.data<5>>.
    Found 32-bit register for signal <INFERRED_GEN.data<6>>.
    Found 32-bit register for signal <INFERRED_GEN.data<7>>.
    Found 32-bit register for signal <INFERRED_GEN.data<8>>.
    Found 32-bit register for signal <INFERRED_GEN.data<9>>.
    Found 32-bit register for signal <INFERRED_GEN.data<10>>.
    Found 32-bit register for signal <INFERRED_GEN.data<11>>.
    Found 32-bit register for signal <INFERRED_GEN.data<12>>.
    Found 32-bit register for signal <INFERRED_GEN.data<13>>.
    Found 32-bit register for signal <INFERRED_GEN.data<14>>.
    Found 32-bit register for signal <INFERRED_GEN.data<15>>.
    Found 32-bit register for signal <INFERRED_GEN.data<16>>.
    Found 32-bit register for signal <INFERRED_GEN.data<17>>.
    Found 32-bit register for signal <INFERRED_GEN.data<18>>.
    Found 32-bit register for signal <INFERRED_GEN.data<19>>.
    Found 32-bit register for signal <INFERRED_GEN.data<20>>.
    Found 32-bit register for signal <INFERRED_GEN.data<21>>.
    Found 32-bit register for signal <INFERRED_GEN.data<22>>.
    Found 32-bit register for signal <INFERRED_GEN.data<23>>.
    Found 32-bit register for signal <INFERRED_GEN.data<24>>.
    Found 32-bit register for signal <INFERRED_GEN.data<25>>.
    Found 32-bit register for signal <INFERRED_GEN.data<26>>.
    Found 32-bit register for signal <INFERRED_GEN.data<27>>.
    Found 32-bit register for signal <INFERRED_GEN.data<28>>.
    Found 32-bit register for signal <INFERRED_GEN.data<29>>.
    Found 32-bit register for signal <INFERRED_GEN.data<30>>.
    Found 32-bit register for signal <INFERRED_GEN.data<31>>.
    Found 32-bit register for signal <INFERRED_GEN.data<32>>.
    Found 32-bit register for signal <INFERRED_GEN.data<33>>.
    Found 32-bit register for signal <INFERRED_GEN.data<34>>.
    Found 32-bit register for signal <INFERRED_GEN.data<35>>.
    Found 32-bit register for signal <INFERRED_GEN.data<36>>.
    Found 32-bit register for signal <INFERRED_GEN.data<37>>.
    Found 32-bit register for signal <INFERRED_GEN.data<38>>.
    Found 32-bit register for signal <INFERRED_GEN.data<39>>.
    Found 32-bit register for signal <INFERRED_GEN.data<40>>.
    Found 32-bit register for signal <INFERRED_GEN.data<41>>.
    Found 32-bit register for signal <INFERRED_GEN.data<42>>.
    Found 32-bit register for signal <INFERRED_GEN.data<43>>.
    Found 32-bit register for signal <INFERRED_GEN.data<44>>.
    Found 32-bit register for signal <INFERRED_GEN.data<45>>.
    Found 32-bit register for signal <INFERRED_GEN.data<46>>.
    Found 32-bit register for signal <INFERRED_GEN.data<47>>.
    Found 32-bit register for signal <INFERRED_GEN.data<48>>.
    Found 32-bit register for signal <INFERRED_GEN.data<49>>.
    Found 32-bit register for signal <INFERRED_GEN.data<50>>.
    Found 32-bit register for signal <INFERRED_GEN.data<51>>.
    Found 32-bit register for signal <INFERRED_GEN.data<52>>.
    Found 32-bit register for signal <INFERRED_GEN.data<53>>.
    Found 32-bit register for signal <INFERRED_GEN.data<54>>.
    Found 32-bit register for signal <INFERRED_GEN.data<55>>.
    Found 32-bit register for signal <INFERRED_GEN.data<56>>.
    Found 32-bit register for signal <INFERRED_GEN.data<57>>.
    Found 32-bit register for signal <INFERRED_GEN.data<58>>.
    Found 32-bit register for signal <INFERRED_GEN.data<59>>.
    Found 32-bit register for signal <INFERRED_GEN.data<60>>.
    Found 32-bit register for signal <INFERRED_GEN.data<61>>.
    Found 32-bit register for signal <INFERRED_GEN.data<62>>.
    Found 32-bit register for signal <INFERRED_GEN.data<63>>.
    Found 32-bit register for signal <INFERRED_GEN.data<64>>.
    Found 32-bit register for signal <INFERRED_GEN.data<65>>.
    Found 32-bit register for signal <INFERRED_GEN.data<66>>.
    Found 32-bit register for signal <INFERRED_GEN.data<67>>.
    Found 32-bit register for signal <INFERRED_GEN.data<68>>.
    Found 32-bit register for signal <INFERRED_GEN.data<69>>.
    Found 32-bit register for signal <INFERRED_GEN.data<70>>.
    Found 32-bit register for signal <INFERRED_GEN.data<71>>.
    Found 32-bit register for signal <INFERRED_GEN.data<72>>.
    Found 32-bit register for signal <INFERRED_GEN.data<73>>.
    Found 32-bit register for signal <INFERRED_GEN.data<74>>.
    Found 32-bit register for signal <INFERRED_GEN.data<75>>.
    Found 32-bit register for signal <INFERRED_GEN.data<76>>.
    Found 32-bit register for signal <INFERRED_GEN.data<77>>.
    Found 32-bit register for signal <INFERRED_GEN.data<78>>.
    Found 32-bit register for signal <INFERRED_GEN.data<79>>.
    Found 32-bit register for signal <INFERRED_GEN.data<80>>.
    Found 32-bit register for signal <INFERRED_GEN.data<81>>.
    Found 32-bit register for signal <INFERRED_GEN.data<82>>.
    Found 32-bit register for signal <INFERRED_GEN.data<83>>.
    Found 32-bit register for signal <INFERRED_GEN.data<84>>.
    Found 32-bit register for signal <INFERRED_GEN.data<85>>.
    Found 32-bit register for signal <INFERRED_GEN.data<86>>.
    Found 32-bit register for signal <INFERRED_GEN.data<87>>.
    Found 32-bit register for signal <INFERRED_GEN.data<88>>.
    Found 32-bit register for signal <INFERRED_GEN.data<89>>.
    Found 32-bit register for signal <INFERRED_GEN.data<90>>.
    Found 32-bit register for signal <INFERRED_GEN.data<91>>.
    Found 32-bit register for signal <INFERRED_GEN.data<92>>.
    Found 32-bit register for signal <INFERRED_GEN.data<93>>.
    Found 32-bit register for signal <INFERRED_GEN.data<94>>.
    Found 32-bit register for signal <INFERRED_GEN.data<95>>.
    Found 32-bit register for signal <INFERRED_GEN.data<96>>.
    Found 32-bit register for signal <INFERRED_GEN.data<97>>.
    Found 32-bit register for signal <INFERRED_GEN.data<98>>.
    Found 32-bit register for signal <INFERRED_GEN.data<99>>.
    Found 32-bit register for signal <INFERRED_GEN.data<100>>.
    Found 32-bit register for signal <INFERRED_GEN.data<101>>.
    Found 32-bit register for signal <INFERRED_GEN.data<102>>.
    Found 32-bit register for signal <INFERRED_GEN.data<103>>.
    Found 32-bit register for signal <INFERRED_GEN.data<104>>.
    Found 32-bit register for signal <INFERRED_GEN.data<105>>.
    Found 32-bit register for signal <INFERRED_GEN.data<106>>.
    Found 32-bit register for signal <INFERRED_GEN.data<107>>.
    Found 32-bit register for signal <INFERRED_GEN.data<108>>.
    Found 32-bit register for signal <INFERRED_GEN.data<109>>.
    Found 32-bit register for signal <INFERRED_GEN.data<110>>.
    Found 32-bit register for signal <INFERRED_GEN.data<111>>.
    Found 32-bit register for signal <INFERRED_GEN.data<112>>.
    Found 32-bit register for signal <INFERRED_GEN.data<113>>.
    Found 32-bit register for signal <INFERRED_GEN.data<114>>.
    Found 32-bit register for signal <INFERRED_GEN.data<115>>.
    Found 32-bit register for signal <INFERRED_GEN.data<116>>.
    Found 32-bit register for signal <INFERRED_GEN.data<117>>.
    Found 32-bit register for signal <INFERRED_GEN.data<118>>.
    Found 32-bit register for signal <INFERRED_GEN.data<119>>.
    Found 32-bit register for signal <INFERRED_GEN.data<120>>.
    Found 32-bit register for signal <INFERRED_GEN.data<121>>.
    Found 32-bit register for signal <INFERRED_GEN.data<122>>.
    Found 32-bit register for signal <INFERRED_GEN.data<123>>.
    Found 32-bit register for signal <INFERRED_GEN.data<124>>.
    Found 32-bit register for signal <INFERRED_GEN.data<125>>.
    Found 32-bit register for signal <INFERRED_GEN.data<126>>.
    Found 32-bit register for signal <INFERRED_GEN.data<127>>.
    Found 32-bit register for signal <INFERRED_GEN.data<0>>.
INFO:Xst:3019 - HDL ADVISOR - 4096 flip-flops were inferred for signal <INFERRED_GEN.data>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 32-bit 128-to-1 multiplexer for signal <Dout> created at line 367.
    Summary:
	inferred 4096 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dynshreg_f_3> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x4-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 22
 12-bit subtractor                                     : 1
 16-bit adder                                          : 5
 16-bit subtractor                                     : 2
 2-bit subtractor                                      : 1
 3-bit addsub                                          : 4
 32-bit adder                                          : 1
 33-bit subtractor                                     : 1
 4-bit adder                                           : 2
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 7-bit adder                                           : 1
 8-bit subtractor                                      : 2
# Registers                                            : 288
 1-bit register                                        : 196
 12-bit register                                       : 4
 16-bit register                                       : 6
 2-bit register                                        : 7
 20-bit register                                       : 1
 3-bit register                                        : 7
 32-bit register                                       : 17
 4-bit register                                        : 27
 6-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 20
# Latches                                              : 8
 1-bit latch                                           : 8
# Comparators                                          : 30
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 1
 3-bit comparator lessequal                            : 3
 32-bit comparator greater                             : 4
 32-bit comparator lessequal                           : 16
 7-bit comparator greater                              : 1
 8-bit comparator greater                              : 2
# Multiplexers                                         : 312
 1-bit 13-to-1 multiplexer                             : 5
 1-bit 14-to-1 multiplexer                             : 3
 1-bit 2-to-1 multiplexer                              : 224
 1-bit 4-to-1 multiplexer                              : 2
 12-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 48
 4-bit 2-to-1 multiplexer                              : 11
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 5
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <mst_reg_1<7:4>> (without init value) have a constant value of 0 in block <user_logic>.
WARNING:Xst:2404 -  FFs/Latches <disp_xfer_reg_len<19:7>> (without init value) have a constant value of 0 in block <user_logic>.

Synthesizing (advanced) Unit <axi_master_burst_cmd_status>.
The following registers are absorbed into counter <sig_tag_counter>: 1 register on signal <sig_tag_counter>.
Unit <axi_master_burst_cmd_status> synthesized (advanced).

Synthesizing (advanced) Unit <axi_master_burst_pcc>.
The following registers are absorbed into accumulator <sig_btt_cntr>: 1 register on signal <sig_btt_cntr>.
The following registers are absorbed into counter <sig_addr_cntr_msh>: 1 register on signal <sig_addr_cntr_msh>.
Unit <axi_master_burst_pcc> synthesized (advanced).

Synthesizing (advanced) Unit <axi_master_burst_rddata_cntl>.
The following registers are absorbed into counter <sig_dbeat_cntr>: 1 register on signal <sig_dbeat_cntr>.
The following registers are absorbed into counter <sig_addr_posted_cntr>: 1 register on signal <sig_addr_posted_cntr>.
Unit <axi_master_burst_rddata_cntl> synthesized (advanced).

Synthesizing (advanced) Unit <axi_master_burst_stbs_set>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sig_stbs_asserted<3:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 4-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("0000",tstrb_in)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sig_stbs_asserted> |          |
    -----------------------------------------------------------------------
Unit <axi_master_burst_stbs_set> synthesized (advanced).

Synthesizing (advanced) Unit <axi_master_burst_wr_status_cntl>.
The following registers are absorbed into counter <sig_wdc_statcnt>: 1 register on signal <sig_wdc_statcnt>.
The following registers are absorbed into counter <sig_addr_posted_cntr>: 1 register on signal <sig_addr_posted_cntr>.
Unit <axi_master_burst_wr_status_cntl> synthesized (advanced).

Synthesizing (advanced) Unit <axi_master_burst_wrdata_cntl>.
The following registers are absorbed into counter <sig_addr_posted_cntr>: 1 register on signal <sig_addr_posted_cntr>.
The following registers are absorbed into counter <sig_dbeat_cntr>: 1 register on signal <sig_dbeat_cntr>.
Unit <axi_master_burst_wrdata_cntl> synthesized (advanced).

Synthesizing (advanced) Unit <slave_attachment>.
The following registers are absorbed into counter <INCLUDE_DPHASE_TIMER.dpto_cnt>: 1 register on signal <INCLUDE_DPHASE_TIMER.dpto_cnt>.
Unit <slave_attachment> synthesized (advanced).
WARNING:Xst:2677 - Node <sig_input_dsa_reg_1> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_2> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_3> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_4> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_5> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_1> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_2> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_3> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_4> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_5> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_6> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_7> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_8> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_9> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_10> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_11> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_12> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_13> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_14> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_15> of sequential type is unconnected in block <axi_master_burst_pcc>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x4-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 12
 16-bit adder                                          : 3
 16-bit subtractor                                     : 1
 2-bit adder                                           : 1
 2-bit subtractor                                      : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
# Counters                                             : 9
 16-bit up counter                                     : 1
 3-bit updown counter                                  : 4
 4-bit up counter                                      : 2
 8-bit down counter                                    : 2
# Accumulators                                         : 1
 12-bit down loadable accumulator                      : 1
# Registers                                            : 1140
 Flip-Flops                                            : 1140
# Comparators                                          : 30
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 1
 3-bit comparator lessequal                            : 3
 32-bit comparator greater                             : 4
 32-bit comparator lessequal                           : 16
 7-bit comparator greater                              : 1
 8-bit comparator greater                              : 2
# Multiplexers                                         : 343
 1-bit 13-to-1 multiplexer                             : 5
 1-bit 14-to-1 multiplexer                             : 3
 1-bit 2-to-1 multiplexer                              : 261
 1-bit 4-to-1 multiplexer                              : 2
 12-bit 2-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 47
 4-bit 2-to-1 multiplexer                              : 11
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 5
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <disp_xfer_reg_len_2> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disp_xfer_reg_len_1> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disp_xfer_reg_len_0> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_3_7> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_3_6> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_3_5> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_3_4> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_3_3> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_3_2> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_3_1> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_3_0> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_2_7> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_2_6> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_2_5> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_2_4> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_2_3> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_2_2> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_2_1> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_2_0> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s_axi_bresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_rresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_xfer_len_reg_4> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_len_reg_5> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_len_reg_6> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_len_reg_7> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_halt_reg> has a constant value of 0 in block <axi_master_burst_rddata_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_halt_reg> has a constant value of 0 in block <axi_master_burst_wrdata_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_halt_reg> has a constant value of 0 in block <axi_master_burst_wr_status_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch sig_axi_por_reg1 hinder the constant cleaning in the block axi_master_burst_reset.
   You should achieve better results by setting this init to 1.
INFO:Xst:2261 - The FF/Latch <mst_llrd_sm_state> in Unit <user_logic> is equivalent to the following FF/Latch, which will be removed : <mst_llrd_sm_dst_rdy> 
INFO:Xst:2261 - The FF/Latch <disp_xfer_reg_len_3> in Unit <user_logic> is equivalent to the following 2 FFs/Latches, which will be removed : <disp_xfer_reg_len_4> <disp_xfer_reg_len_5> 
INFO:Xst:2261 - The FF/Latch <sig_coelsc_cmd_cmplt_reg> in Unit <axi_master_burst_rddata_cntl> is equivalent to the following FF/Latch, which will be removed : <sig_coelsc_reg_full> 
INFO:Xst:2261 - The FF/Latch <ce_out_i_0> in Unit <address_decoder> is equivalent to the following FF/Latch, which will be removed : <cs_out_i_0> 
WARNING:Xst:2677 - Node <sig_ls_addr_cntr_0> of sequential type is unconnected in block <axi_master_burst_rddata_cntl>.
WARNING:Xst:2677 - Node <sig_ls_addr_cntr_1> of sequential type is unconnected in block <axi_master_burst_rddata_cntl>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <disparity_out_0/USER_LOGIC_I/FSM_2> on signal <mst_cmd_sm_state[1:2]> with sequential encoding.
-------------------------------
 State             | Encoding
-------------------------------
 cmd_idle          | 00
 cmd_run           | 01
 cmd_wait_for_data | 11
 cmd_done          | 10
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <disparity_out_0/USER_LOGIC_I/FSM_3> on signal <mst_llwr_sm_state[1:2]> with sequential encoding.
---------------------------------
 State               | Encoding
---------------------------------
 llwr_idle           | 00
 llwr_sngl_init      | unreached
 llwr_sngl           | unreached
 llwr_brst_init      | 01
 llwr_brst           | 10
 llwr_brst_last_beat | 11
---------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <disparity_out_0/USER_LOGIC_I/FSM_4> on signal <disp_sm_state[1:2]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 disp_idle | 00
 disp_init | 01
 disp_go   | 10
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <disparity_out_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_0> on signal <state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 sm_idle  | 00
 sm_read  | 01
 sm_write | 10
 sm_resp  | 11
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/FSM_1> on signal <sig_pcc_sm_state[1:3]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 init              | 000
 wait_for_cmd      | 001
 calc_1            | 010
 calc_2            | 011
 wait_on_xfer_push | 100
 chk_if_done       | 101
 error_trap        | 110
-------------------------------
WARNING:Xst:1710 - FF/Latch <mst_cmd_sm_xfer_length_0> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_1> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_2> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_7> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_8> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_9> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_10> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_11> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mst_llrd_sm_state> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_addr_cntr_incr_imreg_7> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_imreg_8> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_imreg_9> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_imreg_10> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_imreg_11> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_imreg_12> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_imreg_13> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_imreg_14> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_imreg_15> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <mst_cmd_sm_xfer_length_3> in Unit <user_logic> is equivalent to the following 2 FFs/Latches, which will be removed : <mst_cmd_sm_xfer_length_4> <mst_cmd_sm_xfer_length_5> 

Optimizing unit <system_disparity_out_0_wrapper> ...

Optimizing unit <disparity_out> ...

Optimizing unit <user_logic> ...
WARNING:Xst:1293 - FF/Latch <mst_llwr_byte_cnt_0> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mst_llwr_byte_cnt_1> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <slave_attachment> ...

Optimizing unit <address_decoder> ...

Optimizing unit <axi_master_burst_rd_wr_cntlr> ...

Optimizing unit <axi_master_burst_pcc> ...

Optimizing unit <axi_master_burst_strb_gen_1> ...

Optimizing unit <axi_master_burst_addr_cntl> ...

Optimizing unit <axi_master_burst_rddata_cntl> ...

Optimizing unit <axi_master_burst_rd_status_cntl> ...

Optimizing unit <axi_master_burst_skid_buf> ...

Optimizing unit <axi_master_burst_wrdata_cntl> ...

Optimizing unit <axi_master_burst_wr_status_cntl> ...

Optimizing unit <axi_master_burst_fifo_1> ...

Optimizing unit <srl_fifo_rbu_f_1> ...

Optimizing unit <axi_master_burst_fifo_2> ...

Optimizing unit <srl_fifo_rbu_f_2> ...

Optimizing unit <axi_master_burst_skid2mm_buf> ...

Optimizing unit <axi_master_burst_reset> ...

Optimizing unit <axi_master_burst_cmd_status> ...

Optimizing unit <axi_master_burst_rd_llink> ...

Optimizing unit <axi_master_burst_wr_llink> ...

Optimizing unit <soft_reset> ...
WARNING:Xst:1293 - FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_LLINK_ADAPTER/sig_allow_rd_requests> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_LLINK_ADAPTER/sig_llink_busy> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_0> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_1> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_2> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_7> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_8> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_9> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_10> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_11> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_be_0> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_be_1> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_be_2> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_be_3> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mstrd_req> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_stop_request> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/mst_cmd_sm_set_timeout> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_burst_reg_1> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_size_reg_2> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_size_reg_0> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_len_reg_7> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_len_reg_6> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_len_reg_5> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_len_reg_4> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_cmd_cmplt_reg> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_ld_new_cmd_reg> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_mvalid_stop_reg> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_sready_stop_reg> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_stop_request> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_mvalid_stop_reg> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_sready_stop_reg> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_doing_read_reg> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_rd_addr_valid_reg> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/sig_doing_read_reg> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <disparity_out_0/USER_LOGIC_I/mst_llwr_sm_sof> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_11> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_10> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_9> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_8> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_7> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_6> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_5> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_4> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_3> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_2> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_1> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_0> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_dre_eof_reg> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_dsa_reg_0> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_drr_reg> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_drr_reg> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_dsa_reg_0> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_tag_reg_3> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_tag_reg_2> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_tag_reg_1> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_tag_reg_0> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_first_dbeat> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_okay_reg> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_last_strb_reg_3> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_last_strb_reg_2> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_last_strb_reg_1> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_last_strb_reg_0> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_strt_strb_reg_3> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_strt_strb_reg_2> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_strt_strb_reg_1> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_strt_strb_reg_0> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_tag_reg_3> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_tag_reg_2> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_tag_reg_1> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_tag_reg_0> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_rd_sts_okay_reg> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_3> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_2> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_1> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_0> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_reg_out_3> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_reg_out_2> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_reg_out_1> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_reg_out_0> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_skid_reg_3> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_skid_reg_2> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_skid_reg_1> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_skid_reg_0> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_sstrb_stop_mask_3> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_sstrb_stop_mask_2> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_sstrb_stop_mask_1> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_sstrb_stop_mask_0> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_reg_out_3> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_reg_out_2> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_reg_out_1> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_reg_out_0> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_31> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_30> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_29> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_28> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_27> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_26> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_25> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_24> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_23> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_22> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_21> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_20> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_19> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_18> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_17> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_16> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_15> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_14> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_13> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_12> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_11> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_10> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_9> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_8> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_7> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_6> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_5> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_4> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_3> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_2> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_1> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_0> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_skid_reg_3> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_skid_reg_2> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_skid_reg_1> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_skid_reg_0> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_31> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_30> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_29> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_28> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_27> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_26> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_25> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_24> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_23> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_22> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_21> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_20> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_19> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_18> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_17> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_16> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_15> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_14> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_13> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_12> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_11> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_10> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_9> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_8> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_7> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_6> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_5> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_4> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_3> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_2> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_1> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_0> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_sstrb_stop_mask_3> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_sstrb_stop_mask_2> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_sstrb_stop_mask_1> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_sstrb_stop_mask_0> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_ls_addr_cntr_1> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_ls_addr_cntr_0> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_wr_xfer_cmplt> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_ld_nxt_len> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_7> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_6> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_5> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_4> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_3> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_2> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_1> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_0> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg_3> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg_2> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg_1> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg_0> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_coelsc_okay_reg> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_LLINK_ADAPTER/sig_stream_sof> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full> is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_last_dbeat> is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_sequential_reg> is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_eof_reg> is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_last_skid_reg> is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_last_reg_out> is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:1293 - FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_slverr_reg> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_decerr_reg> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_interr_reg> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_calc_error_reg> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_dqual_reg_full> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_rd_sts_slverr_reg> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_dbeat_cntr_7> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_dbeat_cntr_6> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_dbeat_cntr_5> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_dbeat_cntr_4> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_dbeat_cntr_3> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_dbeat_cntr_2> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_dbeat_cntr_1> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_dbeat_cntr_0> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_dqual_reg_empty> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_LLINK_ADAPTER/sig_rd_error_reg> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_LLINK_ADAPTER/sig_rd_discontinue> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_rd_sts_reg_empty> is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_2> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_1> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_0> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:2677 - Node <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg> of sequential type is unconnected in block <system_disparity_out_0_wrapper>.
WARNING:Xst:1293 - FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_adjusted_addr_incr_reg_2> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_finish_addr_offset_reg_0> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_finish_addr_offset_reg_1> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg_0> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg_1> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_cntr_0> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_cntr_1> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_cntr_2> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/disp_row_wr_count_9> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/disp_row_wr_count_10> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/disp_row_wr_count_11> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/disp_row_wr_count_12> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/disp_row_wr_count_13> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/disp_row_wr_count_14> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/disp_row_wr_count_15> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/disp_col_wr_count_5> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/disp_col_wr_count_6> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_wdc_statcnt_2> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dbeat_cntr_4> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dbeat_cntr_5> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dbeat_cntr_6> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dbeat_cntr_7> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_len_eq_0_reg> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_addr_cntr_incr_imreg_0> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_addr_cntr_incr_imreg_1> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_addr_cntr_incr_imreg_2> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_predict_addr_lsh_imreg_0> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_predict_addr_lsh_imreg_1> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_predict_addr_lsh_imreg_2> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_addr_cntr_lsh_0> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_addr_cntr_lsh_1> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_addr_cntr_lsh_2> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_adjusted_addr_incr_reg_0> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_adjusted_addr_incr_reg_1> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/mst_llwr_byte_cnt_19> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/mst_llwr_byte_cnt_20> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/mst_llwr_byte_cnt_21> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/mst_llwr_byte_cnt_22> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/mst_llwr_byte_cnt_23> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/mst_llwr_byte_cnt_24> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/mst_llwr_byte_cnt_25> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/mst_llwr_byte_cnt_26> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/mst_llwr_byte_cnt_27> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/mst_llwr_byte_cnt_28> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/mst_llwr_byte_cnt_29> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/mst_llwr_byte_cnt_30> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/mst_cmd_sm_ip2bus_addr_5> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/mst_cmd_sm_ip2bus_addr_4> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/mst_cmd_sm_ip2bus_addr_2> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/mst_cmd_sm_ip2bus_addr_0> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/mst_cmd_sm_ip2bus_addr_1> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/disp_wr_addr_0> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/disp_wr_addr_1> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/disp_wr_addr_2> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/disp_wr_addr_4> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/disp_wr_addr_5> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/mst_llwr_byte_cnt_7> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/mst_llwr_byte_cnt_8> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/mst_llwr_byte_cnt_9> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/mst_llwr_byte_cnt_10> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/mst_llwr_byte_cnt_11> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/mst_llwr_byte_cnt_12> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/mst_llwr_byte_cnt_13> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/mst_llwr_byte_cnt_14> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/mst_llwr_byte_cnt_15> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/mst_llwr_byte_cnt_16> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/mst_llwr_byte_cnt_17> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/USER_LOGIC_I/mst_llwr_byte_cnt_18> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_addr_5> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_addr_4> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_addr_2> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_addr_1> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_addr_0> (without init value) has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_addr_reg_0> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_addr_reg_1> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_addr_reg_0> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_addr_reg_1> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_addr_reg_2> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_addr_reg_0> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_addr_reg_1> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_addr_reg_2> has a constant value of 0 in block <system_disparity_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg_2> is unconnected in block <system_disparity_out_0_wrapper>.
INFO:Xst:2261 - The FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_inhibit_rdy_n> in Unit <system_disparity_out_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n> 
INFO:Xst:2261 - The FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_end_strb_reg_3> in Unit <system_disparity_out_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_end_strb_reg_2> <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_end_strb_reg_1> <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_end_strb_reg_0> 
INFO:Xst:2261 - The FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_strt_strb_imreg_3> in Unit <system_disparity_out_0_wrapper> is equivalent to the following 7 FFs/Latches, which will be removed : <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_strt_strb_imreg_2> <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_strt_strb_imreg_1> <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_strt_strb_imreg_0> <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_end_strb_imreg_3> <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_end_strb_imreg_2> <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_end_strb_imreg_1> <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_end_strb_imreg_0> 
INFO:Xst:2261 - The FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_eof_reg> in Unit <system_disparity_out_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_burst_type_reg> 
INFO:Xst:2261 - The FF/Latch <disparity_out_0/USER_LOGIC_I/disp_wr_addr_6> in Unit <system_disparity_out_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <disparity_out_0/USER_LOGIC_I/disp_col_wr_count_0> 
INFO:Xst:2261 - The FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_strt_strb_reg_3> in Unit <system_disparity_out_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_strt_strb_reg_2> <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_strt_strb_reg_1> <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_strt_strb_reg_0> 
INFO:Xst:2261 - The FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_strb_reg_out_3> in Unit <system_disparity_out_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_strb_reg_out_2> <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_strb_reg_out_1> <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_strb_reg_out_0> 
INFO:Xst:2261 - The FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done> in Unit <system_disparity_out_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_init_done> 
INFO:Xst:2261 - The FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_last_strb_reg_3> in Unit <system_disparity_out_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_last_strb_reg_2> <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_last_strb_reg_1> <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_last_strb_reg_0> 
INFO:Xst:2261 - The FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_5> in Unit <system_disparity_out_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <disparity_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_4> <disparity_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_3> 
INFO:Xst:2261 - The FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_reset_reg> in Unit <system_disparity_out_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_reset_reg> <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg> <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_init_reg> <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_reset_reg> 
INFO:Xst:2261 - The FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_size_reg_1> in Unit <system_disparity_out_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_addr_reg_full> 
INFO:Xst:2261 - The FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_strt_strb_reg_3> in Unit <system_disparity_out_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_strt_strb_reg_2> <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_strt_strb_reg_1> <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_strt_strb_reg_0> 
INFO:Xst:2261 - The FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mstwr_req> in Unit <system_disparity_out_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <disparity_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_full_reg> 
INFO:Xst:2261 - The FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_strb_skid_reg_3> in Unit <system_disparity_out_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_strb_skid_reg_2> <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_strb_skid_reg_1> <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_strb_skid_reg_0> 
INFO:Xst:2261 - The FF/Latch <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2> in Unit <system_disparity_out_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_disparity_out_0_wrapper, actual ratio is 5.
FlipFlop disparity_out_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg has been replicated 1 time(s)
FlipFlop disparity_out_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_doing_write_reg has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 821
 Flip-Flops                                            : 821

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_disparity_out_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1177
#      GND                         : 1
#      INV                         : 13
#      LUT1                        : 19
#      LUT2                        : 51
#      LUT3                        : 109
#      LUT4                        : 295
#      LUT5                        : 174
#      LUT6                        : 277
#      MUXCY                       : 112
#      MUXCY_L                     : 6
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 114
# FlipFlops/Latches                : 829
#      FD                          : 133
#      FDE                         : 157
#      FDR                         : 103
#      FDRE                        : 422
#      FDS                         : 6
#      LD                          : 8
# Shift Registers                  : 9
#      SRLC16E                     : 9
# Others                           : 1
#      async_fifo_32_256           : 1
PACKER Warning: Lut disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/Eqn_011 is driving XOR and other loads hence can not be packed with the XOR/Carry. This would result in an extra LUT for a feedthrough.

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             829  out of  54576     1%  
 Number of Slice LUTs:                  947  out of  27288     3%  
    Number used as Logic:               938  out of  27288     3%  
    Number used as Memory:                9  out of   6408     0%  
       Number used as SRL:                9

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1178
   Number with an unused Flip Flop:     349  out of   1178    29%  
   Number with an unused LUT:           231  out of   1178    19%  
   Number of fully used LUT-FF pairs:   598  out of   1178    50%  
   Number of unique control sets:        52

IO Utilization: 
 Number of IOs:                         390
 Number of bonded IOBs:                   0  out of    218     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                   | Clock buffer(FF name)                                                            | Load  |
---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------+
S_AXI_ACLK                                                                                                     | NONE(disparity_out_0/USER_LOGIC_I/disp_sm_state_FSM_FFd1)                        | 390   |
disparity_out_0/USER_LOGIC_I/SW_I[3]_SW_I[3]_OR_223_o(disparity_out_0/USER_LOGIC_I/SW_I[3]_SW_I[3]_OR_223_o1:O)| NONE(*)(disparity_out_0/USER_LOGIC_I/LED_O_0)                                    | 8     |
DISP_CLK_I                                                                                                     | NONE(disparity_out_0/USER_LOGIC_I/disp_wr_en)                                    | 1     |
m_axi_aclk                                                                                                     | NONE(disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/sig_doing_write_reg)| 439   |
---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.289ns (Maximum Frequency: 159.004MHz)
   Minimum input arrival time before clock: 4.340ns
   Maximum output required time after clock: 4.028ns
   Maximum combinational path delay: 2.378ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'S_AXI_ACLK'
  Clock period: 5.709ns (frequency: 175.151MHz)
  Total number of paths / destination ports: 18478 / 925
-------------------------------------------------------------------------
Delay:               5.709ns (Levels of Logic = 5)
  Source:            disparity_out_0/USER_LOGIC_I/disp_row_wr_count_8 (FF)
  Destination:       disparity_out_0/USER_LOGIC_I/disp_row_wr_count_8 (FF)
  Source Clock:      S_AXI_ACLK rising
  Destination Clock: S_AXI_ACLK rising

  Data Path: disparity_out_0/USER_LOGIC_I/disp_row_wr_count_8 to disparity_out_0/USER_LOGIC_I/disp_row_wr_count_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.943  disparity_out_0/USER_LOGIC_I/disp_row_wr_count_8 (disparity_out_0/USER_LOGIC_I/disp_row_wr_count_8)
     LUT3:I0->O            3   0.205   0.651  disparity_out_0/USER_LOGIC_I/disp_row_wr_count[15]_GND_178_o_LessThan_182_o11_SW0 (N4)
     LUT6:I5->O           17   0.205   1.028  disparity_out_0/USER_LOGIC_I/disp_row_wr_count[15]_GND_178_o_LessThan_182_o11_2 (disparity_out_0/USER_LOGIC_I/disp_row_wr_count[15]_GND_178_o_LessThan_182_o11_1)
     LUT6:I5->O            4   0.205   0.684  disparity_out_0/USER_LOGIC_I/disp_col_wr_count[6]_disp_row_wr_count[15]_AND_330_o1 (disparity_out_0/USER_LOGIC_I/disp_col_wr_count[6]_disp_row_wr_count[15]_AND_330_o)
     LUT5:I4->O            9   0.205   0.830  disparity_out_0/USER_LOGIC_I/_n0928_inv1_rstpot (disparity_out_0/USER_LOGIC_I/_n0928_inv1_rstpot)
     LUT6:I5->O            1   0.205   0.000  disparity_out_0/USER_LOGIC_I/disp_row_wr_count_0_dpot (disparity_out_0/USER_LOGIC_I/disp_row_wr_count_0_dpot)
     FDRE:D                    0.102          disparity_out_0/USER_LOGIC_I/disp_row_wr_count_0
    ----------------------------------------
    Total                      5.709ns (1.574ns logic, 4.135ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm_axi_aclk'
  Clock period: 6.289ns (frequency: 159.004MHz)
  Total number of paths / destination ports: 8201 / 865
-------------------------------------------------------------------------
Delay:               6.289ns (Levels of Logic = 5)
  Source:            disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_posted_to_axi (FF)
  Destination:       disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dqual_reg_empty (FF)
  Source Clock:      m_axi_aclk rising
  Destination Clock: m_axi_aclk rising

  Data Path: disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_posted_to_axi to disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dqual_reg_empty
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   1.089  disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_posted_to_axi (disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_posted_to_axi)
     LUT6:I1->O            6   0.203   0.745  disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_addr_posted_cntr_eq_0_sig_apc_going2zero_OR_151_o1 (disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_addr_posted_cntr_eq_0_sig_apc_going2zero_OR_151_o)
     LUT6:I5->O           13   0.205   0.933  disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_good_mmap_dbeat1 (disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_good_mmap_dbeat)
     LUT5:I4->O           20   0.205   1.093  disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_push_dqual_reg3 (disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/sig_wdc2pcc_cmd_ready)
     LUT6:I5->O           10   0.205   0.857  disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_clr_dqual_reg1 (disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_clr_dqual_reg)
     LUT4:I3->O            1   0.205   0.000  disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dqual_reg_empty_rstpot (disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dqual_reg_empty_rstpot)
     FD:D                      0.102          disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dqual_reg_empty
    ----------------------------------------
    Total                      6.289ns (1.572ns logic, 4.717ns route)
                                       (25.0% logic, 75.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 1412 / 709
-------------------------------------------------------------------------
Offset:              4.340ns (Levels of Logic = 3)
  Source:            disparity_out_0/USER_LOGIC_I/DISP_FIFO:rd_data_count<6> (PAD)
  Destination:       disparity_out_0/USER_LOGIC_I/disp_xfer_reg_len_6 (FF)
  Destination Clock: S_AXI_ACLK rising

  Data Path: disparity_out_0/USER_LOGIC_I/DISP_FIFO:rd_data_count<6> to disparity_out_0/USER_LOGIC_I/disp_xfer_reg_len_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    async_fifo_32_256:rd_data_count<6>    4   0.000   0.912  disparity_out_0/USER_LOGIC_I/DISP_FIFO (disparity_out_0/USER_LOGIC_I/disp_rd_data_count<6>)
     LUT3:I0->O            3   0.205   0.898  disparity_out_0/USER_LOGIC_I/n052411 (disparity_out_0/USER_LOGIC_I/n05241)
     LUT5:I1->O            2   0.203   0.981  disparity_out_0/USER_LOGIC_I/n052811 (disparity_out_0/USER_LOGIC_I/n0528)
     LUT6:I0->O            2   0.203   0.616  disparity_out_0/USER_LOGIC_I/_n0887_inv1 (disparity_out_0/USER_LOGIC_I/_n0887_inv)
     FDE:CE                    0.322          disparity_out_0/USER_LOGIC_I/disp_xfer_reg_len_3
    ----------------------------------------
    Total                      4.340ns (0.933ns logic, 3.407ns route)
                                       (21.5% logic, 78.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'disparity_out_0/USER_LOGIC_I/SW_I[3]_SW_I[3]_OR_223_o'
  Total number of paths / destination ports: 147 / 8
-------------------------------------------------------------------------
Offset:              2.274ns (Levels of Logic = 3)
  Source:            disparity_out_0/USER_LOGIC_I/DISP_FIFO:dout<4> (PAD)
  Destination:       disparity_out_0/USER_LOGIC_I/LED_O_4 (LATCH)
  Destination Clock: disparity_out_0/USER_LOGIC_I/SW_I[3]_SW_I[3]_OR_223_o falling

  Data Path: disparity_out_0/USER_LOGIC_I/DISP_FIFO:dout<4> to disparity_out_0/USER_LOGIC_I/LED_O_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    async_fifo_32_256:dout<4>    3   0.000   0.879  disparity_out_0/USER_LOGIC_I/DISP_FIFO (disparity_out_0/ipif_ip2bus_mstwr_d<4>)
     LUT6:I3->O            1   0.205   0.808  disparity_out_0/USER_LOGIC_I/Mmux_LED_O[7]_GND_178_o_MUX_823_o_7 (disparity_out_0/USER_LOGIC_I/Mmux_LED_O[7]_GND_178_o_MUX_823_o_7)
     LUT4:I1->O            1   0.205   0.000  disparity_out_0/USER_LOGIC_I/SW_I<3>41_G (N82)
     MUXF7:I1->O           1   0.140   0.000  disparity_out_0/USER_LOGIC_I/SW_I<3>41 (disparity_out_0/USER_LOGIC_I/LED_O[7]_GND_178_o_MUX_823_o)
     LD:D                      0.037          disparity_out_0/USER_LOGIC_I/LED_O_4
    ----------------------------------------
    Total                      2.274ns (0.587ns logic, 1.687ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DISP_CLK_I'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.808ns (Levels of Logic = 1)
  Source:            S_AXI_ARESETN (PAD)
  Destination:       disparity_out_0/USER_LOGIC_I/disp_wr_en (FF)
  Destination Clock: DISP_CLK_I rising

  Data Path: S_AXI_ARESETN to disparity_out_0/USER_LOGIC_I/disp_wr_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          294   0.203   2.070  disparity_out_0/SOFT_RESET_I/Reset2IP_Reset1 (disparity_out_0/USER_LOGIC_I/Bus2IP_Resetn_inv)
     FDR:R                     0.430          disparity_out_0/USER_LOGIC_I/disp_wr_en
    ----------------------------------------
    Total                      2.808ns (0.738ns logic, 2.070ns route)
                                       (26.3% logic, 73.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm_axi_aclk'
  Total number of paths / destination ports: 153 / 151
-------------------------------------------------------------------------
Offset:              2.454ns (Levels of Logic = 5)
  Source:            m_axi_bvalid (PAD)
  Destination:       disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full (FF)
  Destination Clock: m_axi_aclk rising

  Data Path: m_axi_bvalid to disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            3   0.205   0.650  disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.sig_wr_fifo1 (disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.sig_wr_fifo)
     MUXCY_L:CI->LO        1   0.019   0.000  disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I (disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.cry<1>)
     MUXCY_L:CI->LO        1   0.019   0.000  disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I (disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.cry<2>)
     XORCY:CI->O           2   0.180   0.845  disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I (disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/addr_i_p1<2>)
     LUT3:I0->O            1   0.205   0.000  disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/fifo_full_p1<2>1 (disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/fifo_full_p1)
     FDR:D                     0.102          disparity_out_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full
    ----------------------------------------
    Total                      2.454ns (0.959ns logic, 1.496ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 83 / 41
-------------------------------------------------------------------------
Offset:              4.028ns (Levels of Logic = 1)
  Source:            disparity_out_0/SOFT_RESET_I/RESET_FLOPS[7].RST_FLOPS (FF)
  Destination:       disparity_out_0/USER_LOGIC_I/DISP_FIFO:rst (PAD)
  Source Clock:      S_AXI_ACLK rising

  Data Path: disparity_out_0/SOFT_RESET_I/RESET_FLOPS[7].RST_FLOPS to disparity_out_0/USER_LOGIC_I/DISP_FIFO:rst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             33   0.447   1.306  disparity_out_0/SOFT_RESET_I/RESET_FLOPS[7].RST_FLOPS (disparity_out_0/SOFT_RESET_I/flop_q_chain<8>)
     LUT2:I1->O          294   0.205   2.070  disparity_out_0/SOFT_RESET_I/Reset2IP_Reset1 (disparity_out_0/USER_LOGIC_I/Bus2IP_Resetn_inv)
    async_fifo_32_256:rst        0.000          disparity_out_0/USER_LOGIC_I/DISP_FIFO
    ----------------------------------------
    Total                      4.028ns (0.652ns logic, 3.376ns route)
                                       (16.2% logic, 83.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm_axi_aclk'
  Total number of paths / destination ports: 115 / 112
-------------------------------------------------------------------------
Offset:              2.555ns (Levels of Logic = 1)
  Source:            disparity_out_0/AXI_MASTER_BURST_I/I_WR_LLINK_ADAPTER/sig_llink_busy (FF)
  Destination:       disparity_out_0/USER_LOGIC_I/DISP_FIFO:rd_en (PAD)
  Source Clock:      m_axi_aclk rising

  Data Path: disparity_out_0/AXI_MASTER_BURST_I/I_WR_LLINK_ADAPTER/sig_llink_busy to disparity_out_0/USER_LOGIC_I/DISP_FIFO:rd_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.447   1.326  disparity_out_0/AXI_MASTER_BURST_I/I_WR_LLINK_ADAPTER/sig_llink_busy (disparity_out_0/AXI_MASTER_BURST_I/I_WR_LLINK_ADAPTER/sig_llink_busy)
     LUT5:I0->O            1   0.203   0.579  disparity_out_0/USER_LOGIC_I/disp_rd_en1 (disparity_out_0/USER_LOGIC_I/disp_rd_en)
    async_fifo_32_256:rd_en        0.000          disparity_out_0/USER_LOGIC_I/DISP_FIFO
    ----------------------------------------
    Total                      2.555ns (0.650ns logic, 1.905ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'disparity_out_0/USER_LOGIC_I/SW_I[3]_SW_I[3]_OR_223_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.498ns (Levels of Logic = 0)
  Source:            disparity_out_0/USER_LOGIC_I/LED_O_7 (LATCH)
  Destination:       LED_O<7> (PAD)
  Source Clock:      disparity_out_0/USER_LOGIC_I/SW_I[3]_SW_I[3]_OR_223_o falling

  Data Path: disparity_out_0/USER_LOGIC_I/LED_O_7 to LED_O<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               0   0.498   0.000  disparity_out_0/USER_LOGIC_I/LED_O_7 (disparity_out_0/USER_LOGIC_I/LED_O_7)
    ----------------------------------------
    Total                      0.498ns (0.498ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DISP_CLK_I'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.026ns (Levels of Logic = 0)
  Source:            disparity_out_0/USER_LOGIC_I/disp_wr_en (FF)
  Destination:       disparity_out_0/USER_LOGIC_I/DISP_FIFO:wr_en (PAD)
  Source Clock:      DISP_CLK_I rising

  Data Path: disparity_out_0/USER_LOGIC_I/disp_wr_en to disparity_out_0/USER_LOGIC_I/DISP_FIFO:wr_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  disparity_out_0/USER_LOGIC_I/disp_wr_en (disparity_out_0/USER_LOGIC_I/disp_wr_en)
    async_fifo_32_256:wr_en        0.000          disparity_out_0/USER_LOGIC_I/DISP_FIFO
    ----------------------------------------
    Total                      1.026ns (0.447ns logic, 0.579ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 47 / 37
-------------------------------------------------------------------------
Delay:               2.378ns (Levels of Logic = 1)
  Source:            S_AXI_ARESETN (PAD)
  Destination:       disparity_out_0/USER_LOGIC_I/DISP_FIFO:rst (PAD)

  Data Path: S_AXI_ARESETN to disparity_out_0/USER_LOGIC_I/DISP_FIFO:rst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          294   0.203   2.070  disparity_out_0/SOFT_RESET_I/Reset2IP_Reset1 (disparity_out_0/USER_LOGIC_I/Bus2IP_Resetn_inv)
    async_fifo_32_256:rst        0.000          disparity_out_0/USER_LOGIC_I/DISP_FIFO
    ----------------------------------------
    Total                      2.378ns (0.308ns logic, 2.070ns route)
                                       (13.0% logic, 87.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock DISP_CLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
S_AXI_ACLK     |    4.458|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock S_AXI_ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
S_AXI_ACLK     |    5.709|         |         |         |
m_axi_aclk     |    3.900|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock disparity_out_0/USER_LOGIC_I/SW_I[3]_SW_I[3]_OR_223_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DISP_CLK_I     |         |         |    2.054|         |
S_AXI_ACLK     |         |         |    3.611|         |
m_axi_aclk     |         |         |    3.685|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m_axi_aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
S_AXI_ACLK     |    3.434|         |         |         |
m_axi_aclk     |    6.289|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 53.00 secs
Total CPU time to Xst completion: 53.09 secs
 
--> 

Total memory usage is 339964 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  461 (   0 filtered)
Number of infos    :   82 (   0 filtered)

