
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007154  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00407154  00407154  00017154  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d8  20400000  0040715c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000330  204009d8  00407b38  000209d8  2**3
                  ALLOC
  4 .stack        00002000  20400d08  00407e68  000209d8  2**0
                  ALLOC
  5 .heap         00000200  20402d08  00409e68  000209d8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020a06  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001a269  00000000  00000000  00020a5f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003bc2  00000000  00000000  0003acc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00005f5d  00000000  00000000  0003e88a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000009b0  00000000  00000000  000447e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000a58  00000000  00000000  00045197  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00021e1f  00000000  00000000  00045bef  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000fba1  00000000  00000000  00067a0e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000904b9  00000000  00000000  000775af  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002164  00000000  00000000  00107a68  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	08 2d 40 20 a1 12 40 00 9d 12 40 00 9d 12 40 00     .-@ ..@...@...@.
  400010:	9d 12 40 00 9d 12 40 00 9d 12 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	9d 12 40 00 9d 12 40 00 00 00 00 00 9d 12 40 00     ..@...@.......@.
  40003c:	9d 12 40 00 9d 12 40 00 9d 12 40 00 9d 12 40 00     ..@...@...@...@.
  40004c:	8d 17 40 00 9d 12 40 00 9d 12 40 00 9d 12 40 00     ..@...@...@...@.
  40005c:	9d 12 40 00 9d 12 40 00 00 00 00 00 01 0e 40 00     ..@...@.......@.
  40006c:	15 0e 40 00 29 0e 40 00 9d 12 40 00 9d 12 40 00     ..@.).@...@...@.
  40007c:	9d 12 40 00 3d 0e 40 00 51 0e 40 00 9d 12 40 00     ..@.=.@.Q.@...@.
  40008c:	9d 12 40 00 9d 12 40 00 9d 12 40 00 9d 12 40 00     ..@...@...@...@.
  40009c:	a1 17 40 00 9d 12 40 00 9d 12 40 00 9d 12 40 00     ..@...@...@...@.
  4000ac:	9d 12 40 00 9d 12 40 00 9d 12 40 00 9d 12 40 00     ..@...@...@...@.
  4000bc:	9d 12 40 00 9d 12 40 00 9d 12 40 00 9d 12 40 00     ..@...@...@...@.
  4000cc:	9d 12 40 00 00 00 00 00 9d 12 40 00 00 00 00 00     ..@.......@.....
  4000dc:	9d 12 40 00 9d 12 40 00 9d 12 40 00 9d 12 40 00     ..@...@...@...@.
  4000ec:	9d 12 40 00 9d 12 40 00 9d 12 40 00 9d 12 40 00     ..@...@...@...@.
  4000fc:	9d 12 40 00 9d 12 40 00 9d 12 40 00 9d 12 40 00     ..@...@...@...@.
  40010c:	9d 12 40 00 9d 12 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 9d 12 40 00 9d 12 40 00 9d 12 40 00     ......@...@...@.
  40012c:	9d 12 40 00 9d 12 40 00 00 00 00 00 9d 12 40 00     ..@...@.......@.
  40013c:	9d 12 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d8 	.word	0x204009d8
  40015c:	00000000 	.word	0x00000000
  400160:	0040715c 	.word	0x0040715c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040715c 	.word	0x0040715c
  4001a0:	204009dc 	.word	0x204009dc
  4001a4:	0040715c 	.word	0x0040715c
  4001a8:	00000000 	.word	0x00000000

004001ac <rtt_init>:
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4001ac:	4b03      	ldr	r3, [pc, #12]	; (4001bc <rtt_init+0x10>)
  4001ae:	681b      	ldr	r3, [r3, #0]
  4001b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  4001b4:	4319      	orrs	r1, r3
  4001b6:	6001      	str	r1, [r0, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
}
  4001b8:	2000      	movs	r0, #0
  4001ba:	4770      	bx	lr
  4001bc:	204009f4 	.word	0x204009f4

004001c0 <rtt_sel_source>:
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
	if(is_rtc_sel) {
  4001c0:	b941      	cbnz	r1, 4001d4 <rtt_sel_source+0x14>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  4001c2:	4a09      	ldr	r2, [pc, #36]	; (4001e8 <rtt_sel_source+0x28>)
  4001c4:	6813      	ldr	r3, [r2, #0]
  4001c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  4001ca:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001cc:	6802      	ldr	r2, [r0, #0]
  4001ce:	4313      	orrs	r3, r2
  4001d0:	6003      	str	r3, [r0, #0]
  4001d2:	4770      	bx	lr
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  4001d4:	4a04      	ldr	r2, [pc, #16]	; (4001e8 <rtt_sel_source+0x28>)
  4001d6:	6813      	ldr	r3, [r2, #0]
  4001d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4001dc:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001de:	6802      	ldr	r2, [r0, #0]
  4001e0:	4313      	orrs	r3, r2
  4001e2:	6003      	str	r3, [r0, #0]
  4001e4:	4770      	bx	lr
  4001e6:	bf00      	nop
  4001e8:	204009f4 	.word	0x204009f4

004001ec <rtt_disable_interrupt>:
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp = 0;

	temp = p_rtt->RTT_MR;
  4001ec:	6803      	ldr	r3, [r0, #0]
	temp &= (~ul_sources);
  4001ee:	ea23 0101 	bic.w	r1, r3, r1
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4001f2:	4b02      	ldr	r3, [pc, #8]	; (4001fc <rtt_disable_interrupt+0x10>)
  4001f4:	681b      	ldr	r3, [r3, #0]
  4001f6:	4319      	orrs	r1, r3
#endif
	p_rtt->RTT_MR = temp;
  4001f8:	6001      	str	r1, [r0, #0]
  4001fa:	4770      	bx	lr
  4001fc:	204009f4 	.word	0x204009f4

00400200 <rtt_read_timer_value>:
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
	uint32_t rtt_val = p_rtt->RTT_VR;
  400200:	6882      	ldr	r2, [r0, #8]

	while (rtt_val != p_rtt->RTT_VR) {
  400202:	6883      	ldr	r3, [r0, #8]
  400204:	429a      	cmp	r2, r3
  400206:	d003      	beq.n	400210 <rtt_read_timer_value+0x10>
		rtt_val = p_rtt->RTT_VR;
  400208:	6882      	ldr	r2, [r0, #8]
	while (rtt_val != p_rtt->RTT_VR) {
  40020a:	6883      	ldr	r3, [r0, #8]
  40020c:	4293      	cmp	r3, r2
  40020e:	d1fb      	bne.n	400208 <rtt_read_timer_value+0x8>
	}

	return rtt_val;
}
  400210:	4618      	mov	r0, r3
  400212:	4770      	bx	lr

00400214 <rtt_get_status>:
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
	return p_rtt->RTT_SR;
  400214:	68c0      	ldr	r0, [r0, #12]
}
  400216:	4770      	bx	lr

00400218 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400218:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  40021a:	4b07      	ldr	r3, [pc, #28]	; (400238 <spi_enable_clock+0x20>)
  40021c:	4298      	cmp	r0, r3
  40021e:	d003      	beq.n	400228 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  400220:	4b06      	ldr	r3, [pc, #24]	; (40023c <spi_enable_clock+0x24>)
  400222:	4298      	cmp	r0, r3
  400224:	d004      	beq.n	400230 <spi_enable_clock+0x18>
  400226:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400228:	2015      	movs	r0, #21
  40022a:	4b05      	ldr	r3, [pc, #20]	; (400240 <spi_enable_clock+0x28>)
  40022c:	4798      	blx	r3
  40022e:	bd08      	pop	{r3, pc}
  400230:	202a      	movs	r0, #42	; 0x2a
  400232:	4b03      	ldr	r3, [pc, #12]	; (400240 <spi_enable_clock+0x28>)
  400234:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  400236:	e7f6      	b.n	400226 <spi_enable_clock+0xe>
  400238:	40008000 	.word	0x40008000
  40023c:	40058000 	.word	0x40058000
  400240:	00400f85 	.word	0x00400f85

00400244 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  400244:	6843      	ldr	r3, [r0, #4]
  400246:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  40024a:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  40024c:	6843      	ldr	r3, [r0, #4]
  40024e:	0409      	lsls	r1, r1, #16
  400250:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  400254:	4319      	orrs	r1, r3
  400256:	6041      	str	r1, [r0, #4]
  400258:	4770      	bx	lr

0040025a <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  40025a:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  40025c:	f643 2499 	movw	r4, #15001	; 0x3a99
  400260:	6905      	ldr	r5, [r0, #16]
  400262:	f015 0f02 	tst.w	r5, #2
  400266:	d103      	bne.n	400270 <spi_write+0x16>
		if (!timeout--) {
  400268:	3c01      	subs	r4, #1
  40026a:	d1f9      	bne.n	400260 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  40026c:	2001      	movs	r0, #1
  40026e:	e00c      	b.n	40028a <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400270:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400272:	f014 0f02 	tst.w	r4, #2
  400276:	d006      	beq.n	400286 <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  400278:	0412      	lsls	r2, r2, #16
  40027a:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  40027e:	4311      	orrs	r1, r2
		if (uc_last) {
  400280:	b10b      	cbz	r3, 400286 <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  400282:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  400286:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  400288:	2000      	movs	r0, #0
}
  40028a:	bc30      	pop	{r4, r5}
  40028c:	4770      	bx	lr

0040028e <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  40028e:	b932      	cbnz	r2, 40029e <spi_set_clock_polarity+0x10>
  400290:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400294:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400296:	f023 0301 	bic.w	r3, r3, #1
  40029a:	6303      	str	r3, [r0, #48]	; 0x30
  40029c:	4770      	bx	lr
  40029e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4002a2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002a4:	f043 0301 	orr.w	r3, r3, #1
  4002a8:	6303      	str	r3, [r0, #48]	; 0x30
  4002aa:	4770      	bx	lr

004002ac <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  4002ac:	b932      	cbnz	r2, 4002bc <spi_set_clock_phase+0x10>
  4002ae:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  4002b2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002b4:	f023 0302 	bic.w	r3, r3, #2
  4002b8:	6303      	str	r3, [r0, #48]	; 0x30
  4002ba:	4770      	bx	lr
  4002bc:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4002c0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002c2:	f043 0302 	orr.w	r3, r3, #2
  4002c6:	6303      	str	r3, [r0, #48]	; 0x30
  4002c8:	4770      	bx	lr

004002ca <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  4002ca:	2a04      	cmp	r2, #4
  4002cc:	d003      	beq.n	4002d6 <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  4002ce:	b16a      	cbz	r2, 4002ec <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4002d0:	2a08      	cmp	r2, #8
  4002d2:	d016      	beq.n	400302 <spi_configure_cs_behavior+0x38>
  4002d4:	4770      	bx	lr
  4002d6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4002da:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002dc:	f023 0308 	bic.w	r3, r3, #8
  4002e0:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  4002e2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002e4:	f043 0304 	orr.w	r3, r3, #4
  4002e8:	6303      	str	r3, [r0, #48]	; 0x30
  4002ea:	4770      	bx	lr
  4002ec:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4002f0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002f2:	f023 0308 	bic.w	r3, r3, #8
  4002f6:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  4002f8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002fa:	f023 0304 	bic.w	r3, r3, #4
  4002fe:	6303      	str	r3, [r0, #48]	; 0x30
  400300:	4770      	bx	lr
  400302:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  400306:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400308:	f043 0308 	orr.w	r3, r3, #8
  40030c:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  40030e:	e7e1      	b.n	4002d4 <spi_configure_cs_behavior+0xa>

00400310 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400310:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  400314:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400316:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  40031a:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  40031c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40031e:	431a      	orrs	r2, r3
  400320:	630a      	str	r2, [r1, #48]	; 0x30
  400322:	4770      	bx	lr

00400324 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  400324:	1e43      	subs	r3, r0, #1
  400326:	4419      	add	r1, r3
  400328:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  40032c:	1e43      	subs	r3, r0, #1
  40032e:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  400330:	bf94      	ite	ls
  400332:	b200      	sxthls	r0, r0
		return -1;
  400334:	f04f 30ff 	movhi.w	r0, #4294967295
}
  400338:	4770      	bx	lr

0040033a <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  40033a:	b17a      	cbz	r2, 40035c <spi_set_baudrate_div+0x22>
{
  40033c:	b410      	push	{r4}
  40033e:	4614      	mov	r4, r2
  400340:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  400344:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400346:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  40034a:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  40034c:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  40034e:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  400352:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  400354:	2000      	movs	r0, #0
}
  400356:	f85d 4b04 	ldr.w	r4, [sp], #4
  40035a:	4770      	bx	lr
        return -1;
  40035c:	f04f 30ff 	mov.w	r0, #4294967295
  400360:	4770      	bx	lr

00400362 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400362:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400364:	0189      	lsls	r1, r1, #6
  400366:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400368:	2402      	movs	r4, #2
  40036a:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  40036c:	f04f 31ff 	mov.w	r1, #4294967295
  400370:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400372:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400374:	605a      	str	r2, [r3, #4]
}
  400376:	f85d 4b04 	ldr.w	r4, [sp], #4
  40037a:	4770      	bx	lr

0040037c <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  40037c:	0189      	lsls	r1, r1, #6
  40037e:	2305      	movs	r3, #5
  400380:	5043      	str	r3, [r0, r1]
  400382:	4770      	bx	lr

00400384 <tc_stop>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
  400384:	0189      	lsls	r1, r1, #6
  400386:	2302      	movs	r3, #2
  400388:	5043      	str	r3, [r0, r1]
  40038a:	4770      	bx	lr

0040038c <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  40038c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400390:	61ca      	str	r2, [r1, #28]
  400392:	4770      	bx	lr

00400394 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400394:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400398:	624a      	str	r2, [r1, #36]	; 0x24
  40039a:	4770      	bx	lr

0040039c <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40039c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  4003a0:	6a08      	ldr	r0, [r1, #32]
}
  4003a2:	4770      	bx	lr

004003a4 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4003a4:	b4f0      	push	{r4, r5, r6, r7}
  4003a6:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4003a8:	2402      	movs	r4, #2
  4003aa:	9401      	str	r4, [sp, #4]
  4003ac:	2408      	movs	r4, #8
  4003ae:	9402      	str	r4, [sp, #8]
  4003b0:	2420      	movs	r4, #32
  4003b2:	9403      	str	r4, [sp, #12]
  4003b4:	2480      	movs	r4, #128	; 0x80
  4003b6:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  4003b8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4003ba:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4003bc:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  4003be:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  4003c2:	d814      	bhi.n	4003ee <tc_find_mck_divisor+0x4a>
  4003c4:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  4003c6:	42a0      	cmp	r0, r4
  4003c8:	d217      	bcs.n	4003fa <tc_find_mck_divisor+0x56>
  4003ca:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  4003cc:	af01      	add	r7, sp, #4
  4003ce:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  4003d2:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  4003d6:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  4003d8:	4284      	cmp	r4, r0
  4003da:	d30a      	bcc.n	4003f2 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  4003dc:	4286      	cmp	r6, r0
  4003de:	d90d      	bls.n	4003fc <tc_find_mck_divisor+0x58>
			ul_index++) {
  4003e0:	3501      	adds	r5, #1
	for (ul_index = 0;
  4003e2:	2d05      	cmp	r5, #5
  4003e4:	d1f3      	bne.n	4003ce <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  4003e6:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  4003e8:	b006      	add	sp, #24
  4003ea:	bcf0      	pop	{r4, r5, r6, r7}
  4003ec:	4770      	bx	lr
			return 0;
  4003ee:	2000      	movs	r0, #0
  4003f0:	e7fa      	b.n	4003e8 <tc_find_mck_divisor+0x44>
  4003f2:	2000      	movs	r0, #0
  4003f4:	e7f8      	b.n	4003e8 <tc_find_mck_divisor+0x44>
	return 1;
  4003f6:	2001      	movs	r0, #1
  4003f8:	e7f6      	b.n	4003e8 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  4003fa:	2500      	movs	r5, #0
	if (p_uldiv) {
  4003fc:	b12a      	cbz	r2, 40040a <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  4003fe:	a906      	add	r1, sp, #24
  400400:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400404:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400408:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  40040a:	2b00      	cmp	r3, #0
  40040c:	d0f3      	beq.n	4003f6 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  40040e:	601d      	str	r5, [r3, #0]
	return 1;
  400410:	2001      	movs	r0, #1
  400412:	e7e9      	b.n	4003e8 <tc_find_mck_divisor+0x44>

00400414 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  400414:	4b01      	ldr	r3, [pc, #4]	; (40041c <gfx_mono_set_framebuffer+0x8>)
  400416:	6018      	str	r0, [r3, #0]
  400418:	4770      	bx	lr
  40041a:	bf00      	nop
  40041c:	204009f8 	.word	0x204009f8

00400420 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  400420:	4b02      	ldr	r3, [pc, #8]	; (40042c <gfx_mono_framebuffer_put_byte+0xc>)
  400422:	681b      	ldr	r3, [r3, #0]
  400424:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  400428:	5442      	strb	r2, [r0, r1]
  40042a:	4770      	bx	lr
  40042c:	204009f8 	.word	0x204009f8

00400430 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400430:	4b02      	ldr	r3, [pc, #8]	; (40043c <gfx_mono_framebuffer_get_byte+0xc>)
  400432:	681b      	ldr	r3, [r3, #0]
  400434:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  400438:	5c40      	ldrb	r0, [r0, r1]
  40043a:	4770      	bx	lr
  40043c:	204009f8 	.word	0x204009f8

00400440 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  400440:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  400444:	1884      	adds	r4, r0, r2
  400446:	2c80      	cmp	r4, #128	; 0x80
  400448:	dd02      	ble.n	400450 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  40044a:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  40044e:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  400450:	b322      	cbz	r2, 40049c <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  400452:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  400454:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  400458:	2601      	movs	r6, #1
  40045a:	fa06 f101 	lsl.w	r1, r6, r1
  40045e:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  400460:	2b01      	cmp	r3, #1
  400462:	d01d      	beq.n	4004a0 <gfx_mono_generic_draw_horizontal_line+0x60>
  400464:	2b00      	cmp	r3, #0
  400466:	d035      	beq.n	4004d4 <gfx_mono_generic_draw_horizontal_line+0x94>
  400468:	2b02      	cmp	r3, #2
  40046a:	d117      	bne.n	40049c <gfx_mono_generic_draw_horizontal_line+0x5c>
  40046c:	3801      	subs	r0, #1
  40046e:	b2c7      	uxtb	r7, r0
  400470:	19d4      	adds	r4, r2, r7
  400472:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  400474:	f8df a090 	ldr.w	sl, [pc, #144]	; 400508 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  400478:	f04f 0900 	mov.w	r9, #0
  40047c:	f8df 808c 	ldr.w	r8, [pc, #140]	; 40050c <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400480:	4621      	mov	r1, r4
  400482:	4628      	mov	r0, r5
  400484:	47d0      	blx	sl
			temp ^= pixelmask;
  400486:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40048a:	464b      	mov	r3, r9
  40048c:	b2d2      	uxtb	r2, r2
  40048e:	4621      	mov	r1, r4
  400490:	4628      	mov	r0, r5
  400492:	47c0      	blx	r8
  400494:	3c01      	subs	r4, #1
  400496:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400498:	42bc      	cmp	r4, r7
  40049a:	d1f1      	bne.n	400480 <gfx_mono_generic_draw_horizontal_line+0x40>
  40049c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4004a0:	3801      	subs	r0, #1
  4004a2:	b2c7      	uxtb	r7, r0
  4004a4:	19d4      	adds	r4, r2, r7
  4004a6:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4004a8:	f8df a05c 	ldr.w	sl, [pc, #92]	; 400508 <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  4004ac:	f04f 0900 	mov.w	r9, #0
  4004b0:	f8df 8058 	ldr.w	r8, [pc, #88]	; 40050c <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4004b4:	4621      	mov	r1, r4
  4004b6:	4628      	mov	r0, r5
  4004b8:	47d0      	blx	sl
			temp |= pixelmask;
  4004ba:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4004be:	464b      	mov	r3, r9
  4004c0:	b2d2      	uxtb	r2, r2
  4004c2:	4621      	mov	r1, r4
  4004c4:	4628      	mov	r0, r5
  4004c6:	47c0      	blx	r8
  4004c8:	3c01      	subs	r4, #1
  4004ca:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4004cc:	42bc      	cmp	r4, r7
  4004ce:	d1f1      	bne.n	4004b4 <gfx_mono_generic_draw_horizontal_line+0x74>
  4004d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4004d4:	3801      	subs	r0, #1
  4004d6:	b2c7      	uxtb	r7, r0
  4004d8:	19d4      	adds	r4, r2, r7
  4004da:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4004dc:	f8df 8028 	ldr.w	r8, [pc, #40]	; 400508 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  4004e0:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  4004e2:	f8df 9028 	ldr.w	r9, [pc, #40]	; 40050c <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4004e6:	4621      	mov	r1, r4
  4004e8:	4628      	mov	r0, r5
  4004ea:	47c0      	blx	r8
			temp &= ~pixelmask;
  4004ec:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4004f0:	2300      	movs	r3, #0
  4004f2:	b2d2      	uxtb	r2, r2
  4004f4:	4621      	mov	r1, r4
  4004f6:	4628      	mov	r0, r5
  4004f8:	47c8      	blx	r9
  4004fa:	3c01      	subs	r4, #1
  4004fc:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4004fe:	42bc      	cmp	r4, r7
  400500:	d1f1      	bne.n	4004e6 <gfx_mono_generic_draw_horizontal_line+0xa6>
  400502:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400506:	bf00      	nop
  400508:	00400741 	.word	0x00400741
  40050c:	0040063d 	.word	0x0040063d

00400510 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  400510:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400514:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  400518:	b18b      	cbz	r3, 40053e <gfx_mono_generic_draw_filled_rect+0x2e>
  40051a:	461c      	mov	r4, r3
  40051c:	4690      	mov	r8, r2
  40051e:	4606      	mov	r6, r0
  400520:	1e4d      	subs	r5, r1, #1
  400522:	b2ed      	uxtb	r5, r5
  400524:	442c      	add	r4, r5
  400526:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  400528:	f8df 9018 	ldr.w	r9, [pc, #24]	; 400544 <gfx_mono_generic_draw_filled_rect+0x34>
  40052c:	463b      	mov	r3, r7
  40052e:	4642      	mov	r2, r8
  400530:	4621      	mov	r1, r4
  400532:	4630      	mov	r0, r6
  400534:	47c8      	blx	r9
  400536:	3c01      	subs	r4, #1
  400538:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  40053a:	42ac      	cmp	r4, r5
  40053c:	d1f6      	bne.n	40052c <gfx_mono_generic_draw_filled_rect+0x1c>
  40053e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400542:	bf00      	nop
  400544:	00400441 	.word	0x00400441

00400548 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  400548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40054c:	b083      	sub	sp, #12
  40054e:	4604      	mov	r4, r0
  400550:	4688      	mov	r8, r1
  400552:	4691      	mov	r9, r2
  400554:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  400556:	7a5b      	ldrb	r3, [r3, #9]
  400558:	f89b 2008 	ldrb.w	r2, [fp, #8]
  40055c:	2100      	movs	r1, #0
  40055e:	9100      	str	r1, [sp, #0]
  400560:	4649      	mov	r1, r9
  400562:	4640      	mov	r0, r8
  400564:	4d21      	ldr	r5, [pc, #132]	; (4005ec <gfx_mono_draw_char+0xa4>)
  400566:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  400568:	f89b 3000 	ldrb.w	r3, [fp]
  40056c:	b113      	cbz	r3, 400574 <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  40056e:	b003      	add	sp, #12
  400570:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  400574:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400578:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  40057a:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  40057e:	bf18      	it	ne
  400580:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  400582:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  400586:	f89b 700a 	ldrb.w	r7, [fp, #10]
  40058a:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  40058c:	fb17 f70a 	smulbb	r7, r7, sl
  400590:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  400594:	f8db 3004 	ldr.w	r3, [fp, #4]
  400598:	fa13 f787 	uxtah	r7, r3, r7
  40059c:	e01f      	b.n	4005de <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  40059e:	0064      	lsls	r4, r4, #1
  4005a0:	b2e4      	uxtb	r4, r4
  4005a2:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  4005a4:	b2eb      	uxtb	r3, r5
  4005a6:	429e      	cmp	r6, r3
  4005a8:	d910      	bls.n	4005cc <gfx_mono_draw_char+0x84>
  4005aa:	b2eb      	uxtb	r3, r5
  4005ac:	eb08 0003 	add.w	r0, r8, r3
  4005b0:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  4005b2:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  4005b6:	bf08      	it	eq
  4005b8:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  4005bc:	f014 0f80 	tst.w	r4, #128	; 0x80
  4005c0:	d0ed      	beq.n	40059e <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  4005c2:	2201      	movs	r2, #1
  4005c4:	4649      	mov	r1, r9
  4005c6:	4b0a      	ldr	r3, [pc, #40]	; (4005f0 <gfx_mono_draw_char+0xa8>)
  4005c8:	4798      	blx	r3
  4005ca:	e7e8      	b.n	40059e <gfx_mono_draw_char+0x56>
		inc_y += 1;
  4005cc:	f109 0901 	add.w	r9, r9, #1
  4005d0:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  4005d4:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  4005d8:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  4005dc:	d0c7      	beq.n	40056e <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  4005de:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  4005e2:	2e00      	cmp	r6, #0
  4005e4:	d0f2      	beq.n	4005cc <gfx_mono_draw_char+0x84>
  4005e6:	2500      	movs	r5, #0
  4005e8:	462c      	mov	r4, r5
  4005ea:	e7de      	b.n	4005aa <gfx_mono_draw_char+0x62>
  4005ec:	00400511 	.word	0x00400511
  4005f0:	004006dd 	.word	0x004006dd

004005f4 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  4005f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4005f8:	4604      	mov	r4, r0
  4005fa:	4690      	mov	r8, r2
  4005fc:	461d      	mov	r5, r3
  4005fe:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  400600:	4f0d      	ldr	r7, [pc, #52]	; (400638 <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  400602:	460e      	mov	r6, r1
  400604:	e008      	b.n	400618 <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  400606:	7a6a      	ldrb	r2, [r5, #9]
  400608:	3201      	adds	r2, #1
  40060a:	4442      	add	r2, r8
  40060c:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  400610:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  400612:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  400616:	b16b      	cbz	r3, 400634 <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  400618:	7820      	ldrb	r0, [r4, #0]
  40061a:	280a      	cmp	r0, #10
  40061c:	d0f3      	beq.n	400606 <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  40061e:	280d      	cmp	r0, #13
  400620:	d0f7      	beq.n	400612 <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  400622:	462b      	mov	r3, r5
  400624:	4642      	mov	r2, r8
  400626:	4649      	mov	r1, r9
  400628:	47b8      	blx	r7
			x += font->width;
  40062a:	7a2b      	ldrb	r3, [r5, #8]
  40062c:	4499      	add	r9, r3
  40062e:	fa5f f989 	uxtb.w	r9, r9
  400632:	e7ee      	b.n	400612 <gfx_mono_draw_string+0x1e>
}
  400634:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400638:	00400549 	.word	0x00400549

0040063c <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  40063c:	b570      	push	{r4, r5, r6, lr}
  40063e:	4604      	mov	r4, r0
  400640:	460d      	mov	r5, r1
  400642:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  400644:	b91b      	cbnz	r3, 40064e <gfx_mono_ssd1306_put_byte+0x12>
  400646:	4b0d      	ldr	r3, [pc, #52]	; (40067c <gfx_mono_ssd1306_put_byte+0x40>)
  400648:	4798      	blx	r3
  40064a:	42b0      	cmp	r0, r6
  40064c:	d015      	beq.n	40067a <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  40064e:	4632      	mov	r2, r6
  400650:	4629      	mov	r1, r5
  400652:	4620      	mov	r0, r4
  400654:	4b0a      	ldr	r3, [pc, #40]	; (400680 <gfx_mono_ssd1306_put_byte+0x44>)
  400656:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  400658:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  40065c:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  400660:	4c08      	ldr	r4, [pc, #32]	; (400684 <gfx_mono_ssd1306_put_byte+0x48>)
  400662:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  400664:	f3c5 1002 	ubfx	r0, r5, #4, #3
  400668:	f040 0010 	orr.w	r0, r0, #16
  40066c:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  40066e:	f005 000f 	and.w	r0, r5, #15
  400672:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  400674:	4630      	mov	r0, r6
  400676:	4b04      	ldr	r3, [pc, #16]	; (400688 <gfx_mono_ssd1306_put_byte+0x4c>)
  400678:	4798      	blx	r3
  40067a:	bd70      	pop	{r4, r5, r6, pc}
  40067c:	00400431 	.word	0x00400431
  400680:	00400421 	.word	0x00400421
  400684:	0040074d 	.word	0x0040074d
  400688:	0040096d 	.word	0x0040096d

0040068c <gfx_mono_ssd1306_init>:
{
  40068c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  400690:	480d      	ldr	r0, [pc, #52]	; (4006c8 <gfx_mono_ssd1306_init+0x3c>)
  400692:	4b0e      	ldr	r3, [pc, #56]	; (4006cc <gfx_mono_ssd1306_init+0x40>)
  400694:	4798      	blx	r3
	ssd1306_init();
  400696:	4b0e      	ldr	r3, [pc, #56]	; (4006d0 <gfx_mono_ssd1306_init+0x44>)
  400698:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  40069a:	2040      	movs	r0, #64	; 0x40
  40069c:	4b0d      	ldr	r3, [pc, #52]	; (4006d4 <gfx_mono_ssd1306_init+0x48>)
  40069e:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4006a0:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4006a2:	f04f 0801 	mov.w	r8, #1
  4006a6:	462f      	mov	r7, r5
  4006a8:	4e0b      	ldr	r6, [pc, #44]	; (4006d8 <gfx_mono_ssd1306_init+0x4c>)
{
  4006aa:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4006ac:	4643      	mov	r3, r8
  4006ae:	463a      	mov	r2, r7
  4006b0:	b2e1      	uxtb	r1, r4
  4006b2:	4628      	mov	r0, r5
  4006b4:	47b0      	blx	r6
  4006b6:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  4006b8:	2c80      	cmp	r4, #128	; 0x80
  4006ba:	d1f7      	bne.n	4006ac <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4006bc:	3501      	adds	r5, #1
  4006be:	b2ed      	uxtb	r5, r5
  4006c0:	2d04      	cmp	r5, #4
  4006c2:	d1f2      	bne.n	4006aa <gfx_mono_ssd1306_init+0x1e>
  4006c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4006c8:	204009fc 	.word	0x204009fc
  4006cc:	00400415 	.word	0x00400415
  4006d0:	0040078d 	.word	0x0040078d
  4006d4:	0040074d 	.word	0x0040074d
  4006d8:	0040063d 	.word	0x0040063d

004006dc <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  4006dc:	09c3      	lsrs	r3, r0, #7
  4006de:	d12a      	bne.n	400736 <gfx_mono_ssd1306_draw_pixel+0x5a>
  4006e0:	291f      	cmp	r1, #31
  4006e2:	d828      	bhi.n	400736 <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  4006e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4006e8:	4614      	mov	r4, r2
  4006ea:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  4006ec:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  4006ee:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  4006f2:	2201      	movs	r2, #1
  4006f4:	fa02 f701 	lsl.w	r7, r2, r1
  4006f8:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  4006fc:	4601      	mov	r1, r0
  4006fe:	4630      	mov	r0, r6
  400700:	4b0d      	ldr	r3, [pc, #52]	; (400738 <gfx_mono_ssd1306_draw_pixel+0x5c>)
  400702:	4798      	blx	r3
  400704:	4602      	mov	r2, r0
	switch (color) {
  400706:	2c01      	cmp	r4, #1
  400708:	d009      	beq.n	40071e <gfx_mono_ssd1306_draw_pixel+0x42>
  40070a:	b164      	cbz	r4, 400726 <gfx_mono_ssd1306_draw_pixel+0x4a>
  40070c:	2c02      	cmp	r4, #2
  40070e:	d00e      	beq.n	40072e <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  400710:	2300      	movs	r3, #0
  400712:	4629      	mov	r1, r5
  400714:	4630      	mov	r0, r6
  400716:	4c09      	ldr	r4, [pc, #36]	; (40073c <gfx_mono_ssd1306_draw_pixel+0x60>)
  400718:	47a0      	blx	r4
  40071a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  40071e:	ea48 0200 	orr.w	r2, r8, r0
  400722:	b2d2      	uxtb	r2, r2
		break;
  400724:	e7f4      	b.n	400710 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  400726:	ea20 0207 	bic.w	r2, r0, r7
  40072a:	b2d2      	uxtb	r2, r2
		break;
  40072c:	e7f0      	b.n	400710 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  40072e:	ea88 0200 	eor.w	r2, r8, r0
  400732:	b2d2      	uxtb	r2, r2
		break;
  400734:	e7ec      	b.n	400710 <gfx_mono_ssd1306_draw_pixel+0x34>
  400736:	4770      	bx	lr
  400738:	00400431 	.word	0x00400431
  40073c:	0040063d 	.word	0x0040063d

00400740 <gfx_mono_ssd1306_get_byte>:
{
  400740:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  400742:	4b01      	ldr	r3, [pc, #4]	; (400748 <gfx_mono_ssd1306_get_byte+0x8>)
  400744:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  400746:	bd08      	pop	{r3, pc}
  400748:	00400431 	.word	0x00400431

0040074c <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  40074c:	b538      	push	{r3, r4, r5, lr}
  40074e:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400750:	2208      	movs	r2, #8
  400752:	4b09      	ldr	r3, [pc, #36]	; (400778 <ssd1306_write_command+0x2c>)
  400754:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400756:	4c09      	ldr	r4, [pc, #36]	; (40077c <ssd1306_write_command+0x30>)
  400758:	2101      	movs	r1, #1
  40075a:	4620      	mov	r0, r4
  40075c:	4b08      	ldr	r3, [pc, #32]	; (400780 <ssd1306_write_command+0x34>)
  40075e:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  400760:	2301      	movs	r3, #1
  400762:	461a      	mov	r2, r3
  400764:	4629      	mov	r1, r5
  400766:	4620      	mov	r0, r4
  400768:	4c06      	ldr	r4, [pc, #24]	; (400784 <ssd1306_write_command+0x38>)
  40076a:	47a0      	blx	r4
	delay_us(10);
  40076c:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400770:	4b05      	ldr	r3, [pc, #20]	; (400788 <ssd1306_write_command+0x3c>)
  400772:	4798      	blx	r3
  400774:	bd38      	pop	{r3, r4, r5, pc}
  400776:	bf00      	nop
  400778:	400e1000 	.word	0x400e1000
  40077c:	40008000 	.word	0x40008000
  400780:	00400245 	.word	0x00400245
  400784:	0040025b 	.word	0x0040025b
  400788:	20400001 	.word	0x20400001

0040078c <ssd1306_init>:
{
  40078c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400790:	4d66      	ldr	r5, [pc, #408]	; (40092c <ssd1306_init+0x1a0>)
  400792:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  400796:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400798:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40079c:	4b64      	ldr	r3, [pc, #400]	; (400930 <ssd1306_init+0x1a4>)
  40079e:	2708      	movs	r7, #8
  4007a0:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4007a2:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4007a6:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4007a8:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  4007ac:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  4007ae:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4007b0:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4007b4:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  4007b6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  4007ba:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4007bc:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  4007be:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  4007c2:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  4007c4:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4007c6:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4007ca:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4007cc:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4007ce:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4007d2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4007d4:	f022 0208 	bic.w	r2, r2, #8
  4007d8:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4007da:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4007dc:	f022 0208 	bic.w	r2, r2, #8
  4007e0:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  4007e2:	601f      	str	r7, [r3, #0]
  4007e4:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4007e6:	631f      	str	r7, [r3, #48]	; 0x30
  4007e8:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4007ea:	f8df 817c 	ldr.w	r8, [pc, #380]	; 400968 <ssd1306_init+0x1dc>
  4007ee:	2300      	movs	r3, #0
  4007f0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4007f4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4007f8:	4640      	mov	r0, r8
  4007fa:	4c4e      	ldr	r4, [pc, #312]	; (400934 <ssd1306_init+0x1a8>)
  4007fc:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4007fe:	2300      	movs	r3, #0
  400800:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400804:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400808:	4640      	mov	r0, r8
  40080a:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  40080c:	2300      	movs	r3, #0
  40080e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400812:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400816:	4640      	mov	r0, r8
  400818:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  40081a:	2300      	movs	r3, #0
  40081c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400820:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400824:	4640      	mov	r0, r8
  400826:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400828:	2300      	movs	r3, #0
  40082a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40082e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400832:	4640      	mov	r0, r8
  400834:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400836:	2300      	movs	r3, #0
  400838:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40083c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400840:	4640      	mov	r0, r8
  400842:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400844:	4c3c      	ldr	r4, [pc, #240]	; (400938 <ssd1306_init+0x1ac>)
  400846:	f04f 0902 	mov.w	r9, #2
  40084a:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  40084e:	f04f 0880 	mov.w	r8, #128	; 0x80
  400852:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400856:	6863      	ldr	r3, [r4, #4]
  400858:	f043 0301 	orr.w	r3, r3, #1
  40085c:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  40085e:	463a      	mov	r2, r7
  400860:	2101      	movs	r1, #1
  400862:	4620      	mov	r0, r4
  400864:	4b35      	ldr	r3, [pc, #212]	; (40093c <ssd1306_init+0x1b0>)
  400866:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  400868:	2200      	movs	r2, #0
  40086a:	2101      	movs	r1, #1
  40086c:	4620      	mov	r0, r4
  40086e:	4b34      	ldr	r3, [pc, #208]	; (400940 <ssd1306_init+0x1b4>)
  400870:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  400872:	2200      	movs	r2, #0
  400874:	2101      	movs	r1, #1
  400876:	4620      	mov	r0, r4
  400878:	4b32      	ldr	r3, [pc, #200]	; (400944 <ssd1306_init+0x1b8>)
  40087a:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  40087c:	6863      	ldr	r3, [r4, #4]
  40087e:	f023 0302 	bic.w	r3, r3, #2
  400882:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  400884:	2200      	movs	r2, #0
  400886:	2101      	movs	r1, #1
  400888:	4620      	mov	r0, r4
  40088a:	4b2f      	ldr	r3, [pc, #188]	; (400948 <ssd1306_init+0x1bc>)
  40088c:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  40088e:	6863      	ldr	r3, [r4, #4]
  400890:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400894:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400896:	6863      	ldr	r3, [r4, #4]
  400898:	f043 0310 	orr.w	r3, r3, #16
  40089c:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  40089e:	492b      	ldr	r1, [pc, #172]	; (40094c <ssd1306_init+0x1c0>)
  4008a0:	482b      	ldr	r0, [pc, #172]	; (400950 <ssd1306_init+0x1c4>)
  4008a2:	4b2c      	ldr	r3, [pc, #176]	; (400954 <ssd1306_init+0x1c8>)
  4008a4:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  4008a6:	b2c2      	uxtb	r2, r0
  4008a8:	2101      	movs	r1, #1
  4008aa:	4620      	mov	r0, r4
  4008ac:	4b2a      	ldr	r3, [pc, #168]	; (400958 <ssd1306_init+0x1cc>)
  4008ae:	4798      	blx	r3
		spi_enable_clock(SPI0);
  4008b0:	4620      	mov	r0, r4
  4008b2:	4b2a      	ldr	r3, [pc, #168]	; (40095c <ssd1306_init+0x1d0>)
  4008b4:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4008b6:	2301      	movs	r3, #1
  4008b8:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4008ba:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  4008bc:	f640 30b8 	movw	r0, #3000	; 0xbb8
  4008c0:	4c27      	ldr	r4, [pc, #156]	; (400960 <ssd1306_init+0x1d4>)
  4008c2:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4008c4:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  4008c6:	f640 30b8 	movw	r0, #3000	; 0xbb8
  4008ca:	47a0      	blx	r4
  4008cc:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  4008ce:	20a8      	movs	r0, #168	; 0xa8
  4008d0:	4c24      	ldr	r4, [pc, #144]	; (400964 <ssd1306_init+0x1d8>)
  4008d2:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  4008d4:	201f      	movs	r0, #31
  4008d6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  4008d8:	20d3      	movs	r0, #211	; 0xd3
  4008da:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  4008dc:	2000      	movs	r0, #0
  4008de:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  4008e0:	2040      	movs	r0, #64	; 0x40
  4008e2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  4008e4:	20a1      	movs	r0, #161	; 0xa1
  4008e6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  4008e8:	20c8      	movs	r0, #200	; 0xc8
  4008ea:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  4008ec:	20da      	movs	r0, #218	; 0xda
  4008ee:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  4008f0:	4648      	mov	r0, r9
  4008f2:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  4008f4:	2081      	movs	r0, #129	; 0x81
  4008f6:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  4008f8:	208f      	movs	r0, #143	; 0x8f
  4008fa:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  4008fc:	20a4      	movs	r0, #164	; 0xa4
  4008fe:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400900:	20a6      	movs	r0, #166	; 0xa6
  400902:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400904:	20d5      	movs	r0, #213	; 0xd5
  400906:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400908:	4640      	mov	r0, r8
  40090a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  40090c:	208d      	movs	r0, #141	; 0x8d
  40090e:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400910:	2014      	movs	r0, #20
  400912:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  400914:	20db      	movs	r0, #219	; 0xdb
  400916:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400918:	2040      	movs	r0, #64	; 0x40
  40091a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  40091c:	20d9      	movs	r0, #217	; 0xd9
  40091e:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400920:	20f1      	movs	r0, #241	; 0xf1
  400922:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400924:	20af      	movs	r0, #175	; 0xaf
  400926:	47a0      	blx	r4
  400928:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40092c:	400e1200 	.word	0x400e1200
  400930:	400e1000 	.word	0x400e1000
  400934:	00400c71 	.word	0x00400c71
  400938:	40008000 	.word	0x40008000
  40093c:	004002cb 	.word	0x004002cb
  400940:	0040028f 	.word	0x0040028f
  400944:	004002ad 	.word	0x004002ad
  400948:	00400311 	.word	0x00400311
  40094c:	08f0d180 	.word	0x08f0d180
  400950:	001e8480 	.word	0x001e8480
  400954:	00400325 	.word	0x00400325
  400958:	0040033b 	.word	0x0040033b
  40095c:	00400219 	.word	0x00400219
  400960:	20400001 	.word	0x20400001
  400964:	0040074d 	.word	0x0040074d
  400968:	400e1400 	.word	0x400e1400

0040096c <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  40096c:	b538      	push	{r3, r4, r5, lr}
  40096e:	4605      	mov	r5, r0
  400970:	2208      	movs	r2, #8
  400972:	4b09      	ldr	r3, [pc, #36]	; (400998 <ssd1306_write_data+0x2c>)
  400974:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400976:	4c09      	ldr	r4, [pc, #36]	; (40099c <ssd1306_write_data+0x30>)
  400978:	2101      	movs	r1, #1
  40097a:	4620      	mov	r0, r4
  40097c:	4b08      	ldr	r3, [pc, #32]	; (4009a0 <ssd1306_write_data+0x34>)
  40097e:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400980:	2301      	movs	r3, #1
  400982:	461a      	mov	r2, r3
  400984:	4629      	mov	r1, r5
  400986:	4620      	mov	r0, r4
  400988:	4c06      	ldr	r4, [pc, #24]	; (4009a4 <ssd1306_write_data+0x38>)
  40098a:	47a0      	blx	r4
	delay_us(10);
  40098c:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400990:	4b05      	ldr	r3, [pc, #20]	; (4009a8 <ssd1306_write_data+0x3c>)
  400992:	4798      	blx	r3
  400994:	bd38      	pop	{r3, r4, r5, pc}
  400996:	bf00      	nop
  400998:	400e1000 	.word	0x400e1000
  40099c:	40008000 	.word	0x40008000
  4009a0:	00400245 	.word	0x00400245
  4009a4:	0040025b 	.word	0x0040025b
  4009a8:	20400001 	.word	0x20400001

004009ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4009ac:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4009ae:	4810      	ldr	r0, [pc, #64]	; (4009f0 <sysclk_init+0x44>)
  4009b0:	4b10      	ldr	r3, [pc, #64]	; (4009f4 <sysclk_init+0x48>)
  4009b2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4009b4:	213e      	movs	r1, #62	; 0x3e
  4009b6:	2000      	movs	r0, #0
  4009b8:	4b0f      	ldr	r3, [pc, #60]	; (4009f8 <sysclk_init+0x4c>)
  4009ba:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4009bc:	4c0f      	ldr	r4, [pc, #60]	; (4009fc <sysclk_init+0x50>)
  4009be:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4009c0:	2800      	cmp	r0, #0
  4009c2:	d0fc      	beq.n	4009be <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4009c4:	4b0e      	ldr	r3, [pc, #56]	; (400a00 <sysclk_init+0x54>)
  4009c6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4009c8:	4a0e      	ldr	r2, [pc, #56]	; (400a04 <sysclk_init+0x58>)
  4009ca:	4b0f      	ldr	r3, [pc, #60]	; (400a08 <sysclk_init+0x5c>)
  4009cc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4009ce:	4c0f      	ldr	r4, [pc, #60]	; (400a0c <sysclk_init+0x60>)
  4009d0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4009d2:	2800      	cmp	r0, #0
  4009d4:	d0fc      	beq.n	4009d0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4009d6:	2002      	movs	r0, #2
  4009d8:	4b0d      	ldr	r3, [pc, #52]	; (400a10 <sysclk_init+0x64>)
  4009da:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4009dc:	2000      	movs	r0, #0
  4009de:	4b0d      	ldr	r3, [pc, #52]	; (400a14 <sysclk_init+0x68>)
  4009e0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4009e2:	4b0d      	ldr	r3, [pc, #52]	; (400a18 <sysclk_init+0x6c>)
  4009e4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4009e6:	4802      	ldr	r0, [pc, #8]	; (4009f0 <sysclk_init+0x44>)
  4009e8:	4b02      	ldr	r3, [pc, #8]	; (4009f4 <sysclk_init+0x48>)
  4009ea:	4798      	blx	r3
  4009ec:	bd10      	pop	{r4, pc}
  4009ee:	bf00      	nop
  4009f0:	11e1a300 	.word	0x11e1a300
  4009f4:	00401475 	.word	0x00401475
  4009f8:	00400f01 	.word	0x00400f01
  4009fc:	00400f55 	.word	0x00400f55
  400a00:	00400f65 	.word	0x00400f65
  400a04:	20183f01 	.word	0x20183f01
  400a08:	400e0600 	.word	0x400e0600
  400a0c:	00400f75 	.word	0x00400f75
  400a10:	00400e65 	.word	0x00400e65
  400a14:	00400e9d 	.word	0x00400e9d
  400a18:	00401369 	.word	0x00401369

00400a1c <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400a1e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400a22:	4b48      	ldr	r3, [pc, #288]	; (400b44 <board_init+0x128>)
  400a24:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400a26:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a2a:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400a2e:	4b46      	ldr	r3, [pc, #280]	; (400b48 <board_init+0x12c>)
  400a30:	2200      	movs	r2, #0
  400a32:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400a36:	695a      	ldr	r2, [r3, #20]
  400a38:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400a3c:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400a3e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a42:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400a46:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400a4a:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400a4e:	f007 0007 	and.w	r0, r7, #7
  400a52:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400a54:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400a58:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400a5c:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400a60:	f3bf 8f4f 	dsb	sy
  400a64:	f04f 34ff 	mov.w	r4, #4294967295
  400a68:	fa04 fc00 	lsl.w	ip, r4, r0
  400a6c:	fa06 f000 	lsl.w	r0, r6, r0
  400a70:	fa04 f40e 	lsl.w	r4, r4, lr
  400a74:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400a78:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400a7a:	463a      	mov	r2, r7
  400a7c:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400a7e:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400a82:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400a86:	3a01      	subs	r2, #1
  400a88:	4423      	add	r3, r4
  400a8a:	f1b2 3fff 	cmp.w	r2, #4294967295
  400a8e:	d1f6      	bne.n	400a7e <board_init+0x62>
        } while(sets--);
  400a90:	3e01      	subs	r6, #1
  400a92:	4460      	add	r0, ip
  400a94:	f1b6 3fff 	cmp.w	r6, #4294967295
  400a98:	d1ef      	bne.n	400a7a <board_init+0x5e>
  400a9a:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400a9e:	4b2a      	ldr	r3, [pc, #168]	; (400b48 <board_init+0x12c>)
  400aa0:	695a      	ldr	r2, [r3, #20]
  400aa2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400aa6:	615a      	str	r2, [r3, #20]
  400aa8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400aac:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400ab0:	4a26      	ldr	r2, [pc, #152]	; (400b4c <board_init+0x130>)
  400ab2:	4927      	ldr	r1, [pc, #156]	; (400b50 <board_init+0x134>)
  400ab4:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400ab6:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400aba:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400abc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ac0:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400ac4:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400ac8:	f022 0201 	bic.w	r2, r2, #1
  400acc:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400ad0:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400ad4:	f022 0201 	bic.w	r2, r2, #1
  400ad8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400adc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ae0:	f3bf 8f6f 	isb	sy
  400ae4:	200a      	movs	r0, #10
  400ae6:	4c1b      	ldr	r4, [pc, #108]	; (400b54 <board_init+0x138>)
  400ae8:	47a0      	blx	r4
  400aea:	200b      	movs	r0, #11
  400aec:	47a0      	blx	r4
  400aee:	200c      	movs	r0, #12
  400af0:	47a0      	blx	r4
  400af2:	2010      	movs	r0, #16
  400af4:	47a0      	blx	r4
  400af6:	2011      	movs	r0, #17
  400af8:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400afa:	4b17      	ldr	r3, [pc, #92]	; (400b58 <board_init+0x13c>)
  400afc:	f44f 7280 	mov.w	r2, #256	; 0x100
  400b00:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400b02:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400b06:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400b08:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400b0c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400b10:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400b12:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400b16:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400b18:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400b1c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400b1e:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400b20:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400b24:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400b26:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400b2a:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400b2c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400b2e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400b32:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400b34:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400b38:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400b3c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400b40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400b42:	bf00      	nop
  400b44:	400e1850 	.word	0x400e1850
  400b48:	e000ed00 	.word	0xe000ed00
  400b4c:	400e0c00 	.word	0x400e0c00
  400b50:	5a00080c 	.word	0x5a00080c
  400b54:	00400f85 	.word	0x00400f85
  400b58:	400e1200 	.word	0x400e1200

00400b5c <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400b5c:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400b60:	0053      	lsls	r3, r2, #1
  400b62:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400b66:	fbb2 f2f3 	udiv	r2, r2, r3
  400b6a:	3a01      	subs	r2, #1
  400b6c:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400b70:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400b74:	4770      	bx	lr

00400b76 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400b76:	6301      	str	r1, [r0, #48]	; 0x30
  400b78:	4770      	bx	lr

00400b7a <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400b7a:	6341      	str	r1, [r0, #52]	; 0x34
  400b7c:	4770      	bx	lr

00400b7e <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400b7e:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400b80:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400b84:	d03a      	beq.n	400bfc <pio_set_peripheral+0x7e>
  400b86:	d813      	bhi.n	400bb0 <pio_set_peripheral+0x32>
  400b88:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400b8c:	d025      	beq.n	400bda <pio_set_peripheral+0x5c>
  400b8e:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400b92:	d10a      	bne.n	400baa <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b94:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400b96:	4313      	orrs	r3, r2
  400b98:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400b9a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400b9c:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400b9e:	400b      	ands	r3, r1
  400ba0:	ea23 0302 	bic.w	r3, r3, r2
  400ba4:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400ba6:	6042      	str	r2, [r0, #4]
  400ba8:	4770      	bx	lr
	switch (ul_type) {
  400baa:	2900      	cmp	r1, #0
  400bac:	d1fb      	bne.n	400ba6 <pio_set_peripheral+0x28>
  400bae:	4770      	bx	lr
  400bb0:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400bb4:	d021      	beq.n	400bfa <pio_set_peripheral+0x7c>
  400bb6:	d809      	bhi.n	400bcc <pio_set_peripheral+0x4e>
  400bb8:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400bbc:	d1f3      	bne.n	400ba6 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400bbe:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400bc0:	4313      	orrs	r3, r2
  400bc2:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400bc4:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400bc6:	4313      	orrs	r3, r2
  400bc8:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400bca:	e7ec      	b.n	400ba6 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400bcc:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400bd0:	d013      	beq.n	400bfa <pio_set_peripheral+0x7c>
  400bd2:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400bd6:	d010      	beq.n	400bfa <pio_set_peripheral+0x7c>
  400bd8:	e7e5      	b.n	400ba6 <pio_set_peripheral+0x28>
{
  400bda:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400bdc:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400bde:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400be0:	43d3      	mvns	r3, r2
  400be2:	4021      	ands	r1, r4
  400be4:	461c      	mov	r4, r3
  400be6:	4019      	ands	r1, r3
  400be8:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400bea:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400bec:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400bee:	400b      	ands	r3, r1
  400bf0:	4023      	ands	r3, r4
  400bf2:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400bf4:	6042      	str	r2, [r0, #4]
}
  400bf6:	f85d 4b04 	ldr.w	r4, [sp], #4
  400bfa:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400bfc:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400bfe:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400c00:	400b      	ands	r3, r1
  400c02:	ea23 0302 	bic.w	r3, r3, r2
  400c06:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c08:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c0a:	4313      	orrs	r3, r2
  400c0c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c0e:	e7ca      	b.n	400ba6 <pio_set_peripheral+0x28>

00400c10 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400c10:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400c12:	f012 0f01 	tst.w	r2, #1
  400c16:	d10d      	bne.n	400c34 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400c18:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400c1a:	f012 0f0a 	tst.w	r2, #10
  400c1e:	d00b      	beq.n	400c38 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400c20:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400c22:	f012 0f02 	tst.w	r2, #2
  400c26:	d109      	bne.n	400c3c <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400c28:	f012 0f08 	tst.w	r2, #8
  400c2c:	d008      	beq.n	400c40 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400c2e:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400c32:	e005      	b.n	400c40 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400c34:	6641      	str	r1, [r0, #100]	; 0x64
  400c36:	e7f0      	b.n	400c1a <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400c38:	6241      	str	r1, [r0, #36]	; 0x24
  400c3a:	e7f2      	b.n	400c22 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400c3c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400c40:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400c42:	6001      	str	r1, [r0, #0]
  400c44:	4770      	bx	lr

00400c46 <pio_set_output>:
{
  400c46:	b410      	push	{r4}
  400c48:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400c4a:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400c4c:	b94c      	cbnz	r4, 400c62 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400c4e:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400c50:	b14b      	cbz	r3, 400c66 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400c52:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400c54:	b94a      	cbnz	r2, 400c6a <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400c56:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400c58:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400c5a:	6001      	str	r1, [r0, #0]
}
  400c5c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400c60:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400c62:	6641      	str	r1, [r0, #100]	; 0x64
  400c64:	e7f4      	b.n	400c50 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400c66:	6541      	str	r1, [r0, #84]	; 0x54
  400c68:	e7f4      	b.n	400c54 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400c6a:	6301      	str	r1, [r0, #48]	; 0x30
  400c6c:	e7f4      	b.n	400c58 <pio_set_output+0x12>
	...

00400c70 <pio_configure>:
{
  400c70:	b570      	push	{r4, r5, r6, lr}
  400c72:	b082      	sub	sp, #8
  400c74:	4605      	mov	r5, r0
  400c76:	4616      	mov	r6, r2
  400c78:	461c      	mov	r4, r3
	switch (ul_type) {
  400c7a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400c7e:	d014      	beq.n	400caa <pio_configure+0x3a>
  400c80:	d90a      	bls.n	400c98 <pio_configure+0x28>
  400c82:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400c86:	d024      	beq.n	400cd2 <pio_configure+0x62>
  400c88:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400c8c:	d021      	beq.n	400cd2 <pio_configure+0x62>
  400c8e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400c92:	d017      	beq.n	400cc4 <pio_configure+0x54>
		return 0;
  400c94:	2000      	movs	r0, #0
  400c96:	e01a      	b.n	400cce <pio_configure+0x5e>
	switch (ul_type) {
  400c98:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400c9c:	d005      	beq.n	400caa <pio_configure+0x3a>
  400c9e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400ca2:	d002      	beq.n	400caa <pio_configure+0x3a>
  400ca4:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400ca8:	d1f4      	bne.n	400c94 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400caa:	4632      	mov	r2, r6
  400cac:	4628      	mov	r0, r5
  400cae:	4b11      	ldr	r3, [pc, #68]	; (400cf4 <pio_configure+0x84>)
  400cb0:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400cb2:	f014 0f01 	tst.w	r4, #1
  400cb6:	d102      	bne.n	400cbe <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400cb8:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400cba:	2001      	movs	r0, #1
  400cbc:	e007      	b.n	400cce <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400cbe:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400cc0:	2001      	movs	r0, #1
  400cc2:	e004      	b.n	400cce <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400cc4:	461a      	mov	r2, r3
  400cc6:	4631      	mov	r1, r6
  400cc8:	4b0b      	ldr	r3, [pc, #44]	; (400cf8 <pio_configure+0x88>)
  400cca:	4798      	blx	r3
	return 1;
  400ccc:	2001      	movs	r0, #1
}
  400cce:	b002      	add	sp, #8
  400cd0:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400cd2:	f004 0301 	and.w	r3, r4, #1
  400cd6:	9300      	str	r3, [sp, #0]
  400cd8:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400cdc:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400ce0:	bf14      	ite	ne
  400ce2:	2200      	movne	r2, #0
  400ce4:	2201      	moveq	r2, #1
  400ce6:	4631      	mov	r1, r6
  400ce8:	4628      	mov	r0, r5
  400cea:	4c04      	ldr	r4, [pc, #16]	; (400cfc <pio_configure+0x8c>)
  400cec:	47a0      	blx	r4
	return 1;
  400cee:	2001      	movs	r0, #1
		break;
  400cf0:	e7ed      	b.n	400cce <pio_configure+0x5e>
  400cf2:	bf00      	nop
  400cf4:	00400b7f 	.word	0x00400b7f
  400cf8:	00400c11 	.word	0x00400c11
  400cfc:	00400c47 	.word	0x00400c47

00400d00 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400d00:	f012 0f10 	tst.w	r2, #16
  400d04:	d012      	beq.n	400d2c <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400d06:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400d0a:	f012 0f20 	tst.w	r2, #32
  400d0e:	d007      	beq.n	400d20 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400d10:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400d14:	f012 0f40 	tst.w	r2, #64	; 0x40
  400d18:	d005      	beq.n	400d26 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400d1a:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400d1e:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400d20:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400d24:	e7f6      	b.n	400d14 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400d26:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400d2a:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400d2c:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400d30:	4770      	bx	lr

00400d32 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400d32:	6401      	str	r1, [r0, #64]	; 0x40
  400d34:	4770      	bx	lr

00400d36 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400d36:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400d38:	4770      	bx	lr

00400d3a <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400d3a:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400d3c:	4770      	bx	lr
	...

00400d40 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400d40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400d44:	4604      	mov	r4, r0
  400d46:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400d48:	4b0e      	ldr	r3, [pc, #56]	; (400d84 <pio_handler_process+0x44>)
  400d4a:	4798      	blx	r3
  400d4c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400d4e:	4620      	mov	r0, r4
  400d50:	4b0d      	ldr	r3, [pc, #52]	; (400d88 <pio_handler_process+0x48>)
  400d52:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400d54:	4005      	ands	r5, r0
  400d56:	d013      	beq.n	400d80 <pio_handler_process+0x40>
  400d58:	4c0c      	ldr	r4, [pc, #48]	; (400d8c <pio_handler_process+0x4c>)
  400d5a:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400d5e:	e003      	b.n	400d68 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400d60:	42b4      	cmp	r4, r6
  400d62:	d00d      	beq.n	400d80 <pio_handler_process+0x40>
  400d64:	3410      	adds	r4, #16
		while (status != 0) {
  400d66:	b15d      	cbz	r5, 400d80 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400d68:	6820      	ldr	r0, [r4, #0]
  400d6a:	4540      	cmp	r0, r8
  400d6c:	d1f8      	bne.n	400d60 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400d6e:	6861      	ldr	r1, [r4, #4]
  400d70:	4229      	tst	r1, r5
  400d72:	d0f5      	beq.n	400d60 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400d74:	68e3      	ldr	r3, [r4, #12]
  400d76:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400d78:	6863      	ldr	r3, [r4, #4]
  400d7a:	ea25 0503 	bic.w	r5, r5, r3
  400d7e:	e7ef      	b.n	400d60 <pio_handler_process+0x20>
  400d80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400d84:	00400d37 	.word	0x00400d37
  400d88:	00400d3b 	.word	0x00400d3b
  400d8c:	20400bfc 	.word	0x20400bfc

00400d90 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400d92:	4c18      	ldr	r4, [pc, #96]	; (400df4 <pio_handler_set+0x64>)
  400d94:	6826      	ldr	r6, [r4, #0]
  400d96:	2e06      	cmp	r6, #6
  400d98:	d82a      	bhi.n	400df0 <pio_handler_set+0x60>
  400d9a:	f04f 0c00 	mov.w	ip, #0
  400d9e:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400da0:	4f15      	ldr	r7, [pc, #84]	; (400df8 <pio_handler_set+0x68>)
  400da2:	e004      	b.n	400dae <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400da4:	3401      	adds	r4, #1
  400da6:	b2e4      	uxtb	r4, r4
  400da8:	46a4      	mov	ip, r4
  400daa:	42a6      	cmp	r6, r4
  400dac:	d309      	bcc.n	400dc2 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400dae:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400db0:	0125      	lsls	r5, r4, #4
  400db2:	597d      	ldr	r5, [r7, r5]
  400db4:	428d      	cmp	r5, r1
  400db6:	d1f5      	bne.n	400da4 <pio_handler_set+0x14>
  400db8:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400dbc:	686d      	ldr	r5, [r5, #4]
  400dbe:	4295      	cmp	r5, r2
  400dc0:	d1f0      	bne.n	400da4 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400dc2:	4d0d      	ldr	r5, [pc, #52]	; (400df8 <pio_handler_set+0x68>)
  400dc4:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400dc8:	eb05 040e 	add.w	r4, r5, lr
  400dcc:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400dd0:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400dd2:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400dd4:	9906      	ldr	r1, [sp, #24]
  400dd6:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400dd8:	3601      	adds	r6, #1
  400dda:	4566      	cmp	r6, ip
  400ddc:	d005      	beq.n	400dea <pio_handler_set+0x5a>
  400dde:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400de0:	461a      	mov	r2, r3
  400de2:	4b06      	ldr	r3, [pc, #24]	; (400dfc <pio_handler_set+0x6c>)
  400de4:	4798      	blx	r3

	return 0;
  400de6:	2000      	movs	r0, #0
  400de8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400dea:	4902      	ldr	r1, [pc, #8]	; (400df4 <pio_handler_set+0x64>)
  400dec:	600e      	str	r6, [r1, #0]
  400dee:	e7f6      	b.n	400dde <pio_handler_set+0x4e>
		return 1;
  400df0:	2001      	movs	r0, #1
}
  400df2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400df4:	20400c6c 	.word	0x20400c6c
  400df8:	20400bfc 	.word	0x20400bfc
  400dfc:	00400d01 	.word	0x00400d01

00400e00 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400e00:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400e02:	210a      	movs	r1, #10
  400e04:	4801      	ldr	r0, [pc, #4]	; (400e0c <PIOA_Handler+0xc>)
  400e06:	4b02      	ldr	r3, [pc, #8]	; (400e10 <PIOA_Handler+0x10>)
  400e08:	4798      	blx	r3
  400e0a:	bd08      	pop	{r3, pc}
  400e0c:	400e0e00 	.word	0x400e0e00
  400e10:	00400d41 	.word	0x00400d41

00400e14 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400e14:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400e16:	210b      	movs	r1, #11
  400e18:	4801      	ldr	r0, [pc, #4]	; (400e20 <PIOB_Handler+0xc>)
  400e1a:	4b02      	ldr	r3, [pc, #8]	; (400e24 <PIOB_Handler+0x10>)
  400e1c:	4798      	blx	r3
  400e1e:	bd08      	pop	{r3, pc}
  400e20:	400e1000 	.word	0x400e1000
  400e24:	00400d41 	.word	0x00400d41

00400e28 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400e28:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400e2a:	210c      	movs	r1, #12
  400e2c:	4801      	ldr	r0, [pc, #4]	; (400e34 <PIOC_Handler+0xc>)
  400e2e:	4b02      	ldr	r3, [pc, #8]	; (400e38 <PIOC_Handler+0x10>)
  400e30:	4798      	blx	r3
  400e32:	bd08      	pop	{r3, pc}
  400e34:	400e1200 	.word	0x400e1200
  400e38:	00400d41 	.word	0x00400d41

00400e3c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400e3c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400e3e:	2110      	movs	r1, #16
  400e40:	4801      	ldr	r0, [pc, #4]	; (400e48 <PIOD_Handler+0xc>)
  400e42:	4b02      	ldr	r3, [pc, #8]	; (400e4c <PIOD_Handler+0x10>)
  400e44:	4798      	blx	r3
  400e46:	bd08      	pop	{r3, pc}
  400e48:	400e1400 	.word	0x400e1400
  400e4c:	00400d41 	.word	0x00400d41

00400e50 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400e50:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400e52:	2111      	movs	r1, #17
  400e54:	4801      	ldr	r0, [pc, #4]	; (400e5c <PIOE_Handler+0xc>)
  400e56:	4b02      	ldr	r3, [pc, #8]	; (400e60 <PIOE_Handler+0x10>)
  400e58:	4798      	blx	r3
  400e5a:	bd08      	pop	{r3, pc}
  400e5c:	400e1600 	.word	0x400e1600
  400e60:	00400d41 	.word	0x00400d41

00400e64 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400e64:	2803      	cmp	r0, #3
  400e66:	d011      	beq.n	400e8c <pmc_mck_set_division+0x28>
  400e68:	2804      	cmp	r0, #4
  400e6a:	d012      	beq.n	400e92 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400e6c:	2802      	cmp	r0, #2
  400e6e:	bf0c      	ite	eq
  400e70:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400e74:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400e76:	4a08      	ldr	r2, [pc, #32]	; (400e98 <pmc_mck_set_division+0x34>)
  400e78:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400e7e:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400e80:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400e82:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e84:	f013 0f08 	tst.w	r3, #8
  400e88:	d0fb      	beq.n	400e82 <pmc_mck_set_division+0x1e>
}
  400e8a:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400e8c:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400e90:	e7f1      	b.n	400e76 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400e92:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400e96:	e7ee      	b.n	400e76 <pmc_mck_set_division+0x12>
  400e98:	400e0600 	.word	0x400e0600

00400e9c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400e9c:	4a17      	ldr	r2, [pc, #92]	; (400efc <pmc_switch_mck_to_pllack+0x60>)
  400e9e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400ea0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400ea4:	4318      	orrs	r0, r3
  400ea6:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ea8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400eaa:	f013 0f08 	tst.w	r3, #8
  400eae:	d10a      	bne.n	400ec6 <pmc_switch_mck_to_pllack+0x2a>
  400eb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400eb4:	4911      	ldr	r1, [pc, #68]	; (400efc <pmc_switch_mck_to_pllack+0x60>)
  400eb6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400eb8:	f012 0f08 	tst.w	r2, #8
  400ebc:	d103      	bne.n	400ec6 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ebe:	3b01      	subs	r3, #1
  400ec0:	d1f9      	bne.n	400eb6 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400ec2:	2001      	movs	r0, #1
  400ec4:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400ec6:	4a0d      	ldr	r2, [pc, #52]	; (400efc <pmc_switch_mck_to_pllack+0x60>)
  400ec8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400eca:	f023 0303 	bic.w	r3, r3, #3
  400ece:	f043 0302 	orr.w	r3, r3, #2
  400ed2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ed4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ed6:	f013 0f08 	tst.w	r3, #8
  400eda:	d10a      	bne.n	400ef2 <pmc_switch_mck_to_pllack+0x56>
  400edc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ee0:	4906      	ldr	r1, [pc, #24]	; (400efc <pmc_switch_mck_to_pllack+0x60>)
  400ee2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400ee4:	f012 0f08 	tst.w	r2, #8
  400ee8:	d105      	bne.n	400ef6 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400eea:	3b01      	subs	r3, #1
  400eec:	d1f9      	bne.n	400ee2 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400eee:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400ef0:	4770      	bx	lr
	return 0;
  400ef2:	2000      	movs	r0, #0
  400ef4:	4770      	bx	lr
  400ef6:	2000      	movs	r0, #0
  400ef8:	4770      	bx	lr
  400efa:	bf00      	nop
  400efc:	400e0600 	.word	0x400e0600

00400f00 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400f00:	b9a0      	cbnz	r0, 400f2c <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f02:	480e      	ldr	r0, [pc, #56]	; (400f3c <pmc_switch_mainck_to_xtal+0x3c>)
  400f04:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400f06:	0209      	lsls	r1, r1, #8
  400f08:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400f0a:	4a0d      	ldr	r2, [pc, #52]	; (400f40 <pmc_switch_mainck_to_xtal+0x40>)
  400f0c:	401a      	ands	r2, r3
  400f0e:	4b0d      	ldr	r3, [pc, #52]	; (400f44 <pmc_switch_mainck_to_xtal+0x44>)
  400f10:	4313      	orrs	r3, r2
  400f12:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f14:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400f16:	4602      	mov	r2, r0
  400f18:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f1a:	f013 0f01 	tst.w	r3, #1
  400f1e:	d0fb      	beq.n	400f18 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400f20:	4a06      	ldr	r2, [pc, #24]	; (400f3c <pmc_switch_mainck_to_xtal+0x3c>)
  400f22:	6a11      	ldr	r1, [r2, #32]
  400f24:	4b08      	ldr	r3, [pc, #32]	; (400f48 <pmc_switch_mainck_to_xtal+0x48>)
  400f26:	430b      	orrs	r3, r1
  400f28:	6213      	str	r3, [r2, #32]
  400f2a:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400f2c:	4903      	ldr	r1, [pc, #12]	; (400f3c <pmc_switch_mainck_to_xtal+0x3c>)
  400f2e:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400f30:	4a06      	ldr	r2, [pc, #24]	; (400f4c <pmc_switch_mainck_to_xtal+0x4c>)
  400f32:	401a      	ands	r2, r3
  400f34:	4b06      	ldr	r3, [pc, #24]	; (400f50 <pmc_switch_mainck_to_xtal+0x50>)
  400f36:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400f38:	620b      	str	r3, [r1, #32]
  400f3a:	4770      	bx	lr
  400f3c:	400e0600 	.word	0x400e0600
  400f40:	ffc8fffc 	.word	0xffc8fffc
  400f44:	00370001 	.word	0x00370001
  400f48:	01370000 	.word	0x01370000
  400f4c:	fec8fffc 	.word	0xfec8fffc
  400f50:	01370002 	.word	0x01370002

00400f54 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400f54:	4b02      	ldr	r3, [pc, #8]	; (400f60 <pmc_osc_is_ready_mainck+0xc>)
  400f56:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400f58:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400f5c:	4770      	bx	lr
  400f5e:	bf00      	nop
  400f60:	400e0600 	.word	0x400e0600

00400f64 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400f64:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400f68:	4b01      	ldr	r3, [pc, #4]	; (400f70 <pmc_disable_pllack+0xc>)
  400f6a:	629a      	str	r2, [r3, #40]	; 0x28
  400f6c:	4770      	bx	lr
  400f6e:	bf00      	nop
  400f70:	400e0600 	.word	0x400e0600

00400f74 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400f74:	4b02      	ldr	r3, [pc, #8]	; (400f80 <pmc_is_locked_pllack+0xc>)
  400f76:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400f78:	f000 0002 	and.w	r0, r0, #2
  400f7c:	4770      	bx	lr
  400f7e:	bf00      	nop
  400f80:	400e0600 	.word	0x400e0600

00400f84 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400f84:	283f      	cmp	r0, #63	; 0x3f
  400f86:	d81e      	bhi.n	400fc6 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400f88:	281f      	cmp	r0, #31
  400f8a:	d80c      	bhi.n	400fa6 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400f8c:	4b11      	ldr	r3, [pc, #68]	; (400fd4 <pmc_enable_periph_clk+0x50>)
  400f8e:	699a      	ldr	r2, [r3, #24]
  400f90:	2301      	movs	r3, #1
  400f92:	4083      	lsls	r3, r0
  400f94:	4393      	bics	r3, r2
  400f96:	d018      	beq.n	400fca <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400f98:	2301      	movs	r3, #1
  400f9a:	fa03 f000 	lsl.w	r0, r3, r0
  400f9e:	4b0d      	ldr	r3, [pc, #52]	; (400fd4 <pmc_enable_periph_clk+0x50>)
  400fa0:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400fa2:	2000      	movs	r0, #0
  400fa4:	4770      	bx	lr
		ul_id -= 32;
  400fa6:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400fa8:	4b0a      	ldr	r3, [pc, #40]	; (400fd4 <pmc_enable_periph_clk+0x50>)
  400faa:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400fae:	2301      	movs	r3, #1
  400fb0:	4083      	lsls	r3, r0
  400fb2:	4393      	bics	r3, r2
  400fb4:	d00b      	beq.n	400fce <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400fb6:	2301      	movs	r3, #1
  400fb8:	fa03 f000 	lsl.w	r0, r3, r0
  400fbc:	4b05      	ldr	r3, [pc, #20]	; (400fd4 <pmc_enable_periph_clk+0x50>)
  400fbe:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400fc2:	2000      	movs	r0, #0
  400fc4:	4770      	bx	lr
		return 1;
  400fc6:	2001      	movs	r0, #1
  400fc8:	4770      	bx	lr
	return 0;
  400fca:	2000      	movs	r0, #0
  400fcc:	4770      	bx	lr
  400fce:	2000      	movs	r0, #0
}
  400fd0:	4770      	bx	lr
  400fd2:	bf00      	nop
  400fd4:	400e0600 	.word	0x400e0600

00400fd8 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  400fd8:	4770      	bx	lr
	...

00400fdc <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  400fdc:	4a10      	ldr	r2, [pc, #64]	; (401020 <pmc_enable_waitmode+0x44>)
  400fde:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  400fe0:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400fe4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
#endif
	PMC->PMC_FSMR = i;
  400fe8:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  400fea:	6a11      	ldr	r1, [r2, #32]
  400fec:	4b0d      	ldr	r3, [pc, #52]	; (401024 <pmc_enable_waitmode+0x48>)
  400fee:	430b      	orrs	r3, r1
  400ff0:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400ff2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ff4:	f013 0f08 	tst.w	r3, #8
  400ff8:	d0fb      	beq.n	400ff2 <pmc_enable_waitmode+0x16>
  400ffa:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  __ASM volatile ("nop");
  400ffe:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  401000:	3b01      	subs	r3, #1
  401002:	d1fc      	bne.n	400ffe <pmc_enable_waitmode+0x22>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  401004:	4a06      	ldr	r2, [pc, #24]	; (401020 <pmc_enable_waitmode+0x44>)
  401006:	6a13      	ldr	r3, [r2, #32]
  401008:	f013 0f08 	tst.w	r3, #8
  40100c:	d0fb      	beq.n	401006 <pmc_enable_waitmode+0x2a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  40100e:	4a04      	ldr	r2, [pc, #16]	; (401020 <pmc_enable_waitmode+0x44>)
  401010:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  401012:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  401016:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  40101a:	6713      	str	r3, [r2, #112]	; 0x70
  40101c:	4770      	bx	lr
  40101e:	bf00      	nop
  401020:	400e0600 	.word	0x400e0600
  401024:	00370004 	.word	0x00370004

00401028 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  401028:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (sleep_mode) {
  40102c:	1e43      	subs	r3, r0, #1
  40102e:	2b04      	cmp	r3, #4
  401030:	f200 8107 	bhi.w	401242 <pmc_sleep+0x21a>
  401034:	e8df f013 	tbh	[pc, r3, lsl #1]
  401038:	00050005 	.word	0x00050005
  40103c:	00150015 	.word	0x00150015
  401040:	00f6      	.short	0x00f6
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  401042:	4a81      	ldr	r2, [pc, #516]	; (401248 <pmc_sleep+0x220>)
  401044:	6913      	ldr	r3, [r2, #16]
  401046:	f023 0304 	bic.w	r3, r3, #4
  40104a:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  40104c:	2201      	movs	r2, #1
  40104e:	4b7f      	ldr	r3, [pc, #508]	; (40124c <pmc_sleep+0x224>)
  401050:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401052:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  401056:	b662      	cpsie	i
  __ASM volatile ("dsb");
  401058:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  40105c:	bf30      	wfi
  40105e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401062:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  401064:	2803      	cmp	r0, #3
  401066:	bf0c      	ite	eq
  401068:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  40106a:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  40106e:	4b78      	ldr	r3, [pc, #480]	; (401250 <pmc_sleep+0x228>)
  401070:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  401072:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401074:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  401078:	2200      	movs	r2, #0
  40107a:	4b74      	ldr	r3, [pc, #464]	; (40124c <pmc_sleep+0x224>)
  40107c:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  40107e:	2201      	movs	r2, #1
  401080:	4b74      	ldr	r3, [pc, #464]	; (401254 <pmc_sleep+0x22c>)
  401082:	701a      	strb	r2, [r3, #0]
	uint32_t mor  = PMC->CKGR_MOR;
  401084:	4b74      	ldr	r3, [pc, #464]	; (401258 <pmc_sleep+0x230>)
  401086:	6a1f      	ldr	r7, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  401088:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  40108a:	4a74      	ldr	r2, [pc, #464]	; (40125c <pmc_sleep+0x234>)
  40108c:	f8d2 8000 	ldr.w	r8, [r2]
		*p_pll0_setting = PMC->CKGR_PLLAR;
  401090:	6a9e      	ldr	r6, [r3, #40]	; 0x28
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  401092:	4a73      	ldr	r2, [pc, #460]	; (401260 <pmc_sleep+0x238>)
  401094:	433a      	orrs	r2, r7
  401096:	621a      	str	r2, [r3, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  401098:	f005 0903 	and.w	r9, r5, #3
  40109c:	f1b9 0f01 	cmp.w	r9, #1
  4010a0:	f240 8089 	bls.w	4011b6 <pmc_sleep+0x18e>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  4010a4:	f025 0103 	bic.w	r1, r5, #3
  4010a8:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  4010ac:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4010ae:	461a      	mov	r2, r3
  4010b0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010b2:	f013 0f08 	tst.w	r3, #8
  4010b6:	d0fb      	beq.n	4010b0 <pmc_sleep+0x88>
	if (mckr & PMC_MCKR_PRES_Msk) {
  4010b8:	f011 0f70 	tst.w	r1, #112	; 0x70
  4010bc:	d008      	beq.n	4010d0 <pmc_sleep+0xa8>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  4010be:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  4010c2:	4b65      	ldr	r3, [pc, #404]	; (401258 <pmc_sleep+0x230>)
  4010c4:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4010c6:	461a      	mov	r2, r3
  4010c8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010ca:	f013 0f08 	tst.w	r3, #8
  4010ce:	d0fb      	beq.n	4010c8 <pmc_sleep+0xa0>
	pmc_disable_pllack();
  4010d0:	4b64      	ldr	r3, [pc, #400]	; (401264 <pmc_sleep+0x23c>)
  4010d2:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4010d4:	4a60      	ldr	r2, [pc, #384]	; (401258 <pmc_sleep+0x230>)
  4010d6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010d8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  4010dc:	d0fb      	beq.n	4010d6 <pmc_sleep+0xae>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4010de:	4a5e      	ldr	r2, [pc, #376]	; (401258 <pmc_sleep+0x230>)
  4010e0:	6a11      	ldr	r1, [r2, #32]
  4010e2:	4b61      	ldr	r3, [pc, #388]	; (401268 <pmc_sleep+0x240>)
  4010e4:	400b      	ands	r3, r1
  4010e6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4010ea:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  4010ec:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010ee:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4010f2:	d0fb      	beq.n	4010ec <pmc_sleep+0xc4>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  4010f4:	f428 6370 	bic.w	r3, r8, #3840	; 0xf00
  4010f8:	4a58      	ldr	r2, [pc, #352]	; (40125c <pmc_sleep+0x234>)
  4010fa:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  4010fc:	2c04      	cmp	r4, #4
  4010fe:	d05c      	beq.n	4011ba <pmc_sleep+0x192>
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  401100:	4c52      	ldr	r4, [pc, #328]	; (40124c <pmc_sleep+0x224>)
  401102:	2301      	movs	r3, #1
  401104:	7023      	strb	r3, [r4, #0]
  401106:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40110a:	b662      	cpsie	i

		pmc_enable_waitmode();
  40110c:	4b57      	ldr	r3, [pc, #348]	; (40126c <pmc_sleep+0x244>)
  40110e:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  401110:	b672      	cpsid	i
  401112:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  401116:	2300      	movs	r3, #0
  401118:	7023      	strb	r3, [r4, #0]
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  40111a:	f017 0f02 	tst.w	r7, #2
  40111e:	d055      	beq.n	4011cc <pmc_sleep+0x1a4>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401120:	4a4d      	ldr	r2, [pc, #308]	; (401258 <pmc_sleep+0x230>)
  401122:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401124:	4952      	ldr	r1, [pc, #328]	; (401270 <pmc_sleep+0x248>)
  401126:	4019      	ands	r1, r3
  401128:	4b52      	ldr	r3, [pc, #328]	; (401274 <pmc_sleep+0x24c>)
  40112a:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40112c:	6213      	str	r3, [r2, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40112e:	6a11      	ldr	r1, [r2, #32]
				| CKGR_MOR_KEY_PASSWD;
  401130:	4b51      	ldr	r3, [pc, #324]	; (401278 <pmc_sleep+0x250>)
  401132:	400b      	ands	r3, r1
  401134:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401138:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  40113a:	4b50      	ldr	r3, [pc, #320]	; (40127c <pmc_sleep+0x254>)
  40113c:	4033      	ands	r3, r6
  40113e:	2b00      	cmp	r3, #0
  401140:	d06e      	beq.n	401220 <pmc_sleep+0x1f8>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  401142:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  401146:	4b44      	ldr	r3, [pc, #272]	; (401258 <pmc_sleep+0x230>)
  401148:	629e      	str	r6, [r3, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  40114a:	2102      	movs	r1, #2
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  40114c:	f1b9 0f02 	cmp.w	r9, #2
  401150:	d104      	bne.n	40115c <pmc_sleep+0x134>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  401152:	4a41      	ldr	r2, [pc, #260]	; (401258 <pmc_sleep+0x230>)
  401154:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401156:	f013 0f02 	tst.w	r3, #2
  40115a:	d0fb      	beq.n	401154 <pmc_sleep+0x12c>
	mckr = PMC->PMC_MCKR;
  40115c:	4a3e      	ldr	r2, [pc, #248]	; (401258 <pmc_sleep+0x230>)
  40115e:	6b13      	ldr	r3, [r2, #48]	; 0x30
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  401160:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  401164:	f005 0070 	and.w	r0, r5, #112	; 0x70
  401168:	4303      	orrs	r3, r0
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  40116a:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40116c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40116e:	f013 0f08 	tst.w	r3, #8
  401172:	d0fb      	beq.n	40116c <pmc_sleep+0x144>
	EFC0->EEFC_FMR = fmr_setting;
  401174:	4b39      	ldr	r3, [pc, #228]	; (40125c <pmc_sleep+0x234>)
  401176:	f8c3 8000 	str.w	r8, [r3]
	PMC->PMC_MCKR = mck_setting;
  40117a:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  40117e:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401180:	461a      	mov	r2, r3
  401182:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401184:	f013 0f08 	tst.w	r3, #8
  401188:	d0fb      	beq.n	401182 <pmc_sleep+0x15a>
	while (!(PMC->PMC_SR & pll_sr));
  40118a:	4a33      	ldr	r2, [pc, #204]	; (401258 <pmc_sleep+0x230>)
  40118c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40118e:	420b      	tst	r3, r1
  401190:	d0fc      	beq.n	40118c <pmc_sleep+0x164>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  401192:	2200      	movs	r2, #0
  401194:	4b2f      	ldr	r3, [pc, #188]	; (401254 <pmc_sleep+0x22c>)
  401196:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  401198:	4b39      	ldr	r3, [pc, #228]	; (401280 <pmc_sleep+0x258>)
  40119a:	681b      	ldr	r3, [r3, #0]
  40119c:	b11b      	cbz	r3, 4011a6 <pmc_sleep+0x17e>
			callback_clocks_restored();
  40119e:	4798      	blx	r3
			callback_clocks_restored = NULL;
  4011a0:	2200      	movs	r2, #0
  4011a2:	4b37      	ldr	r3, [pc, #220]	; (401280 <pmc_sleep+0x258>)
  4011a4:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  4011a6:	2201      	movs	r2, #1
  4011a8:	4b28      	ldr	r3, [pc, #160]	; (40124c <pmc_sleep+0x224>)
  4011aa:	701a      	strb	r2, [r3, #0]
  4011ac:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4011b0:	b662      	cpsie	i
  4011b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t mckr = PMC->PMC_MCKR;
  4011b6:	4629      	mov	r1, r5
  4011b8:	e77e      	b.n	4010b8 <pmc_sleep+0x90>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4011ba:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
  4011be:	6a11      	ldr	r1, [r2, #32]
  4011c0:	4b30      	ldr	r3, [pc, #192]	; (401284 <pmc_sleep+0x25c>)
  4011c2:	400b      	ands	r3, r1
  4011c4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4011c8:	6213      	str	r3, [r2, #32]
  4011ca:	e799      	b.n	401100 <pmc_sleep+0xd8>
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  4011cc:	f017 0f01 	tst.w	r7, #1
  4011d0:	d0b3      	beq.n	40113a <pmc_sleep+0x112>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  4011d2:	4b21      	ldr	r3, [pc, #132]	; (401258 <pmc_sleep+0x230>)
  4011d4:	6a1b      	ldr	r3, [r3, #32]
  4011d6:	f013 0f01 	tst.w	r3, #1
  4011da:	d10b      	bne.n	4011f4 <pmc_sleep+0x1cc>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4011dc:	491e      	ldr	r1, [pc, #120]	; (401258 <pmc_sleep+0x230>)
  4011de:	6a0b      	ldr	r3, [r1, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  4011e0:	4a29      	ldr	r2, [pc, #164]	; (401288 <pmc_sleep+0x260>)
  4011e2:	401a      	ands	r2, r3
  4011e4:	4b29      	ldr	r3, [pc, #164]	; (40128c <pmc_sleep+0x264>)
  4011e6:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4011e8:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4011ea:	460a      	mov	r2, r1
  4011ec:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011ee:	f013 0f01 	tst.w	r3, #1
  4011f2:	d0fb      	beq.n	4011ec <pmc_sleep+0x1c4>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  4011f4:	4b18      	ldr	r3, [pc, #96]	; (401258 <pmc_sleep+0x230>)
  4011f6:	6a1b      	ldr	r3, [r3, #32]
  4011f8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4011fc:	d108      	bne.n	401210 <pmc_sleep+0x1e8>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4011fe:	4a16      	ldr	r2, [pc, #88]	; (401258 <pmc_sleep+0x230>)
  401200:	6a11      	ldr	r1, [r2, #32]
  401202:	4b23      	ldr	r3, [pc, #140]	; (401290 <pmc_sleep+0x268>)
  401204:	430b      	orrs	r3, r1
  401206:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  401208:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40120a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40120e:	d0fb      	beq.n	401208 <pmc_sleep+0x1e0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401210:	4a11      	ldr	r2, [pc, #68]	; (401258 <pmc_sleep+0x230>)
  401212:	6a11      	ldr	r1, [r2, #32]
					| CKGR_MOR_KEY_PASSWD;
  401214:	4b18      	ldr	r3, [pc, #96]	; (401278 <pmc_sleep+0x250>)
  401216:	400b      	ands	r3, r1
  401218:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40121c:	6213      	str	r3, [r2, #32]
  40121e:	e78c      	b.n	40113a <pmc_sleep+0x112>
	uint32_t pll_sr = 0;
  401220:	2100      	movs	r1, #0
  401222:	e793      	b.n	40114c <pmc_sleep+0x124>

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  401224:	4a08      	ldr	r2, [pc, #32]	; (401248 <pmc_sleep+0x220>)
  401226:	6913      	ldr	r3, [r2, #16]
  401228:	f043 0304 	orr.w	r3, r3, #4
  40122c:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  40122e:	4a19      	ldr	r2, [pc, #100]	; (401294 <pmc_sleep+0x26c>)
  401230:	4b19      	ldr	r3, [pc, #100]	; (401298 <pmc_sleep+0x270>)
  401232:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  401234:	2201      	movs	r2, #1
  401236:	4b05      	ldr	r3, [pc, #20]	; (40124c <pmc_sleep+0x224>)
  401238:	701a      	strb	r2, [r3, #0]
  40123a:	f3bf 8f5f 	dmb	sy
  40123e:	b662      	cpsie	i
  __ASM volatile ("wfi");
  401240:	bf30      	wfi
  401242:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401246:	bf00      	nop
  401248:	e000ed00 	.word	0xe000ed00
  40124c:	20400018 	.word	0x20400018
  401250:	00400fd9 	.word	0x00400fd9
  401254:	20400c70 	.word	0x20400c70
  401258:	400e0600 	.word	0x400e0600
  40125c:	400e0c00 	.word	0x400e0c00
  401260:	00370008 	.word	0x00370008
  401264:	00400f65 	.word	0x00400f65
  401268:	fec8ffff 	.word	0xfec8ffff
  40126c:	00400fdd 	.word	0x00400fdd
  401270:	fec8fffc 	.word	0xfec8fffc
  401274:	01370002 	.word	0x01370002
  401278:	ffc8ff87 	.word	0xffc8ff87
  40127c:	07ff0000 	.word	0x07ff0000
  401280:	20400c74 	.word	0x20400c74
  401284:	ffc8fffe 	.word	0xffc8fffe
  401288:	ffc8fffc 	.word	0xffc8fffc
  40128c:	00370001 	.word	0x00370001
  401290:	01370000 	.word	0x01370000
  401294:	a5000004 	.word	0xa5000004
  401298:	400e1810 	.word	0x400e1810

0040129c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40129c:	e7fe      	b.n	40129c <Dummy_Handler>
	...

004012a0 <Reset_Handler>:
{
  4012a0:	b500      	push	{lr}
  4012a2:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  4012a4:	4b25      	ldr	r3, [pc, #148]	; (40133c <Reset_Handler+0x9c>)
  4012a6:	4a26      	ldr	r2, [pc, #152]	; (401340 <Reset_Handler+0xa0>)
  4012a8:	429a      	cmp	r2, r3
  4012aa:	d010      	beq.n	4012ce <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  4012ac:	4b25      	ldr	r3, [pc, #148]	; (401344 <Reset_Handler+0xa4>)
  4012ae:	4a23      	ldr	r2, [pc, #140]	; (40133c <Reset_Handler+0x9c>)
  4012b0:	429a      	cmp	r2, r3
  4012b2:	d20c      	bcs.n	4012ce <Reset_Handler+0x2e>
  4012b4:	3b01      	subs	r3, #1
  4012b6:	1a9b      	subs	r3, r3, r2
  4012b8:	f023 0303 	bic.w	r3, r3, #3
  4012bc:	3304      	adds	r3, #4
  4012be:	4413      	add	r3, r2
  4012c0:	491f      	ldr	r1, [pc, #124]	; (401340 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  4012c2:	f851 0b04 	ldr.w	r0, [r1], #4
  4012c6:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  4012ca:	429a      	cmp	r2, r3
  4012cc:	d1f9      	bne.n	4012c2 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  4012ce:	4b1e      	ldr	r3, [pc, #120]	; (401348 <Reset_Handler+0xa8>)
  4012d0:	4a1e      	ldr	r2, [pc, #120]	; (40134c <Reset_Handler+0xac>)
  4012d2:	429a      	cmp	r2, r3
  4012d4:	d20a      	bcs.n	4012ec <Reset_Handler+0x4c>
  4012d6:	3b01      	subs	r3, #1
  4012d8:	1a9b      	subs	r3, r3, r2
  4012da:	f023 0303 	bic.w	r3, r3, #3
  4012de:	3304      	adds	r3, #4
  4012e0:	4413      	add	r3, r2
                *pDest++ = 0;
  4012e2:	2100      	movs	r1, #0
  4012e4:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  4012e8:	4293      	cmp	r3, r2
  4012ea:	d1fb      	bne.n	4012e4 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4012ec:	4a18      	ldr	r2, [pc, #96]	; (401350 <Reset_Handler+0xb0>)
  4012ee:	4b19      	ldr	r3, [pc, #100]	; (401354 <Reset_Handler+0xb4>)
  4012f0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4012f4:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4012f6:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4012fa:	fab3 f383 	clz	r3, r3
  4012fe:	095b      	lsrs	r3, r3, #5
  401300:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401302:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401304:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401308:	2200      	movs	r2, #0
  40130a:	4b13      	ldr	r3, [pc, #76]	; (401358 <Reset_Handler+0xb8>)
  40130c:	701a      	strb	r2, [r3, #0]
	return flags;
  40130e:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401310:	4a12      	ldr	r2, [pc, #72]	; (40135c <Reset_Handler+0xbc>)
  401312:	6813      	ldr	r3, [r2, #0]
  401314:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401318:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  40131a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40131e:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401322:	b129      	cbz	r1, 401330 <Reset_Handler+0x90>
		cpu_irq_enable();
  401324:	2201      	movs	r2, #1
  401326:	4b0c      	ldr	r3, [pc, #48]	; (401358 <Reset_Handler+0xb8>)
  401328:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  40132a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40132e:	b662      	cpsie	i
        __libc_init_array();
  401330:	4b0b      	ldr	r3, [pc, #44]	; (401360 <Reset_Handler+0xc0>)
  401332:	4798      	blx	r3
        main();
  401334:	4b0b      	ldr	r3, [pc, #44]	; (401364 <Reset_Handler+0xc4>)
  401336:	4798      	blx	r3
  401338:	e7fe      	b.n	401338 <Reset_Handler+0x98>
  40133a:	bf00      	nop
  40133c:	20400000 	.word	0x20400000
  401340:	0040715c 	.word	0x0040715c
  401344:	204009d8 	.word	0x204009d8
  401348:	20400d08 	.word	0x20400d08
  40134c:	204009d8 	.word	0x204009d8
  401350:	e000ed00 	.word	0xe000ed00
  401354:	00400000 	.word	0x00400000
  401358:	20400018 	.word	0x20400018
  40135c:	e000ed88 	.word	0xe000ed88
  401360:	00402439 	.word	0x00402439
  401364:	00401945 	.word	0x00401945

00401368 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401368:	4b3b      	ldr	r3, [pc, #236]	; (401458 <SystemCoreClockUpdate+0xf0>)
  40136a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40136c:	f003 0303 	and.w	r3, r3, #3
  401370:	2b01      	cmp	r3, #1
  401372:	d01d      	beq.n	4013b0 <SystemCoreClockUpdate+0x48>
  401374:	b183      	cbz	r3, 401398 <SystemCoreClockUpdate+0x30>
  401376:	2b02      	cmp	r3, #2
  401378:	d036      	beq.n	4013e8 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40137a:	4b37      	ldr	r3, [pc, #220]	; (401458 <SystemCoreClockUpdate+0xf0>)
  40137c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40137e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401382:	2b70      	cmp	r3, #112	; 0x70
  401384:	d05f      	beq.n	401446 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401386:	4b34      	ldr	r3, [pc, #208]	; (401458 <SystemCoreClockUpdate+0xf0>)
  401388:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40138a:	4934      	ldr	r1, [pc, #208]	; (40145c <SystemCoreClockUpdate+0xf4>)
  40138c:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401390:	680b      	ldr	r3, [r1, #0]
  401392:	40d3      	lsrs	r3, r2
  401394:	600b      	str	r3, [r1, #0]
  401396:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401398:	4b31      	ldr	r3, [pc, #196]	; (401460 <SystemCoreClockUpdate+0xf8>)
  40139a:	695b      	ldr	r3, [r3, #20]
  40139c:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4013a0:	bf14      	ite	ne
  4013a2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4013a6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4013aa:	4b2c      	ldr	r3, [pc, #176]	; (40145c <SystemCoreClockUpdate+0xf4>)
  4013ac:	601a      	str	r2, [r3, #0]
  4013ae:	e7e4      	b.n	40137a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4013b0:	4b29      	ldr	r3, [pc, #164]	; (401458 <SystemCoreClockUpdate+0xf0>)
  4013b2:	6a1b      	ldr	r3, [r3, #32]
  4013b4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013b8:	d003      	beq.n	4013c2 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4013ba:	4a2a      	ldr	r2, [pc, #168]	; (401464 <SystemCoreClockUpdate+0xfc>)
  4013bc:	4b27      	ldr	r3, [pc, #156]	; (40145c <SystemCoreClockUpdate+0xf4>)
  4013be:	601a      	str	r2, [r3, #0]
  4013c0:	e7db      	b.n	40137a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013c2:	4a29      	ldr	r2, [pc, #164]	; (401468 <SystemCoreClockUpdate+0x100>)
  4013c4:	4b25      	ldr	r3, [pc, #148]	; (40145c <SystemCoreClockUpdate+0xf4>)
  4013c6:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4013c8:	4b23      	ldr	r3, [pc, #140]	; (401458 <SystemCoreClockUpdate+0xf0>)
  4013ca:	6a1b      	ldr	r3, [r3, #32]
  4013cc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013d0:	2b10      	cmp	r3, #16
  4013d2:	d005      	beq.n	4013e0 <SystemCoreClockUpdate+0x78>
  4013d4:	2b20      	cmp	r3, #32
  4013d6:	d1d0      	bne.n	40137a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  4013d8:	4a22      	ldr	r2, [pc, #136]	; (401464 <SystemCoreClockUpdate+0xfc>)
  4013da:	4b20      	ldr	r3, [pc, #128]	; (40145c <SystemCoreClockUpdate+0xf4>)
  4013dc:	601a      	str	r2, [r3, #0]
          break;
  4013de:	e7cc      	b.n	40137a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  4013e0:	4a22      	ldr	r2, [pc, #136]	; (40146c <SystemCoreClockUpdate+0x104>)
  4013e2:	4b1e      	ldr	r3, [pc, #120]	; (40145c <SystemCoreClockUpdate+0xf4>)
  4013e4:	601a      	str	r2, [r3, #0]
          break;
  4013e6:	e7c8      	b.n	40137a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4013e8:	4b1b      	ldr	r3, [pc, #108]	; (401458 <SystemCoreClockUpdate+0xf0>)
  4013ea:	6a1b      	ldr	r3, [r3, #32]
  4013ec:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013f0:	d016      	beq.n	401420 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4013f2:	4a1c      	ldr	r2, [pc, #112]	; (401464 <SystemCoreClockUpdate+0xfc>)
  4013f4:	4b19      	ldr	r3, [pc, #100]	; (40145c <SystemCoreClockUpdate+0xf4>)
  4013f6:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4013f8:	4b17      	ldr	r3, [pc, #92]	; (401458 <SystemCoreClockUpdate+0xf0>)
  4013fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013fc:	f003 0303 	and.w	r3, r3, #3
  401400:	2b02      	cmp	r3, #2
  401402:	d1ba      	bne.n	40137a <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401404:	4a14      	ldr	r2, [pc, #80]	; (401458 <SystemCoreClockUpdate+0xf0>)
  401406:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401408:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40140a:	4814      	ldr	r0, [pc, #80]	; (40145c <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40140c:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401410:	6803      	ldr	r3, [r0, #0]
  401412:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401416:	b2d2      	uxtb	r2, r2
  401418:	fbb3 f3f2 	udiv	r3, r3, r2
  40141c:	6003      	str	r3, [r0, #0]
  40141e:	e7ac      	b.n	40137a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401420:	4a11      	ldr	r2, [pc, #68]	; (401468 <SystemCoreClockUpdate+0x100>)
  401422:	4b0e      	ldr	r3, [pc, #56]	; (40145c <SystemCoreClockUpdate+0xf4>)
  401424:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401426:	4b0c      	ldr	r3, [pc, #48]	; (401458 <SystemCoreClockUpdate+0xf0>)
  401428:	6a1b      	ldr	r3, [r3, #32]
  40142a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40142e:	2b10      	cmp	r3, #16
  401430:	d005      	beq.n	40143e <SystemCoreClockUpdate+0xd6>
  401432:	2b20      	cmp	r3, #32
  401434:	d1e0      	bne.n	4013f8 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  401436:	4a0b      	ldr	r2, [pc, #44]	; (401464 <SystemCoreClockUpdate+0xfc>)
  401438:	4b08      	ldr	r3, [pc, #32]	; (40145c <SystemCoreClockUpdate+0xf4>)
  40143a:	601a      	str	r2, [r3, #0]
          break;
  40143c:	e7dc      	b.n	4013f8 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40143e:	4a0b      	ldr	r2, [pc, #44]	; (40146c <SystemCoreClockUpdate+0x104>)
  401440:	4b06      	ldr	r3, [pc, #24]	; (40145c <SystemCoreClockUpdate+0xf4>)
  401442:	601a      	str	r2, [r3, #0]
          break;
  401444:	e7d8      	b.n	4013f8 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  401446:	4a05      	ldr	r2, [pc, #20]	; (40145c <SystemCoreClockUpdate+0xf4>)
  401448:	6813      	ldr	r3, [r2, #0]
  40144a:	4909      	ldr	r1, [pc, #36]	; (401470 <SystemCoreClockUpdate+0x108>)
  40144c:	fba1 1303 	umull	r1, r3, r1, r3
  401450:	085b      	lsrs	r3, r3, #1
  401452:	6013      	str	r3, [r2, #0]
  401454:	4770      	bx	lr
  401456:	bf00      	nop
  401458:	400e0600 	.word	0x400e0600
  40145c:	2040001c 	.word	0x2040001c
  401460:	400e1810 	.word	0x400e1810
  401464:	00b71b00 	.word	0x00b71b00
  401468:	003d0900 	.word	0x003d0900
  40146c:	007a1200 	.word	0x007a1200
  401470:	aaaaaaab 	.word	0xaaaaaaab

00401474 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401474:	4b16      	ldr	r3, [pc, #88]	; (4014d0 <system_init_flash+0x5c>)
  401476:	4298      	cmp	r0, r3
  401478:	d913      	bls.n	4014a2 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40147a:	4b16      	ldr	r3, [pc, #88]	; (4014d4 <system_init_flash+0x60>)
  40147c:	4298      	cmp	r0, r3
  40147e:	d915      	bls.n	4014ac <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401480:	4b15      	ldr	r3, [pc, #84]	; (4014d8 <system_init_flash+0x64>)
  401482:	4298      	cmp	r0, r3
  401484:	d916      	bls.n	4014b4 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401486:	4b15      	ldr	r3, [pc, #84]	; (4014dc <system_init_flash+0x68>)
  401488:	4298      	cmp	r0, r3
  40148a:	d917      	bls.n	4014bc <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  40148c:	4b14      	ldr	r3, [pc, #80]	; (4014e0 <system_init_flash+0x6c>)
  40148e:	4298      	cmp	r0, r3
  401490:	d918      	bls.n	4014c4 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  401492:	4b14      	ldr	r3, [pc, #80]	; (4014e4 <system_init_flash+0x70>)
  401494:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401496:	bf94      	ite	ls
  401498:	4a13      	ldrls	r2, [pc, #76]	; (4014e8 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  40149a:	4a14      	ldrhi	r2, [pc, #80]	; (4014ec <system_init_flash+0x78>)
  40149c:	4b14      	ldr	r3, [pc, #80]	; (4014f0 <system_init_flash+0x7c>)
  40149e:	601a      	str	r2, [r3, #0]
  4014a0:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4014a2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4014a6:	4b12      	ldr	r3, [pc, #72]	; (4014f0 <system_init_flash+0x7c>)
  4014a8:	601a      	str	r2, [r3, #0]
  4014aa:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4014ac:	4a11      	ldr	r2, [pc, #68]	; (4014f4 <system_init_flash+0x80>)
  4014ae:	4b10      	ldr	r3, [pc, #64]	; (4014f0 <system_init_flash+0x7c>)
  4014b0:	601a      	str	r2, [r3, #0]
  4014b2:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4014b4:	4a10      	ldr	r2, [pc, #64]	; (4014f8 <system_init_flash+0x84>)
  4014b6:	4b0e      	ldr	r3, [pc, #56]	; (4014f0 <system_init_flash+0x7c>)
  4014b8:	601a      	str	r2, [r3, #0]
  4014ba:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4014bc:	4a0f      	ldr	r2, [pc, #60]	; (4014fc <system_init_flash+0x88>)
  4014be:	4b0c      	ldr	r3, [pc, #48]	; (4014f0 <system_init_flash+0x7c>)
  4014c0:	601a      	str	r2, [r3, #0]
  4014c2:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4014c4:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4014c8:	4b09      	ldr	r3, [pc, #36]	; (4014f0 <system_init_flash+0x7c>)
  4014ca:	601a      	str	r2, [r3, #0]
  4014cc:	4770      	bx	lr
  4014ce:	bf00      	nop
  4014d0:	015ef3bf 	.word	0x015ef3bf
  4014d4:	02bde77f 	.word	0x02bde77f
  4014d8:	041cdb3f 	.word	0x041cdb3f
  4014dc:	057bceff 	.word	0x057bceff
  4014e0:	06dac2bf 	.word	0x06dac2bf
  4014e4:	0839b67f 	.word	0x0839b67f
  4014e8:	04000500 	.word	0x04000500
  4014ec:	04000600 	.word	0x04000600
  4014f0:	400e0c00 	.word	0x400e0c00
  4014f4:	04000100 	.word	0x04000100
  4014f8:	04000200 	.word	0x04000200
  4014fc:	04000300 	.word	0x04000300

00401500 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401500:	4b0a      	ldr	r3, [pc, #40]	; (40152c <_sbrk+0x2c>)
  401502:	681b      	ldr	r3, [r3, #0]
  401504:	b153      	cbz	r3, 40151c <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401506:	4b09      	ldr	r3, [pc, #36]	; (40152c <_sbrk+0x2c>)
  401508:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40150a:	181a      	adds	r2, r3, r0
  40150c:	4908      	ldr	r1, [pc, #32]	; (401530 <_sbrk+0x30>)
  40150e:	4291      	cmp	r1, r2
  401510:	db08      	blt.n	401524 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401512:	4610      	mov	r0, r2
  401514:	4a05      	ldr	r2, [pc, #20]	; (40152c <_sbrk+0x2c>)
  401516:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401518:	4618      	mov	r0, r3
  40151a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  40151c:	4a05      	ldr	r2, [pc, #20]	; (401534 <_sbrk+0x34>)
  40151e:	4b03      	ldr	r3, [pc, #12]	; (40152c <_sbrk+0x2c>)
  401520:	601a      	str	r2, [r3, #0]
  401522:	e7f0      	b.n	401506 <_sbrk+0x6>
		return (caddr_t) -1;	
  401524:	f04f 30ff 	mov.w	r0, #4294967295
}
  401528:	4770      	bx	lr
  40152a:	bf00      	nop
  40152c:	20400c78 	.word	0x20400c78
  401530:	2045fffc 	.word	0x2045fffc
  401534:	20402f08 	.word	0x20402f08

00401538 <but_callback>:


/***************************************************************************/
//CALLBACKS
void but_callback(void){
	but_flag = 1;
  401538:	2201      	movs	r2, #1
  40153a:	4b01      	ldr	r3, [pc, #4]	; (401540 <but_callback+0x8>)
  40153c:	701a      	strb	r2, [r3, #0]
  40153e:	4770      	bx	lr
  401540:	20400cde 	.word	0x20400cde

00401544 <echo_callback>:
}

void echo_callback(void){
  401544:	b5d0      	push	{r4, r6, r7, lr}
  401546:	b082      	sub	sp, #8
	if(!echo_flag){
  401548:	4b22      	ldr	r3, [pc, #136]	; (4015d4 <echo_callback+0x90>)
  40154a:	781b      	ldrb	r3, [r3, #0]
  40154c:	b17b      	cbz	r3, 40156e <echo_callback+0x2a>
		tc_stop(TC0, 0);
		RTT_init(freq, 0, 0);
		echo_flag = 1;
	}else{
		curr_time = rtt_read_timer_value(RTT);
  40154e:	4822      	ldr	r0, [pc, #136]	; (4015d8 <echo_callback+0x94>)
  401550:	4b22      	ldr	r3, [pc, #136]	; (4015dc <echo_callback+0x98>)
  401552:	4798      	blx	r3
  401554:	4b22      	ldr	r3, [pc, #136]	; (4015e0 <echo_callback+0x9c>)
  401556:	4798      	blx	r3
  401558:	4b22      	ldr	r3, [pc, #136]	; (4015e4 <echo_callback+0xa0>)
  40155a:	e9c3 0100 	strd	r0, r1, [r3]
		echo_flag = 0;
  40155e:	2200      	movs	r2, #0
  401560:	4b1c      	ldr	r3, [pc, #112]	; (4015d4 <echo_callback+0x90>)
  401562:	701a      	strb	r2, [r3, #0]
		display_flag = 1;
  401564:	2201      	movs	r2, #1
  401566:	4b20      	ldr	r3, [pc, #128]	; (4015e8 <echo_callback+0xa4>)
  401568:	701a      	strb	r2, [r3, #0]
	}
	
}
  40156a:	b002      	add	sp, #8
  40156c:	bdd0      	pop	{r4, r6, r7, pc}
		tc_stop(TC0, 0);
  40156e:	2100      	movs	r1, #0
  401570:	481e      	ldr	r0, [pc, #120]	; (4015ec <echo_callback+0xa8>)
  401572:	4b1f      	ldr	r3, [pc, #124]	; (4015f0 <echo_callback+0xac>)
  401574:	4798      	blx	r3
		RTT_init(freq, 0, 0);
  401576:	4b1f      	ldr	r3, [pc, #124]	; (4015f4 <echo_callback+0xb0>)
  401578:	e9d3 6700 	ldrd	r6, r7, [r3]

static void RTT_init(float freqPrescale, uint32_t IrqNPulses, uint32_t rttIRQSource) {

	uint16_t pllPreScale = (int) (((float) 32768) / freqPrescale);
	
	rtt_sel_source(RTT, false);
  40157c:	4c16      	ldr	r4, [pc, #88]	; (4015d8 <echo_callback+0x94>)
  40157e:	2100      	movs	r1, #0
  401580:	4620      	mov	r0, r4
  401582:	4b1d      	ldr	r3, [pc, #116]	; (4015f8 <echo_callback+0xb4>)
  401584:	4798      	blx	r3
		RTT_init(freq, 0, 0);
  401586:	4630      	mov	r0, r6
  401588:	4639      	mov	r1, r7
  40158a:	4b1c      	ldr	r3, [pc, #112]	; (4015fc <echo_callback+0xb8>)
  40158c:	4798      	blx	r3
	uint16_t pllPreScale = (int) (((float) 32768) / freqPrescale);
  40158e:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 401600 <echo_callback+0xbc>
  401592:	ee06 0a90 	vmov	s13, r0
  401596:	eec7 7a26 	vdiv.f32	s15, s14, s13
  40159a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  40159e:	edcd 7a01 	vstr	s15, [sp, #4]
	rtt_init(RTT, pllPreScale);
  4015a2:	f8bd 1004 	ldrh.w	r1, [sp, #4]
  4015a6:	4620      	mov	r0, r4
  4015a8:	4b16      	ldr	r3, [pc, #88]	; (401604 <echo_callback+0xc0>)
  4015aa:	4798      	blx	r3
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4015ac:	4b16      	ldr	r3, [pc, #88]	; (401608 <echo_callback+0xc4>)
  4015ae:	2208      	movs	r2, #8
  4015b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4015b4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4015b8:	2180      	movs	r1, #128	; 0x80
  4015ba:	f883 1303 	strb.w	r1, [r3, #771]	; 0x303
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4015be:	601a      	str	r2, [r3, #0]

	
	if (rttIRQSource & (RTT_MR_RTTINCIEN | RTT_MR_ALMIEN))
	rtt_enable_interrupt(RTT, rttIRQSource);
	else
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
  4015c0:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  4015c4:	4620      	mov	r0, r4
  4015c6:	4b11      	ldr	r3, [pc, #68]	; (40160c <echo_callback+0xc8>)
  4015c8:	4798      	blx	r3
		echo_flag = 1;
  4015ca:	2201      	movs	r2, #1
  4015cc:	4b01      	ldr	r3, [pc, #4]	; (4015d4 <echo_callback+0x90>)
  4015ce:	701a      	strb	r2, [r3, #0]
  4015d0:	e7cb      	b.n	40156a <echo_callback+0x26>
  4015d2:	bf00      	nop
  4015d4:	20400cdc 	.word	0x20400cdc
  4015d8:	400e1830 	.word	0x400e1830
  4015dc:	00400201 	.word	0x00400201
  4015e0:	00401d29 	.word	0x00401d29
  4015e4:	20400c80 	.word	0x20400c80
  4015e8:	20400cdf 	.word	0x20400cdf
  4015ec:	4000c000 	.word	0x4000c000
  4015f0:	00400385 	.word	0x00400385
  4015f4:	20400020 	.word	0x20400020
  4015f8:	004001c1 	.word	0x004001c1
  4015fc:	00402399 	.word	0x00402399
  401600:	47000000 	.word	0x47000000
  401604:	004001ad 	.word	0x004001ad
  401608:	e000e100 	.word	0xe000e100
  40160c:	004001ed 	.word	0x004001ed

00401610 <add_measurement>:
void add_measurement(double arr[4], double new_value){
  401610:	b430      	push	{r4, r5}
	arr[3] = arr[2];
  401612:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
  401616:	e9c0 4506 	strd	r4, r5, [r0, #24]
	arr[2] = arr[1];
  40161a:	e9d0 4502 	ldrd	r4, r5, [r0, #8]
  40161e:	e9c0 4504 	strd	r4, r5, [r0, #16]
	arr[1] = arr[0];
  401622:	e9d0 4500 	ldrd	r4, r5, [r0]
  401626:	e9c0 4502 	strd	r4, r5, [r0, #8]
	arr[0] = new_value;
  40162a:	e9c0 2300 	strd	r2, r3, [r0]
}
  40162e:	bc30      	pop	{r4, r5}
  401630:	4770      	bx	lr
	...

00401634 <show_oled>:
void show_oled(double distance){
  401634:	b530      	push	{r4, r5, lr}
  401636:	b0a1      	sub	sp, #132	; 0x84
	sprintf(str, "%.1f", distance);
  401638:	4602      	mov	r2, r0
  40163a:	460b      	mov	r3, r1
  40163c:	4908      	ldr	r1, [pc, #32]	; (401660 <show_oled+0x2c>)
  40163e:	4668      	mov	r0, sp
  401640:	4c08      	ldr	r4, [pc, #32]	; (401664 <show_oled+0x30>)
  401642:	47a0      	blx	r4
	gfx_mono_draw_string("      ", 5,8, &sysfont);
  401644:	4d08      	ldr	r5, [pc, #32]	; (401668 <show_oled+0x34>)
  401646:	462b      	mov	r3, r5
  401648:	2208      	movs	r2, #8
  40164a:	2105      	movs	r1, #5
  40164c:	4807      	ldr	r0, [pc, #28]	; (40166c <show_oled+0x38>)
  40164e:	4c08      	ldr	r4, [pc, #32]	; (401670 <show_oled+0x3c>)
  401650:	47a0      	blx	r4
	gfx_mono_draw_string(str, 5, 8, &sysfont);
  401652:	462b      	mov	r3, r5
  401654:	2208      	movs	r2, #8
  401656:	2105      	movs	r1, #5
  401658:	4668      	mov	r0, sp
  40165a:	47a0      	blx	r4
}
  40165c:	b021      	add	sp, #132	; 0x84
  40165e:	bd30      	pop	{r4, r5, pc}
  401660:	00406e98 	.word	0x00406e98
  401664:	00402525 	.word	0x00402525
  401668:	2040000c 	.word	0x2040000c
  40166c:	00406ea0 	.word	0x00406ea0
  401670:	004005f5 	.word	0x004005f5

00401674 <show_error>:
void show_error(){
  401674:	b530      	push	{r4, r5, lr}
  401676:	b083      	sub	sp, #12
	gfx_mono_generic_draw_filled_rect(60, 3, 60, 6, 0);
  401678:	2500      	movs	r5, #0
  40167a:	9500      	str	r5, [sp, #0]
  40167c:	2306      	movs	r3, #6
  40167e:	223c      	movs	r2, #60	; 0x3c
  401680:	2103      	movs	r1, #3
  401682:	4610      	mov	r0, r2
  401684:	4c10      	ldr	r4, [pc, #64]	; (4016c8 <show_error+0x54>)
  401686:	47a0      	blx	r4
	gfx_mono_generic_draw_filled_rect(60, 10, 60, 6, 0);
  401688:	9500      	str	r5, [sp, #0]
  40168a:	2306      	movs	r3, #6
  40168c:	223c      	movs	r2, #60	; 0x3c
  40168e:	210a      	movs	r1, #10
  401690:	4610      	mov	r0, r2
  401692:	47a0      	blx	r4
	gfx_mono_generic_draw_filled_rect(60, 17, 60, 6, 0);
  401694:	9500      	str	r5, [sp, #0]
  401696:	2306      	movs	r3, #6
  401698:	223c      	movs	r2, #60	; 0x3c
  40169a:	2111      	movs	r1, #17
  40169c:	4610      	mov	r0, r2
  40169e:	47a0      	blx	r4
	gfx_mono_generic_draw_filled_rect(60, 24, 60, 6, 0);
  4016a0:	9500      	str	r5, [sp, #0]
  4016a2:	2306      	movs	r3, #6
  4016a4:	223c      	movs	r2, #60	; 0x3c
  4016a6:	2118      	movs	r1, #24
  4016a8:	4610      	mov	r0, r2
  4016aa:	47a0      	blx	r4
	gfx_mono_draw_string("       ", 5,8, &sysfont);
  4016ac:	4d07      	ldr	r5, [pc, #28]	; (4016cc <show_error+0x58>)
  4016ae:	462b      	mov	r3, r5
  4016b0:	2208      	movs	r2, #8
  4016b2:	2105      	movs	r1, #5
  4016b4:	4806      	ldr	r0, [pc, #24]	; (4016d0 <show_error+0x5c>)
  4016b6:	4c07      	ldr	r4, [pc, #28]	; (4016d4 <show_error+0x60>)
  4016b8:	47a0      	blx	r4
	gfx_mono_draw_string("Erro", 5,8, &sysfont);
  4016ba:	462b      	mov	r3, r5
  4016bc:	2208      	movs	r2, #8
  4016be:	2105      	movs	r1, #5
  4016c0:	4805      	ldr	r0, [pc, #20]	; (4016d8 <show_error+0x64>)
  4016c2:	47a0      	blx	r4
}
  4016c4:	b003      	add	sp, #12
  4016c6:	bd30      	pop	{r4, r5, pc}
  4016c8:	00400511 	.word	0x00400511
  4016cc:	2040000c 	.word	0x2040000c
  4016d0:	00406e88 	.word	0x00406e88
  4016d4:	004005f5 	.word	0x004005f5
  4016d8:	00406e90 	.word	0x00406e90

004016dc <plot>:
void plot(double arr[4]){
  4016dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4016e0:	b083      	sub	sp, #12
  4016e2:	4605      	mov	r5, r0
	gfx_mono_generic_draw_filled_rect(60, 3, 60, 6, 0);
  4016e4:	2600      	movs	r6, #0
  4016e6:	9600      	str	r6, [sp, #0]
  4016e8:	2306      	movs	r3, #6
  4016ea:	223c      	movs	r2, #60	; 0x3c
  4016ec:	2103      	movs	r1, #3
  4016ee:	4610      	mov	r0, r2
  4016f0:	4c20      	ldr	r4, [pc, #128]	; (401774 <plot+0x98>)
  4016f2:	47a0      	blx	r4
	gfx_mono_generic_draw_filled_rect(60, 10, 60, 6, 0);
  4016f4:	9600      	str	r6, [sp, #0]
  4016f6:	2306      	movs	r3, #6
  4016f8:	223c      	movs	r2, #60	; 0x3c
  4016fa:	210a      	movs	r1, #10
  4016fc:	4610      	mov	r0, r2
  4016fe:	47a0      	blx	r4
	gfx_mono_generic_draw_filled_rect(60, 17, 60, 6, 0);
  401700:	9600      	str	r6, [sp, #0]
  401702:	2306      	movs	r3, #6
  401704:	223c      	movs	r2, #60	; 0x3c
  401706:	2111      	movs	r1, #17
  401708:	4610      	mov	r0, r2
  40170a:	47a0      	blx	r4
	gfx_mono_generic_draw_filled_rect(60, 24, 60, 6, 0);
  40170c:	9600      	str	r6, [sp, #0]
  40170e:	2306      	movs	r3, #6
  401710:	223c      	movs	r2, #60	; 0x3c
  401712:	2118      	movs	r1, #24
  401714:	4610      	mov	r0, r2
  401716:	47a0      	blx	r4
	int y = 3;
  401718:	2403      	movs	r4, #3
		int n_pixels = arr[i]*60/400;
  40171a:	4f17      	ldr	r7, [pc, #92]	; (401778 <plot+0x9c>)
  40171c:	f04f 0a00 	mov.w	sl, #0
  401720:	f8df b060 	ldr.w	fp, [pc, #96]	; 401784 <plot+0xa8>
  401724:	f04f 0800 	mov.w	r8, #0
  401728:	f8df 905c 	ldr.w	r9, [pc, #92]	; 401788 <plot+0xac>
  40172c:	e00a      	b.n	401744 <plot+0x68>
			gfx_mono_generic_draw_filled_rect(60, y, n_pixels, 6, 1);
  40172e:	2301      	movs	r3, #1
  401730:	9300      	str	r3, [sp, #0]
  401732:	2306      	movs	r3, #6
  401734:	b2c2      	uxtb	r2, r0
  401736:	b2e1      	uxtb	r1, r4
  401738:	203c      	movs	r0, #60	; 0x3c
  40173a:	4e0e      	ldr	r6, [pc, #56]	; (401774 <plot+0x98>)
  40173c:	47b0      	blx	r6
		y += 7;
  40173e:	3407      	adds	r4, #7
	for(int i=0; i<4; i++){
  401740:	2c1f      	cmp	r4, #31
  401742:	d014      	beq.n	40176e <plot+0x92>
		int n_pixels = arr[i]*60/400;
  401744:	4652      	mov	r2, sl
  401746:	465b      	mov	r3, fp
  401748:	e8f5 0102 	ldrd	r0, r1, [r5], #8
  40174c:	47b8      	blx	r7
  40174e:	4642      	mov	r2, r8
  401750:	464b      	mov	r3, r9
  401752:	4e0a      	ldr	r6, [pc, #40]	; (40177c <plot+0xa0>)
  401754:	47b0      	blx	r6
  401756:	4b0a      	ldr	r3, [pc, #40]	; (401780 <plot+0xa4>)
  401758:	4798      	blx	r3
		if(n_pixels == 0){
  40175a:	2800      	cmp	r0, #0
  40175c:	d1e7      	bne.n	40172e <plot+0x52>
			gfx_mono_generic_draw_filled_rect(60, y, 1, 6, 1);
  40175e:	2201      	movs	r2, #1
  401760:	9200      	str	r2, [sp, #0]
  401762:	2306      	movs	r3, #6
  401764:	b2e1      	uxtb	r1, r4
  401766:	203c      	movs	r0, #60	; 0x3c
  401768:	4e02      	ldr	r6, [pc, #8]	; (401774 <plot+0x98>)
  40176a:	47b0      	blx	r6
  40176c:	e7e7      	b.n	40173e <plot+0x62>
}
  40176e:	b003      	add	sp, #12
  401770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401774:	00400511 	.word	0x00400511
  401778:	00401e15 	.word	0x00401e15
  40177c:	00402069 	.word	0x00402069
  401780:	00402349 	.word	0x00402349
  401784:	404e0000 	.word	0x404e0000
  401788:	40790000 	.word	0x40790000

0040178c <RTT_Handler>:
void RTT_Handler(void) {
  40178c:	b508      	push	{r3, lr}
	ul_status = rtt_get_status(RTT);
  40178e:	4802      	ldr	r0, [pc, #8]	; (401798 <RTT_Handler+0xc>)
  401790:	4b02      	ldr	r3, [pc, #8]	; (40179c <RTT_Handler+0x10>)
  401792:	4798      	blx	r3
  401794:	bd08      	pop	{r3, pc}
  401796:	bf00      	nop
  401798:	400e1830 	.word	0x400e1830
  40179c:	00400215 	.word	0x00400215

004017a0 <TC0_Handler>:
void TC0_Handler(void){
  4017a0:	b500      	push	{lr}
  4017a2:	b083      	sub	sp, #12
	volatile uint32_t status = tc_get_status(TC0, 0);
  4017a4:	2100      	movs	r1, #0
  4017a6:	4805      	ldr	r0, [pc, #20]	; (4017bc <TC0_Handler+0x1c>)
  4017a8:	4b05      	ldr	r3, [pc, #20]	; (4017c0 <TC0_Handler+0x20>)
  4017aa:	4798      	blx	r3
  4017ac:	9001      	str	r0, [sp, #4]
	timeout_flag = 1;
  4017ae:	2201      	movs	r2, #1
  4017b0:	4b04      	ldr	r3, [pc, #16]	; (4017c4 <TC0_Handler+0x24>)
  4017b2:	701a      	strb	r2, [r3, #0]
}
  4017b4:	b003      	add	sp, #12
  4017b6:	f85d fb04 	ldr.w	pc, [sp], #4
  4017ba:	bf00      	nop
  4017bc:	4000c000 	.word	0x4000c000
  4017c0:	0040039d 	.word	0x0040039d
  4017c4:	20400cdd 	.word	0x20400cdd

004017c8 <TC_init>:

}

void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  4017c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4017cc:	b085      	sub	sp, #20
  4017ce:	4606      	mov	r6, r0
  4017d0:	460c      	mov	r4, r1
  4017d2:	4617      	mov	r7, r2
  4017d4:	4698      	mov	r8, r3
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();

	/* Configura o PMC */
	pmc_enable_periph_clk(ID_TC);
  4017d6:	4608      	mov	r0, r1
  4017d8:	4b1c      	ldr	r3, [pc, #112]	; (40184c <TC_init+0x84>)
  4017da:	4798      	blx	r3

	/** Configura o TC para operar em  freq hz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  4017dc:	4d1c      	ldr	r5, [pc, #112]	; (401850 <TC_init+0x88>)
  4017de:	9500      	str	r5, [sp, #0]
  4017e0:	ab02      	add	r3, sp, #8
  4017e2:	aa03      	add	r2, sp, #12
  4017e4:	4629      	mov	r1, r5
  4017e6:	4640      	mov	r0, r8
  4017e8:	f8df 9080 	ldr.w	r9, [pc, #128]	; 40186c <TC_init+0xa4>
  4017ec:	47c8      	blx	r9
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  4017ee:	9a02      	ldr	r2, [sp, #8]
  4017f0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  4017f4:	4639      	mov	r1, r7
  4017f6:	4630      	mov	r0, r6
  4017f8:	4b16      	ldr	r3, [pc, #88]	; (401854 <TC_init+0x8c>)
  4017fa:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  4017fc:	9a03      	ldr	r2, [sp, #12]
  4017fe:	fbb5 f2f2 	udiv	r2, r5, r2
  401802:	fbb2 f2f8 	udiv	r2, r2, r8
  401806:	4639      	mov	r1, r7
  401808:	4630      	mov	r0, r6
  40180a:	4b13      	ldr	r3, [pc, #76]	; (401858 <TC_init+0x90>)
  40180c:	4798      	blx	r3

	/* Configura NVIC*/
	NVIC_SetPriority(ID_TC, 4);
  40180e:	b263      	sxtb	r3, r4
  if(IRQn < 0) {
  401810:	2b00      	cmp	r3, #0
  401812:	db13      	blt.n	40183c <TC_init+0x74>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401814:	4a11      	ldr	r2, [pc, #68]	; (40185c <TC_init+0x94>)
  401816:	2180      	movs	r1, #128	; 0x80
  401818:	54d1      	strb	r1, [r2, r3]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40181a:	095b      	lsrs	r3, r3, #5
  40181c:	f004 041f 	and.w	r4, r4, #31
  401820:	2201      	movs	r2, #1
  401822:	fa02 f404 	lsl.w	r4, r2, r4
  401826:	4a0e      	ldr	r2, [pc, #56]	; (401860 <TC_init+0x98>)
  401828:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  40182c:	2210      	movs	r2, #16
  40182e:	4639      	mov	r1, r7
  401830:	4630      	mov	r0, r6
  401832:	4b0c      	ldr	r3, [pc, #48]	; (401864 <TC_init+0x9c>)
  401834:	4798      	blx	r3
}
  401836:	b005      	add	sp, #20
  401838:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  40183c:	f004 010f 	and.w	r1, r4, #15
  401840:	4a09      	ldr	r2, [pc, #36]	; (401868 <TC_init+0xa0>)
  401842:	440a      	add	r2, r1
  401844:	2180      	movs	r1, #128	; 0x80
  401846:	7611      	strb	r1, [r2, #24]
  401848:	e7e7      	b.n	40181a <TC_init+0x52>
  40184a:	bf00      	nop
  40184c:	00400f85 	.word	0x00400f85
  401850:	11e1a300 	.word	0x11e1a300
  401854:	00400363 	.word	0x00400363
  401858:	0040038d 	.word	0x0040038d
  40185c:	e000e400 	.word	0xe000e400
  401860:	e000e100 	.word	0xe000e100
  401864:	00400395 	.word	0x00400395
  401868:	e000ecfc 	.word	0xe000ecfc
  40186c:	004003a5 	.word	0x004003a5

00401870 <io_init>:

void io_init(void)
{
  401870:	b5f0      	push	{r4, r5, r6, r7, lr}
  401872:	b083      	sub	sp, #12
	// Configura Trigger
	pmc_enable_periph_clk(TRIGGER_PIO_ID);
  401874:	2010      	movs	r0, #16
  401876:	4e27      	ldr	r6, [pc, #156]	; (401914 <io_init+0xa4>)
  401878:	47b0      	blx	r6
	pio_configure(TRIGGER_PIO, PIO_OUTPUT_0,TRIGGER_PIO_IDX_MASK, PIO_DEFAULT);
  40187a:	4d27      	ldr	r5, [pc, #156]	; (401918 <io_init+0xa8>)
  40187c:	2300      	movs	r3, #0
  40187e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401882:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  401886:	4628      	mov	r0, r5
  401888:	4f24      	ldr	r7, [pc, #144]	; (40191c <io_init+0xac>)
  40188a:	47b8      	blx	r7

	// Configura echo
	pmc_enable_periph_clk(ECHO_PIO_ID);
  40188c:	200a      	movs	r0, #10
  40188e:	47b0      	blx	r6
	pio_set_input(ECHO_PIO, ECHO_PIO_IDX_MASK, PIO_DEFAULT);
  401890:	4c23      	ldr	r4, [pc, #140]	; (401920 <io_init+0xb0>)
  401892:	2200      	movs	r2, #0
  401894:	2140      	movs	r1, #64	; 0x40
  401896:	4620      	mov	r0, r4
  401898:	4b22      	ldr	r3, [pc, #136]	; (401924 <io_init+0xb4>)
  40189a:	4798      	blx	r3
	
	// Configura botao
	pmc_enable_periph_clk(BUT_PIO_ID);
  40189c:	2010      	movs	r0, #16
  40189e:	47b0      	blx	r6
	pio_configure(BUT_PIO, PIO_INPUT, BUT_PIO_IDX_MASK, PIO_PULLUP|PIO_DEBOUNCE);
  4018a0:	2309      	movs	r3, #9
  4018a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4018a6:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4018aa:	4628      	mov	r0, r5
  4018ac:	47b8      	blx	r7
	pio_set_debounce_filter(ECHO_PIO, BUT_PIO_IDX_MASK, 60);
  4018ae:	223c      	movs	r2, #60	; 0x3c
  4018b0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4018b4:	4620      	mov	r0, r4
  4018b6:	4b1c      	ldr	r3, [pc, #112]	; (401928 <io_init+0xb8>)
  4018b8:	4798      	blx	r3
	
	
	// Configura interrupo no pino referente aos botes e associa
	// funo de callback caso uma interrupo for gerada
	// a funo de callback  a: but_callback()
	pio_handler_set(ECHO_PIO,
  4018ba:	4b1c      	ldr	r3, [pc, #112]	; (40192c <io_init+0xbc>)
  4018bc:	9300      	str	r3, [sp, #0]
  4018be:	2340      	movs	r3, #64	; 0x40
  4018c0:	461a      	mov	r2, r3
  4018c2:	210a      	movs	r1, #10
  4018c4:	4620      	mov	r0, r4
  4018c6:	4e1a      	ldr	r6, [pc, #104]	; (401930 <io_init+0xc0>)
  4018c8:	47b0      	blx	r6
					ECHO_PIO_ID,
					ECHO_PIO_IDX_MASK,
					PIO_IT_EDGE,
					echo_callback);
	
	pio_handler_set(BUT_PIO,
  4018ca:	4b1a      	ldr	r3, [pc, #104]	; (401934 <io_init+0xc4>)
  4018cc:	9300      	str	r3, [sp, #0]
  4018ce:	2350      	movs	r3, #80	; 0x50
  4018d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4018d4:	2110      	movs	r1, #16
  4018d6:	4628      	mov	r0, r5
  4018d8:	47b0      	blx	r6
					BUT_PIO_IDX_MASK,
					PIO_IT_FALL_EDGE,
					but_callback);

	// Ativa interrupo e limpa primeira IRQ gerada na ativacao
	pio_enable_interrupt(BUT_PIO, BUT_PIO_IDX_MASK);
  4018da:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4018de:	4628      	mov	r0, r5
  4018e0:	4e15      	ldr	r6, [pc, #84]	; (401938 <io_init+0xc8>)
  4018e2:	47b0      	blx	r6
	pio_get_interrupt_status(BUT_PIO);
  4018e4:	4628      	mov	r0, r5
  4018e6:	4d15      	ldr	r5, [pc, #84]	; (40193c <io_init+0xcc>)
  4018e8:	47a8      	blx	r5
	
	pio_enable_interrupt(ECHO_PIO, ECHO_PIO_IDX_MASK);
  4018ea:	2140      	movs	r1, #64	; 0x40
  4018ec:	4620      	mov	r0, r4
  4018ee:	47b0      	blx	r6
	pio_get_interrupt_status(ECHO_PIO);
  4018f0:	4620      	mov	r0, r4
  4018f2:	47a8      	blx	r5
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4018f4:	4b12      	ldr	r3, [pc, #72]	; (401940 <io_init+0xd0>)
  4018f6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  4018fa:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4018fc:	2240      	movs	r2, #64	; 0x40
  4018fe:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401902:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401906:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401908:	2220      	movs	r2, #32
  40190a:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
	NVIC_EnableIRQ(BUT_PIO_ID);
	NVIC_SetPriority(BUT_PIO_ID, 2); // Prioridade 4
	
	NVIC_EnableIRQ(ECHO_PIO_ID);
	NVIC_SetPriority(ECHO_PIO_ID, 1); // Prioridade 4
}
  40190e:	b003      	add	sp, #12
  401910:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401912:	bf00      	nop
  401914:	00400f85 	.word	0x00400f85
  401918:	400e1400 	.word	0x400e1400
  40191c:	00400c71 	.word	0x00400c71
  401920:	400e0e00 	.word	0x400e0e00
  401924:	00400c11 	.word	0x00400c11
  401928:	00400b5d 	.word	0x00400b5d
  40192c:	00401545 	.word	0x00401545
  401930:	00400d91 	.word	0x00400d91
  401934:	00401539 	.word	0x00401539
  401938:	00400d33 	.word	0x00400d33
  40193c:	00400d37 	.word	0x00400d37
  401940:	e000e100 	.word	0xe000e100

00401944 <main>:



int main (void)
{
  401944:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	board_init();
  401948:	4b38      	ldr	r3, [pc, #224]	; (401a2c <main+0xe8>)
  40194a:	4798      	blx	r3
	sysclk_init();
  40194c:	4b38      	ldr	r3, [pc, #224]	; (401a30 <main+0xec>)
  40194e:	4798      	blx	r3
	delay_init();
	io_init();
  401950:	4b38      	ldr	r3, [pc, #224]	; (401a34 <main+0xf0>)
  401952:	4798      	blx	r3
	
  // Init OLED
	gfx_mono_ssd1306_init();
  401954:	4b38      	ldr	r3, [pc, #224]	; (401a38 <main+0xf4>)
  401956:	4798      	blx	r3
  
  /* Insert application code here, after the board has been initialized. */
	while(1) {
		if(but_flag){
  401958:	4c38      	ldr	r4, [pc, #224]	; (401a3c <main+0xf8>)
			pio_set(TRIGGER_PIO, TRIGGER_PIO_IDX_MASK);
  40195a:	f8df a140 	ldr.w	sl, [pc, #320]	; 401a9c <main+0x158>
			timeout_flag = 0;
		}
		
		if(display_flag){
			double rt = curr_time/freq;      //tempo real
			double dist = (340*rt/2.0)*100;  //em cm
  40195e:	f04f 0800 	mov.w	r8, #0
  401962:	f8df 913c 	ldr.w	r9, [pc, #316]	; 401aa0 <main+0x15c>
  401966:	e038      	b.n	4019da <main+0x96>
			pio_set(TRIGGER_PIO, TRIGGER_PIO_IDX_MASK);
  401968:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40196c:	4650      	mov	r0, sl
  40196e:	4b34      	ldr	r3, [pc, #208]	; (401a40 <main+0xfc>)
  401970:	4798      	blx	r3
			delay_us(10);
  401972:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  401976:	4b33      	ldr	r3, [pc, #204]	; (401a44 <main+0x100>)
  401978:	4798      	blx	r3
			pio_clear(TRIGGER_PIO, TRIGGER_PIO_IDX_MASK);
  40197a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40197e:	4650      	mov	r0, sl
  401980:	4b31      	ldr	r3, [pc, #196]	; (401a48 <main+0x104>)
  401982:	4798      	blx	r3
			TC_init(TC0, ID_TC0, 0, 2);
  401984:	4d31      	ldr	r5, [pc, #196]	; (401a4c <main+0x108>)
  401986:	2302      	movs	r3, #2
  401988:	2200      	movs	r2, #0
  40198a:	2117      	movs	r1, #23
  40198c:	4628      	mov	r0, r5
  40198e:	4e30      	ldr	r6, [pc, #192]	; (401a50 <main+0x10c>)
  401990:	47b0      	blx	r6
			tc_start(TC0, 0);
  401992:	2100      	movs	r1, #0
  401994:	4628      	mov	r0, r5
  401996:	4b2f      	ldr	r3, [pc, #188]	; (401a54 <main+0x110>)
  401998:	4798      	blx	r3
			but_flag = 0;
  40199a:	2300      	movs	r3, #0
  40199c:	7023      	strb	r3, [r4, #0]
  40199e:	e01f      	b.n	4019e0 <main+0x9c>
			show_error();
  4019a0:	4b2d      	ldr	r3, [pc, #180]	; (401a58 <main+0x114>)
  4019a2:	4798      	blx	r3
			tc_stop(TC0, 0);
  4019a4:	2100      	movs	r1, #0
  4019a6:	4829      	ldr	r0, [pc, #164]	; (401a4c <main+0x108>)
  4019a8:	4b2c      	ldr	r3, [pc, #176]	; (401a5c <main+0x118>)
  4019aa:	4798      	blx	r3
			timeout_flag = 0;
  4019ac:	2200      	movs	r2, #0
  4019ae:	4b2c      	ldr	r3, [pc, #176]	; (401a60 <main+0x11c>)
  4019b0:	701a      	strb	r2, [r3, #0]
  4019b2:	e019      	b.n	4019e8 <main+0xa4>
			if(dist > 400){
				show_error();
			}else{
				add_measurement(history, dist);
  4019b4:	4d2b      	ldr	r5, [pc, #172]	; (401a64 <main+0x120>)
  4019b6:	4632      	mov	r2, r6
  4019b8:	463b      	mov	r3, r7
  4019ba:	4628      	mov	r0, r5
  4019bc:	492a      	ldr	r1, [pc, #168]	; (401a68 <main+0x124>)
  4019be:	4788      	blx	r1
				show_oled(dist);
  4019c0:	4630      	mov	r0, r6
  4019c2:	4639      	mov	r1, r7
  4019c4:	4b29      	ldr	r3, [pc, #164]	; (401a6c <main+0x128>)
  4019c6:	4798      	blx	r3
				plot(history);
  4019c8:	4628      	mov	r0, r5
  4019ca:	4b29      	ldr	r3, [pc, #164]	; (401a70 <main+0x12c>)
  4019cc:	4798      	blx	r3
			}
			display_flag = 0;
  4019ce:	2200      	movs	r2, #0
  4019d0:	4b28      	ldr	r3, [pc, #160]	; (401a74 <main+0x130>)
  4019d2:	701a      	strb	r2, [r3, #0]
		}
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  4019d4:	2002      	movs	r0, #2
  4019d6:	4b28      	ldr	r3, [pc, #160]	; (401a78 <main+0x134>)
  4019d8:	4798      	blx	r3
		if(but_flag){
  4019da:	7823      	ldrb	r3, [r4, #0]
  4019dc:	2b00      	cmp	r3, #0
  4019de:	d1c3      	bne.n	401968 <main+0x24>
		if(timeout_flag){
  4019e0:	4b1f      	ldr	r3, [pc, #124]	; (401a60 <main+0x11c>)
  4019e2:	781b      	ldrb	r3, [r3, #0]
  4019e4:	2b00      	cmp	r3, #0
  4019e6:	d1db      	bne.n	4019a0 <main+0x5c>
		if(display_flag){
  4019e8:	4b22      	ldr	r3, [pc, #136]	; (401a74 <main+0x130>)
  4019ea:	781b      	ldrb	r3, [r3, #0]
  4019ec:	2b00      	cmp	r3, #0
  4019ee:	d0f1      	beq.n	4019d4 <main+0x90>
			double rt = curr_time/freq;      //tempo real
  4019f0:	4b22      	ldr	r3, [pc, #136]	; (401a7c <main+0x138>)
  4019f2:	e9d3 0100 	ldrd	r0, r1, [r3]
  4019f6:	4b22      	ldr	r3, [pc, #136]	; (401a80 <main+0x13c>)
  4019f8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4019fc:	4d21      	ldr	r5, [pc, #132]	; (401a84 <main+0x140>)
  4019fe:	47a8      	blx	r5
			double dist = (340*rt/2.0)*100;  //em cm
  401a00:	4d21      	ldr	r5, [pc, #132]	; (401a88 <main+0x144>)
  401a02:	4642      	mov	r2, r8
  401a04:	464b      	mov	r3, r9
  401a06:	47a8      	blx	r5
  401a08:	2200      	movs	r2, #0
  401a0a:	4b20      	ldr	r3, [pc, #128]	; (401a8c <main+0x148>)
  401a0c:	47a8      	blx	r5
  401a0e:	2200      	movs	r2, #0
  401a10:	4b1f      	ldr	r3, [pc, #124]	; (401a90 <main+0x14c>)
  401a12:	47a8      	blx	r5
  401a14:	4606      	mov	r6, r0
  401a16:	460f      	mov	r7, r1
			if(dist > 400){
  401a18:	2200      	movs	r2, #0
  401a1a:	4b1e      	ldr	r3, [pc, #120]	; (401a94 <main+0x150>)
  401a1c:	4d1e      	ldr	r5, [pc, #120]	; (401a98 <main+0x154>)
  401a1e:	47a8      	blx	r5
  401a20:	2800      	cmp	r0, #0
  401a22:	d0c7      	beq.n	4019b4 <main+0x70>
				show_error();
  401a24:	4b0c      	ldr	r3, [pc, #48]	; (401a58 <main+0x114>)
  401a26:	4798      	blx	r3
  401a28:	e7d1      	b.n	4019ce <main+0x8a>
  401a2a:	bf00      	nop
  401a2c:	00400a1d 	.word	0x00400a1d
  401a30:	004009ad 	.word	0x004009ad
  401a34:	00401871 	.word	0x00401871
  401a38:	0040068d 	.word	0x0040068d
  401a3c:	20400cde 	.word	0x20400cde
  401a40:	00400b77 	.word	0x00400b77
  401a44:	20400001 	.word	0x20400001
  401a48:	00400b7b 	.word	0x00400b7b
  401a4c:	4000c000 	.word	0x4000c000
  401a50:	004017c9 	.word	0x004017c9
  401a54:	0040037d 	.word	0x0040037d
  401a58:	00401675 	.word	0x00401675
  401a5c:	00400385 	.word	0x00400385
  401a60:	20400cdd 	.word	0x20400cdd
  401a64:	20400c88 	.word	0x20400c88
  401a68:	00401611 	.word	0x00401611
  401a6c:	00401635 	.word	0x00401635
  401a70:	004016dd 	.word	0x004016dd
  401a74:	20400cdf 	.word	0x20400cdf
  401a78:	00401029 	.word	0x00401029
  401a7c:	20400c80 	.word	0x20400c80
  401a80:	20400020 	.word	0x20400020
  401a84:	00402069 	.word	0x00402069
  401a88:	00401e15 	.word	0x00401e15
  401a8c:	3fe00000 	.word	0x3fe00000
  401a90:	40590000 	.word	0x40590000
  401a94:	40790000 	.word	0x40790000
  401a98:	00402335 	.word	0x00402335
  401a9c:	400e1400 	.word	0x400e1400
  401aa0:	40754000 	.word	0x40754000

00401aa4 <__aeabi_drsub>:
  401aa4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  401aa8:	e002      	b.n	401ab0 <__adddf3>
  401aaa:	bf00      	nop

00401aac <__aeabi_dsub>:
  401aac:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00401ab0 <__adddf3>:
  401ab0:	b530      	push	{r4, r5, lr}
  401ab2:	ea4f 0441 	mov.w	r4, r1, lsl #1
  401ab6:	ea4f 0543 	mov.w	r5, r3, lsl #1
  401aba:	ea94 0f05 	teq	r4, r5
  401abe:	bf08      	it	eq
  401ac0:	ea90 0f02 	teqeq	r0, r2
  401ac4:	bf1f      	itttt	ne
  401ac6:	ea54 0c00 	orrsne.w	ip, r4, r0
  401aca:	ea55 0c02 	orrsne.w	ip, r5, r2
  401ace:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  401ad2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401ad6:	f000 80e2 	beq.w	401c9e <__adddf3+0x1ee>
  401ada:	ea4f 5454 	mov.w	r4, r4, lsr #21
  401ade:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  401ae2:	bfb8      	it	lt
  401ae4:	426d      	neglt	r5, r5
  401ae6:	dd0c      	ble.n	401b02 <__adddf3+0x52>
  401ae8:	442c      	add	r4, r5
  401aea:	ea80 0202 	eor.w	r2, r0, r2
  401aee:	ea81 0303 	eor.w	r3, r1, r3
  401af2:	ea82 0000 	eor.w	r0, r2, r0
  401af6:	ea83 0101 	eor.w	r1, r3, r1
  401afa:	ea80 0202 	eor.w	r2, r0, r2
  401afe:	ea81 0303 	eor.w	r3, r1, r3
  401b02:	2d36      	cmp	r5, #54	; 0x36
  401b04:	bf88      	it	hi
  401b06:	bd30      	pophi	{r4, r5, pc}
  401b08:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401b0c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401b10:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401b14:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  401b18:	d002      	beq.n	401b20 <__adddf3+0x70>
  401b1a:	4240      	negs	r0, r0
  401b1c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401b20:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401b24:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401b28:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  401b2c:	d002      	beq.n	401b34 <__adddf3+0x84>
  401b2e:	4252      	negs	r2, r2
  401b30:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401b34:	ea94 0f05 	teq	r4, r5
  401b38:	f000 80a7 	beq.w	401c8a <__adddf3+0x1da>
  401b3c:	f1a4 0401 	sub.w	r4, r4, #1
  401b40:	f1d5 0e20 	rsbs	lr, r5, #32
  401b44:	db0d      	blt.n	401b62 <__adddf3+0xb2>
  401b46:	fa02 fc0e 	lsl.w	ip, r2, lr
  401b4a:	fa22 f205 	lsr.w	r2, r2, r5
  401b4e:	1880      	adds	r0, r0, r2
  401b50:	f141 0100 	adc.w	r1, r1, #0
  401b54:	fa03 f20e 	lsl.w	r2, r3, lr
  401b58:	1880      	adds	r0, r0, r2
  401b5a:	fa43 f305 	asr.w	r3, r3, r5
  401b5e:	4159      	adcs	r1, r3
  401b60:	e00e      	b.n	401b80 <__adddf3+0xd0>
  401b62:	f1a5 0520 	sub.w	r5, r5, #32
  401b66:	f10e 0e20 	add.w	lr, lr, #32
  401b6a:	2a01      	cmp	r2, #1
  401b6c:	fa03 fc0e 	lsl.w	ip, r3, lr
  401b70:	bf28      	it	cs
  401b72:	f04c 0c02 	orrcs.w	ip, ip, #2
  401b76:	fa43 f305 	asr.w	r3, r3, r5
  401b7a:	18c0      	adds	r0, r0, r3
  401b7c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  401b80:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401b84:	d507      	bpl.n	401b96 <__adddf3+0xe6>
  401b86:	f04f 0e00 	mov.w	lr, #0
  401b8a:	f1dc 0c00 	rsbs	ip, ip, #0
  401b8e:	eb7e 0000 	sbcs.w	r0, lr, r0
  401b92:	eb6e 0101 	sbc.w	r1, lr, r1
  401b96:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  401b9a:	d31b      	bcc.n	401bd4 <__adddf3+0x124>
  401b9c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  401ba0:	d30c      	bcc.n	401bbc <__adddf3+0x10c>
  401ba2:	0849      	lsrs	r1, r1, #1
  401ba4:	ea5f 0030 	movs.w	r0, r0, rrx
  401ba8:	ea4f 0c3c 	mov.w	ip, ip, rrx
  401bac:	f104 0401 	add.w	r4, r4, #1
  401bb0:	ea4f 5244 	mov.w	r2, r4, lsl #21
  401bb4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  401bb8:	f080 809a 	bcs.w	401cf0 <__adddf3+0x240>
  401bbc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  401bc0:	bf08      	it	eq
  401bc2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401bc6:	f150 0000 	adcs.w	r0, r0, #0
  401bca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401bce:	ea41 0105 	orr.w	r1, r1, r5
  401bd2:	bd30      	pop	{r4, r5, pc}
  401bd4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  401bd8:	4140      	adcs	r0, r0
  401bda:	eb41 0101 	adc.w	r1, r1, r1
  401bde:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401be2:	f1a4 0401 	sub.w	r4, r4, #1
  401be6:	d1e9      	bne.n	401bbc <__adddf3+0x10c>
  401be8:	f091 0f00 	teq	r1, #0
  401bec:	bf04      	itt	eq
  401bee:	4601      	moveq	r1, r0
  401bf0:	2000      	moveq	r0, #0
  401bf2:	fab1 f381 	clz	r3, r1
  401bf6:	bf08      	it	eq
  401bf8:	3320      	addeq	r3, #32
  401bfa:	f1a3 030b 	sub.w	r3, r3, #11
  401bfe:	f1b3 0220 	subs.w	r2, r3, #32
  401c02:	da0c      	bge.n	401c1e <__adddf3+0x16e>
  401c04:	320c      	adds	r2, #12
  401c06:	dd08      	ble.n	401c1a <__adddf3+0x16a>
  401c08:	f102 0c14 	add.w	ip, r2, #20
  401c0c:	f1c2 020c 	rsb	r2, r2, #12
  401c10:	fa01 f00c 	lsl.w	r0, r1, ip
  401c14:	fa21 f102 	lsr.w	r1, r1, r2
  401c18:	e00c      	b.n	401c34 <__adddf3+0x184>
  401c1a:	f102 0214 	add.w	r2, r2, #20
  401c1e:	bfd8      	it	le
  401c20:	f1c2 0c20 	rsble	ip, r2, #32
  401c24:	fa01 f102 	lsl.w	r1, r1, r2
  401c28:	fa20 fc0c 	lsr.w	ip, r0, ip
  401c2c:	bfdc      	itt	le
  401c2e:	ea41 010c 	orrle.w	r1, r1, ip
  401c32:	4090      	lslle	r0, r2
  401c34:	1ae4      	subs	r4, r4, r3
  401c36:	bfa2      	ittt	ge
  401c38:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  401c3c:	4329      	orrge	r1, r5
  401c3e:	bd30      	popge	{r4, r5, pc}
  401c40:	ea6f 0404 	mvn.w	r4, r4
  401c44:	3c1f      	subs	r4, #31
  401c46:	da1c      	bge.n	401c82 <__adddf3+0x1d2>
  401c48:	340c      	adds	r4, #12
  401c4a:	dc0e      	bgt.n	401c6a <__adddf3+0x1ba>
  401c4c:	f104 0414 	add.w	r4, r4, #20
  401c50:	f1c4 0220 	rsb	r2, r4, #32
  401c54:	fa20 f004 	lsr.w	r0, r0, r4
  401c58:	fa01 f302 	lsl.w	r3, r1, r2
  401c5c:	ea40 0003 	orr.w	r0, r0, r3
  401c60:	fa21 f304 	lsr.w	r3, r1, r4
  401c64:	ea45 0103 	orr.w	r1, r5, r3
  401c68:	bd30      	pop	{r4, r5, pc}
  401c6a:	f1c4 040c 	rsb	r4, r4, #12
  401c6e:	f1c4 0220 	rsb	r2, r4, #32
  401c72:	fa20 f002 	lsr.w	r0, r0, r2
  401c76:	fa01 f304 	lsl.w	r3, r1, r4
  401c7a:	ea40 0003 	orr.w	r0, r0, r3
  401c7e:	4629      	mov	r1, r5
  401c80:	bd30      	pop	{r4, r5, pc}
  401c82:	fa21 f004 	lsr.w	r0, r1, r4
  401c86:	4629      	mov	r1, r5
  401c88:	bd30      	pop	{r4, r5, pc}
  401c8a:	f094 0f00 	teq	r4, #0
  401c8e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  401c92:	bf06      	itte	eq
  401c94:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  401c98:	3401      	addeq	r4, #1
  401c9a:	3d01      	subne	r5, #1
  401c9c:	e74e      	b.n	401b3c <__adddf3+0x8c>
  401c9e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401ca2:	bf18      	it	ne
  401ca4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401ca8:	d029      	beq.n	401cfe <__adddf3+0x24e>
  401caa:	ea94 0f05 	teq	r4, r5
  401cae:	bf08      	it	eq
  401cb0:	ea90 0f02 	teqeq	r0, r2
  401cb4:	d005      	beq.n	401cc2 <__adddf3+0x212>
  401cb6:	ea54 0c00 	orrs.w	ip, r4, r0
  401cba:	bf04      	itt	eq
  401cbc:	4619      	moveq	r1, r3
  401cbe:	4610      	moveq	r0, r2
  401cc0:	bd30      	pop	{r4, r5, pc}
  401cc2:	ea91 0f03 	teq	r1, r3
  401cc6:	bf1e      	ittt	ne
  401cc8:	2100      	movne	r1, #0
  401cca:	2000      	movne	r0, #0
  401ccc:	bd30      	popne	{r4, r5, pc}
  401cce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  401cd2:	d105      	bne.n	401ce0 <__adddf3+0x230>
  401cd4:	0040      	lsls	r0, r0, #1
  401cd6:	4149      	adcs	r1, r1
  401cd8:	bf28      	it	cs
  401cda:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  401cde:	bd30      	pop	{r4, r5, pc}
  401ce0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  401ce4:	bf3c      	itt	cc
  401ce6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  401cea:	bd30      	popcc	{r4, r5, pc}
  401cec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401cf0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  401cf4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401cf8:	f04f 0000 	mov.w	r0, #0
  401cfc:	bd30      	pop	{r4, r5, pc}
  401cfe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401d02:	bf1a      	itte	ne
  401d04:	4619      	movne	r1, r3
  401d06:	4610      	movne	r0, r2
  401d08:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  401d0c:	bf1c      	itt	ne
  401d0e:	460b      	movne	r3, r1
  401d10:	4602      	movne	r2, r0
  401d12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401d16:	bf06      	itte	eq
  401d18:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  401d1c:	ea91 0f03 	teqeq	r1, r3
  401d20:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  401d24:	bd30      	pop	{r4, r5, pc}
  401d26:	bf00      	nop

00401d28 <__aeabi_ui2d>:
  401d28:	f090 0f00 	teq	r0, #0
  401d2c:	bf04      	itt	eq
  401d2e:	2100      	moveq	r1, #0
  401d30:	4770      	bxeq	lr
  401d32:	b530      	push	{r4, r5, lr}
  401d34:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401d38:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401d3c:	f04f 0500 	mov.w	r5, #0
  401d40:	f04f 0100 	mov.w	r1, #0
  401d44:	e750      	b.n	401be8 <__adddf3+0x138>
  401d46:	bf00      	nop

00401d48 <__aeabi_i2d>:
  401d48:	f090 0f00 	teq	r0, #0
  401d4c:	bf04      	itt	eq
  401d4e:	2100      	moveq	r1, #0
  401d50:	4770      	bxeq	lr
  401d52:	b530      	push	{r4, r5, lr}
  401d54:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401d58:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401d5c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  401d60:	bf48      	it	mi
  401d62:	4240      	negmi	r0, r0
  401d64:	f04f 0100 	mov.w	r1, #0
  401d68:	e73e      	b.n	401be8 <__adddf3+0x138>
  401d6a:	bf00      	nop

00401d6c <__aeabi_f2d>:
  401d6c:	0042      	lsls	r2, r0, #1
  401d6e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  401d72:	ea4f 0131 	mov.w	r1, r1, rrx
  401d76:	ea4f 7002 	mov.w	r0, r2, lsl #28
  401d7a:	bf1f      	itttt	ne
  401d7c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  401d80:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401d84:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  401d88:	4770      	bxne	lr
  401d8a:	f092 0f00 	teq	r2, #0
  401d8e:	bf14      	ite	ne
  401d90:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401d94:	4770      	bxeq	lr
  401d96:	b530      	push	{r4, r5, lr}
  401d98:	f44f 7460 	mov.w	r4, #896	; 0x380
  401d9c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401da0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401da4:	e720      	b.n	401be8 <__adddf3+0x138>
  401da6:	bf00      	nop

00401da8 <__aeabi_ul2d>:
  401da8:	ea50 0201 	orrs.w	r2, r0, r1
  401dac:	bf08      	it	eq
  401dae:	4770      	bxeq	lr
  401db0:	b530      	push	{r4, r5, lr}
  401db2:	f04f 0500 	mov.w	r5, #0
  401db6:	e00a      	b.n	401dce <__aeabi_l2d+0x16>

00401db8 <__aeabi_l2d>:
  401db8:	ea50 0201 	orrs.w	r2, r0, r1
  401dbc:	bf08      	it	eq
  401dbe:	4770      	bxeq	lr
  401dc0:	b530      	push	{r4, r5, lr}
  401dc2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  401dc6:	d502      	bpl.n	401dce <__aeabi_l2d+0x16>
  401dc8:	4240      	negs	r0, r0
  401dca:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401dce:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401dd2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401dd6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  401dda:	f43f aedc 	beq.w	401b96 <__adddf3+0xe6>
  401dde:	f04f 0203 	mov.w	r2, #3
  401de2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401de6:	bf18      	it	ne
  401de8:	3203      	addne	r2, #3
  401dea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401dee:	bf18      	it	ne
  401df0:	3203      	addne	r2, #3
  401df2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  401df6:	f1c2 0320 	rsb	r3, r2, #32
  401dfa:	fa00 fc03 	lsl.w	ip, r0, r3
  401dfe:	fa20 f002 	lsr.w	r0, r0, r2
  401e02:	fa01 fe03 	lsl.w	lr, r1, r3
  401e06:	ea40 000e 	orr.w	r0, r0, lr
  401e0a:	fa21 f102 	lsr.w	r1, r1, r2
  401e0e:	4414      	add	r4, r2
  401e10:	e6c1      	b.n	401b96 <__adddf3+0xe6>
  401e12:	bf00      	nop

00401e14 <__aeabi_dmul>:
  401e14:	b570      	push	{r4, r5, r6, lr}
  401e16:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401e1a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401e1e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401e22:	bf1d      	ittte	ne
  401e24:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401e28:	ea94 0f0c 	teqne	r4, ip
  401e2c:	ea95 0f0c 	teqne	r5, ip
  401e30:	f000 f8de 	bleq	401ff0 <__aeabi_dmul+0x1dc>
  401e34:	442c      	add	r4, r5
  401e36:	ea81 0603 	eor.w	r6, r1, r3
  401e3a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  401e3e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  401e42:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  401e46:	bf18      	it	ne
  401e48:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  401e4c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401e50:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401e54:	d038      	beq.n	401ec8 <__aeabi_dmul+0xb4>
  401e56:	fba0 ce02 	umull	ip, lr, r0, r2
  401e5a:	f04f 0500 	mov.w	r5, #0
  401e5e:	fbe1 e502 	umlal	lr, r5, r1, r2
  401e62:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  401e66:	fbe0 e503 	umlal	lr, r5, r0, r3
  401e6a:	f04f 0600 	mov.w	r6, #0
  401e6e:	fbe1 5603 	umlal	r5, r6, r1, r3
  401e72:	f09c 0f00 	teq	ip, #0
  401e76:	bf18      	it	ne
  401e78:	f04e 0e01 	orrne.w	lr, lr, #1
  401e7c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  401e80:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  401e84:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  401e88:	d204      	bcs.n	401e94 <__aeabi_dmul+0x80>
  401e8a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  401e8e:	416d      	adcs	r5, r5
  401e90:	eb46 0606 	adc.w	r6, r6, r6
  401e94:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  401e98:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  401e9c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  401ea0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  401ea4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  401ea8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401eac:	bf88      	it	hi
  401eae:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401eb2:	d81e      	bhi.n	401ef2 <__aeabi_dmul+0xde>
  401eb4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  401eb8:	bf08      	it	eq
  401eba:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  401ebe:	f150 0000 	adcs.w	r0, r0, #0
  401ec2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401ec6:	bd70      	pop	{r4, r5, r6, pc}
  401ec8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  401ecc:	ea46 0101 	orr.w	r1, r6, r1
  401ed0:	ea40 0002 	orr.w	r0, r0, r2
  401ed4:	ea81 0103 	eor.w	r1, r1, r3
  401ed8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  401edc:	bfc2      	ittt	gt
  401ede:	ebd4 050c 	rsbsgt	r5, r4, ip
  401ee2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401ee6:	bd70      	popgt	{r4, r5, r6, pc}
  401ee8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401eec:	f04f 0e00 	mov.w	lr, #0
  401ef0:	3c01      	subs	r4, #1
  401ef2:	f300 80ab 	bgt.w	40204c <__aeabi_dmul+0x238>
  401ef6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  401efa:	bfde      	ittt	le
  401efc:	2000      	movle	r0, #0
  401efe:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  401f02:	bd70      	pople	{r4, r5, r6, pc}
  401f04:	f1c4 0400 	rsb	r4, r4, #0
  401f08:	3c20      	subs	r4, #32
  401f0a:	da35      	bge.n	401f78 <__aeabi_dmul+0x164>
  401f0c:	340c      	adds	r4, #12
  401f0e:	dc1b      	bgt.n	401f48 <__aeabi_dmul+0x134>
  401f10:	f104 0414 	add.w	r4, r4, #20
  401f14:	f1c4 0520 	rsb	r5, r4, #32
  401f18:	fa00 f305 	lsl.w	r3, r0, r5
  401f1c:	fa20 f004 	lsr.w	r0, r0, r4
  401f20:	fa01 f205 	lsl.w	r2, r1, r5
  401f24:	ea40 0002 	orr.w	r0, r0, r2
  401f28:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  401f2c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401f30:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401f34:	fa21 f604 	lsr.w	r6, r1, r4
  401f38:	eb42 0106 	adc.w	r1, r2, r6
  401f3c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401f40:	bf08      	it	eq
  401f42:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401f46:	bd70      	pop	{r4, r5, r6, pc}
  401f48:	f1c4 040c 	rsb	r4, r4, #12
  401f4c:	f1c4 0520 	rsb	r5, r4, #32
  401f50:	fa00 f304 	lsl.w	r3, r0, r4
  401f54:	fa20 f005 	lsr.w	r0, r0, r5
  401f58:	fa01 f204 	lsl.w	r2, r1, r4
  401f5c:	ea40 0002 	orr.w	r0, r0, r2
  401f60:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401f64:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401f68:	f141 0100 	adc.w	r1, r1, #0
  401f6c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401f70:	bf08      	it	eq
  401f72:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401f76:	bd70      	pop	{r4, r5, r6, pc}
  401f78:	f1c4 0520 	rsb	r5, r4, #32
  401f7c:	fa00 f205 	lsl.w	r2, r0, r5
  401f80:	ea4e 0e02 	orr.w	lr, lr, r2
  401f84:	fa20 f304 	lsr.w	r3, r0, r4
  401f88:	fa01 f205 	lsl.w	r2, r1, r5
  401f8c:	ea43 0302 	orr.w	r3, r3, r2
  401f90:	fa21 f004 	lsr.w	r0, r1, r4
  401f94:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401f98:	fa21 f204 	lsr.w	r2, r1, r4
  401f9c:	ea20 0002 	bic.w	r0, r0, r2
  401fa0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  401fa4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401fa8:	bf08      	it	eq
  401faa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401fae:	bd70      	pop	{r4, r5, r6, pc}
  401fb0:	f094 0f00 	teq	r4, #0
  401fb4:	d10f      	bne.n	401fd6 <__aeabi_dmul+0x1c2>
  401fb6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  401fba:	0040      	lsls	r0, r0, #1
  401fbc:	eb41 0101 	adc.w	r1, r1, r1
  401fc0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401fc4:	bf08      	it	eq
  401fc6:	3c01      	subeq	r4, #1
  401fc8:	d0f7      	beq.n	401fba <__aeabi_dmul+0x1a6>
  401fca:	ea41 0106 	orr.w	r1, r1, r6
  401fce:	f095 0f00 	teq	r5, #0
  401fd2:	bf18      	it	ne
  401fd4:	4770      	bxne	lr
  401fd6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  401fda:	0052      	lsls	r2, r2, #1
  401fdc:	eb43 0303 	adc.w	r3, r3, r3
  401fe0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  401fe4:	bf08      	it	eq
  401fe6:	3d01      	subeq	r5, #1
  401fe8:	d0f7      	beq.n	401fda <__aeabi_dmul+0x1c6>
  401fea:	ea43 0306 	orr.w	r3, r3, r6
  401fee:	4770      	bx	lr
  401ff0:	ea94 0f0c 	teq	r4, ip
  401ff4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401ff8:	bf18      	it	ne
  401ffa:	ea95 0f0c 	teqne	r5, ip
  401ffe:	d00c      	beq.n	40201a <__aeabi_dmul+0x206>
  402000:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402004:	bf18      	it	ne
  402006:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40200a:	d1d1      	bne.n	401fb0 <__aeabi_dmul+0x19c>
  40200c:	ea81 0103 	eor.w	r1, r1, r3
  402010:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402014:	f04f 0000 	mov.w	r0, #0
  402018:	bd70      	pop	{r4, r5, r6, pc}
  40201a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40201e:	bf06      	itte	eq
  402020:	4610      	moveq	r0, r2
  402022:	4619      	moveq	r1, r3
  402024:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402028:	d019      	beq.n	40205e <__aeabi_dmul+0x24a>
  40202a:	ea94 0f0c 	teq	r4, ip
  40202e:	d102      	bne.n	402036 <__aeabi_dmul+0x222>
  402030:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  402034:	d113      	bne.n	40205e <__aeabi_dmul+0x24a>
  402036:	ea95 0f0c 	teq	r5, ip
  40203a:	d105      	bne.n	402048 <__aeabi_dmul+0x234>
  40203c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  402040:	bf1c      	itt	ne
  402042:	4610      	movne	r0, r2
  402044:	4619      	movne	r1, r3
  402046:	d10a      	bne.n	40205e <__aeabi_dmul+0x24a>
  402048:	ea81 0103 	eor.w	r1, r1, r3
  40204c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402050:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402054:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402058:	f04f 0000 	mov.w	r0, #0
  40205c:	bd70      	pop	{r4, r5, r6, pc}
  40205e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402062:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  402066:	bd70      	pop	{r4, r5, r6, pc}

00402068 <__aeabi_ddiv>:
  402068:	b570      	push	{r4, r5, r6, lr}
  40206a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40206e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402072:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402076:	bf1d      	ittte	ne
  402078:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40207c:	ea94 0f0c 	teqne	r4, ip
  402080:	ea95 0f0c 	teqne	r5, ip
  402084:	f000 f8a7 	bleq	4021d6 <__aeabi_ddiv+0x16e>
  402088:	eba4 0405 	sub.w	r4, r4, r5
  40208c:	ea81 0e03 	eor.w	lr, r1, r3
  402090:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402094:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402098:	f000 8088 	beq.w	4021ac <__aeabi_ddiv+0x144>
  40209c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4020a0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4020a4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4020a8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4020ac:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4020b0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4020b4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4020b8:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4020bc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4020c0:	429d      	cmp	r5, r3
  4020c2:	bf08      	it	eq
  4020c4:	4296      	cmpeq	r6, r2
  4020c6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4020ca:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4020ce:	d202      	bcs.n	4020d6 <__aeabi_ddiv+0x6e>
  4020d0:	085b      	lsrs	r3, r3, #1
  4020d2:	ea4f 0232 	mov.w	r2, r2, rrx
  4020d6:	1ab6      	subs	r6, r6, r2
  4020d8:	eb65 0503 	sbc.w	r5, r5, r3
  4020dc:	085b      	lsrs	r3, r3, #1
  4020de:	ea4f 0232 	mov.w	r2, r2, rrx
  4020e2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4020e6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4020ea:	ebb6 0e02 	subs.w	lr, r6, r2
  4020ee:	eb75 0e03 	sbcs.w	lr, r5, r3
  4020f2:	bf22      	ittt	cs
  4020f4:	1ab6      	subcs	r6, r6, r2
  4020f6:	4675      	movcs	r5, lr
  4020f8:	ea40 000c 	orrcs.w	r0, r0, ip
  4020fc:	085b      	lsrs	r3, r3, #1
  4020fe:	ea4f 0232 	mov.w	r2, r2, rrx
  402102:	ebb6 0e02 	subs.w	lr, r6, r2
  402106:	eb75 0e03 	sbcs.w	lr, r5, r3
  40210a:	bf22      	ittt	cs
  40210c:	1ab6      	subcs	r6, r6, r2
  40210e:	4675      	movcs	r5, lr
  402110:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  402114:	085b      	lsrs	r3, r3, #1
  402116:	ea4f 0232 	mov.w	r2, r2, rrx
  40211a:	ebb6 0e02 	subs.w	lr, r6, r2
  40211e:	eb75 0e03 	sbcs.w	lr, r5, r3
  402122:	bf22      	ittt	cs
  402124:	1ab6      	subcs	r6, r6, r2
  402126:	4675      	movcs	r5, lr
  402128:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40212c:	085b      	lsrs	r3, r3, #1
  40212e:	ea4f 0232 	mov.w	r2, r2, rrx
  402132:	ebb6 0e02 	subs.w	lr, r6, r2
  402136:	eb75 0e03 	sbcs.w	lr, r5, r3
  40213a:	bf22      	ittt	cs
  40213c:	1ab6      	subcs	r6, r6, r2
  40213e:	4675      	movcs	r5, lr
  402140:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402144:	ea55 0e06 	orrs.w	lr, r5, r6
  402148:	d018      	beq.n	40217c <__aeabi_ddiv+0x114>
  40214a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40214e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  402152:	ea4f 1606 	mov.w	r6, r6, lsl #4
  402156:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40215a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40215e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  402162:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  402166:	d1c0      	bne.n	4020ea <__aeabi_ddiv+0x82>
  402168:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40216c:	d10b      	bne.n	402186 <__aeabi_ddiv+0x11e>
  40216e:	ea41 0100 	orr.w	r1, r1, r0
  402172:	f04f 0000 	mov.w	r0, #0
  402176:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40217a:	e7b6      	b.n	4020ea <__aeabi_ddiv+0x82>
  40217c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402180:	bf04      	itt	eq
  402182:	4301      	orreq	r1, r0
  402184:	2000      	moveq	r0, #0
  402186:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40218a:	bf88      	it	hi
  40218c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402190:	f63f aeaf 	bhi.w	401ef2 <__aeabi_dmul+0xde>
  402194:	ebb5 0c03 	subs.w	ip, r5, r3
  402198:	bf04      	itt	eq
  40219a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40219e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4021a2:	f150 0000 	adcs.w	r0, r0, #0
  4021a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4021aa:	bd70      	pop	{r4, r5, r6, pc}
  4021ac:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4021b0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4021b4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4021b8:	bfc2      	ittt	gt
  4021ba:	ebd4 050c 	rsbsgt	r5, r4, ip
  4021be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4021c2:	bd70      	popgt	{r4, r5, r6, pc}
  4021c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4021c8:	f04f 0e00 	mov.w	lr, #0
  4021cc:	3c01      	subs	r4, #1
  4021ce:	e690      	b.n	401ef2 <__aeabi_dmul+0xde>
  4021d0:	ea45 0e06 	orr.w	lr, r5, r6
  4021d4:	e68d      	b.n	401ef2 <__aeabi_dmul+0xde>
  4021d6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4021da:	ea94 0f0c 	teq	r4, ip
  4021de:	bf08      	it	eq
  4021e0:	ea95 0f0c 	teqeq	r5, ip
  4021e4:	f43f af3b 	beq.w	40205e <__aeabi_dmul+0x24a>
  4021e8:	ea94 0f0c 	teq	r4, ip
  4021ec:	d10a      	bne.n	402204 <__aeabi_ddiv+0x19c>
  4021ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4021f2:	f47f af34 	bne.w	40205e <__aeabi_dmul+0x24a>
  4021f6:	ea95 0f0c 	teq	r5, ip
  4021fa:	f47f af25 	bne.w	402048 <__aeabi_dmul+0x234>
  4021fe:	4610      	mov	r0, r2
  402200:	4619      	mov	r1, r3
  402202:	e72c      	b.n	40205e <__aeabi_dmul+0x24a>
  402204:	ea95 0f0c 	teq	r5, ip
  402208:	d106      	bne.n	402218 <__aeabi_ddiv+0x1b0>
  40220a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40220e:	f43f aefd 	beq.w	40200c <__aeabi_dmul+0x1f8>
  402212:	4610      	mov	r0, r2
  402214:	4619      	mov	r1, r3
  402216:	e722      	b.n	40205e <__aeabi_dmul+0x24a>
  402218:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40221c:	bf18      	it	ne
  40221e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402222:	f47f aec5 	bne.w	401fb0 <__aeabi_dmul+0x19c>
  402226:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40222a:	f47f af0d 	bne.w	402048 <__aeabi_dmul+0x234>
  40222e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  402232:	f47f aeeb 	bne.w	40200c <__aeabi_dmul+0x1f8>
  402236:	e712      	b.n	40205e <__aeabi_dmul+0x24a>

00402238 <__gedf2>:
  402238:	f04f 3cff 	mov.w	ip, #4294967295
  40223c:	e006      	b.n	40224c <__cmpdf2+0x4>
  40223e:	bf00      	nop

00402240 <__ledf2>:
  402240:	f04f 0c01 	mov.w	ip, #1
  402244:	e002      	b.n	40224c <__cmpdf2+0x4>
  402246:	bf00      	nop

00402248 <__cmpdf2>:
  402248:	f04f 0c01 	mov.w	ip, #1
  40224c:	f84d cd04 	str.w	ip, [sp, #-4]!
  402250:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402254:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402258:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40225c:	bf18      	it	ne
  40225e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  402262:	d01b      	beq.n	40229c <__cmpdf2+0x54>
  402264:	b001      	add	sp, #4
  402266:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40226a:	bf0c      	ite	eq
  40226c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  402270:	ea91 0f03 	teqne	r1, r3
  402274:	bf02      	ittt	eq
  402276:	ea90 0f02 	teqeq	r0, r2
  40227a:	2000      	moveq	r0, #0
  40227c:	4770      	bxeq	lr
  40227e:	f110 0f00 	cmn.w	r0, #0
  402282:	ea91 0f03 	teq	r1, r3
  402286:	bf58      	it	pl
  402288:	4299      	cmppl	r1, r3
  40228a:	bf08      	it	eq
  40228c:	4290      	cmpeq	r0, r2
  40228e:	bf2c      	ite	cs
  402290:	17d8      	asrcs	r0, r3, #31
  402292:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  402296:	f040 0001 	orr.w	r0, r0, #1
  40229a:	4770      	bx	lr
  40229c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4022a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4022a4:	d102      	bne.n	4022ac <__cmpdf2+0x64>
  4022a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4022aa:	d107      	bne.n	4022bc <__cmpdf2+0x74>
  4022ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4022b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4022b4:	d1d6      	bne.n	402264 <__cmpdf2+0x1c>
  4022b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4022ba:	d0d3      	beq.n	402264 <__cmpdf2+0x1c>
  4022bc:	f85d 0b04 	ldr.w	r0, [sp], #4
  4022c0:	4770      	bx	lr
  4022c2:	bf00      	nop

004022c4 <__aeabi_cdrcmple>:
  4022c4:	4684      	mov	ip, r0
  4022c6:	4610      	mov	r0, r2
  4022c8:	4662      	mov	r2, ip
  4022ca:	468c      	mov	ip, r1
  4022cc:	4619      	mov	r1, r3
  4022ce:	4663      	mov	r3, ip
  4022d0:	e000      	b.n	4022d4 <__aeabi_cdcmpeq>
  4022d2:	bf00      	nop

004022d4 <__aeabi_cdcmpeq>:
  4022d4:	b501      	push	{r0, lr}
  4022d6:	f7ff ffb7 	bl	402248 <__cmpdf2>
  4022da:	2800      	cmp	r0, #0
  4022dc:	bf48      	it	mi
  4022de:	f110 0f00 	cmnmi.w	r0, #0
  4022e2:	bd01      	pop	{r0, pc}

004022e4 <__aeabi_dcmpeq>:
  4022e4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4022e8:	f7ff fff4 	bl	4022d4 <__aeabi_cdcmpeq>
  4022ec:	bf0c      	ite	eq
  4022ee:	2001      	moveq	r0, #1
  4022f0:	2000      	movne	r0, #0
  4022f2:	f85d fb08 	ldr.w	pc, [sp], #8
  4022f6:	bf00      	nop

004022f8 <__aeabi_dcmplt>:
  4022f8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4022fc:	f7ff ffea 	bl	4022d4 <__aeabi_cdcmpeq>
  402300:	bf34      	ite	cc
  402302:	2001      	movcc	r0, #1
  402304:	2000      	movcs	r0, #0
  402306:	f85d fb08 	ldr.w	pc, [sp], #8
  40230a:	bf00      	nop

0040230c <__aeabi_dcmple>:
  40230c:	f84d ed08 	str.w	lr, [sp, #-8]!
  402310:	f7ff ffe0 	bl	4022d4 <__aeabi_cdcmpeq>
  402314:	bf94      	ite	ls
  402316:	2001      	movls	r0, #1
  402318:	2000      	movhi	r0, #0
  40231a:	f85d fb08 	ldr.w	pc, [sp], #8
  40231e:	bf00      	nop

00402320 <__aeabi_dcmpge>:
  402320:	f84d ed08 	str.w	lr, [sp, #-8]!
  402324:	f7ff ffce 	bl	4022c4 <__aeabi_cdrcmple>
  402328:	bf94      	ite	ls
  40232a:	2001      	movls	r0, #1
  40232c:	2000      	movhi	r0, #0
  40232e:	f85d fb08 	ldr.w	pc, [sp], #8
  402332:	bf00      	nop

00402334 <__aeabi_dcmpgt>:
  402334:	f84d ed08 	str.w	lr, [sp, #-8]!
  402338:	f7ff ffc4 	bl	4022c4 <__aeabi_cdrcmple>
  40233c:	bf34      	ite	cc
  40233e:	2001      	movcc	r0, #1
  402340:	2000      	movcs	r0, #0
  402342:	f85d fb08 	ldr.w	pc, [sp], #8
  402346:	bf00      	nop

00402348 <__aeabi_d2iz>:
  402348:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40234c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  402350:	d215      	bcs.n	40237e <__aeabi_d2iz+0x36>
  402352:	d511      	bpl.n	402378 <__aeabi_d2iz+0x30>
  402354:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  402358:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40235c:	d912      	bls.n	402384 <__aeabi_d2iz+0x3c>
  40235e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  402362:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  402366:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40236a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40236e:	fa23 f002 	lsr.w	r0, r3, r2
  402372:	bf18      	it	ne
  402374:	4240      	negne	r0, r0
  402376:	4770      	bx	lr
  402378:	f04f 0000 	mov.w	r0, #0
  40237c:	4770      	bx	lr
  40237e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  402382:	d105      	bne.n	402390 <__aeabi_d2iz+0x48>
  402384:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  402388:	bf08      	it	eq
  40238a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40238e:	4770      	bx	lr
  402390:	f04f 0000 	mov.w	r0, #0
  402394:	4770      	bx	lr
  402396:	bf00      	nop

00402398 <__aeabi_d2f>:
  402398:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40239c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  4023a0:	bf24      	itt	cs
  4023a2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  4023a6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  4023aa:	d90d      	bls.n	4023c8 <__aeabi_d2f+0x30>
  4023ac:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4023b0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  4023b4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  4023b8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  4023bc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  4023c0:	bf08      	it	eq
  4023c2:	f020 0001 	biceq.w	r0, r0, #1
  4023c6:	4770      	bx	lr
  4023c8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  4023cc:	d121      	bne.n	402412 <__aeabi_d2f+0x7a>
  4023ce:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  4023d2:	bfbc      	itt	lt
  4023d4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  4023d8:	4770      	bxlt	lr
  4023da:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4023de:	ea4f 5252 	mov.w	r2, r2, lsr #21
  4023e2:	f1c2 0218 	rsb	r2, r2, #24
  4023e6:	f1c2 0c20 	rsb	ip, r2, #32
  4023ea:	fa10 f30c 	lsls.w	r3, r0, ip
  4023ee:	fa20 f002 	lsr.w	r0, r0, r2
  4023f2:	bf18      	it	ne
  4023f4:	f040 0001 	orrne.w	r0, r0, #1
  4023f8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4023fc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  402400:	fa03 fc0c 	lsl.w	ip, r3, ip
  402404:	ea40 000c 	orr.w	r0, r0, ip
  402408:	fa23 f302 	lsr.w	r3, r3, r2
  40240c:	ea4f 0343 	mov.w	r3, r3, lsl #1
  402410:	e7cc      	b.n	4023ac <__aeabi_d2f+0x14>
  402412:	ea7f 5362 	mvns.w	r3, r2, asr #21
  402416:	d107      	bne.n	402428 <__aeabi_d2f+0x90>
  402418:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  40241c:	bf1e      	ittt	ne
  40241e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  402422:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  402426:	4770      	bxne	lr
  402428:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  40242c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402430:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402434:	4770      	bx	lr
  402436:	bf00      	nop

00402438 <__libc_init_array>:
  402438:	b570      	push	{r4, r5, r6, lr}
  40243a:	4e0f      	ldr	r6, [pc, #60]	; (402478 <__libc_init_array+0x40>)
  40243c:	4d0f      	ldr	r5, [pc, #60]	; (40247c <__libc_init_array+0x44>)
  40243e:	1b76      	subs	r6, r6, r5
  402440:	10b6      	asrs	r6, r6, #2
  402442:	bf18      	it	ne
  402444:	2400      	movne	r4, #0
  402446:	d005      	beq.n	402454 <__libc_init_array+0x1c>
  402448:	3401      	adds	r4, #1
  40244a:	f855 3b04 	ldr.w	r3, [r5], #4
  40244e:	4798      	blx	r3
  402450:	42a6      	cmp	r6, r4
  402452:	d1f9      	bne.n	402448 <__libc_init_array+0x10>
  402454:	4e0a      	ldr	r6, [pc, #40]	; (402480 <__libc_init_array+0x48>)
  402456:	4d0b      	ldr	r5, [pc, #44]	; (402484 <__libc_init_array+0x4c>)
  402458:	1b76      	subs	r6, r6, r5
  40245a:	f004 fe69 	bl	407130 <_init>
  40245e:	10b6      	asrs	r6, r6, #2
  402460:	bf18      	it	ne
  402462:	2400      	movne	r4, #0
  402464:	d006      	beq.n	402474 <__libc_init_array+0x3c>
  402466:	3401      	adds	r4, #1
  402468:	f855 3b04 	ldr.w	r3, [r5], #4
  40246c:	4798      	blx	r3
  40246e:	42a6      	cmp	r6, r4
  402470:	d1f9      	bne.n	402466 <__libc_init_array+0x2e>
  402472:	bd70      	pop	{r4, r5, r6, pc}
  402474:	bd70      	pop	{r4, r5, r6, pc}
  402476:	bf00      	nop
  402478:	0040713c 	.word	0x0040713c
  40247c:	0040713c 	.word	0x0040713c
  402480:	00407144 	.word	0x00407144
  402484:	0040713c 	.word	0x0040713c

00402488 <memset>:
  402488:	b470      	push	{r4, r5, r6}
  40248a:	0786      	lsls	r6, r0, #30
  40248c:	d046      	beq.n	40251c <memset+0x94>
  40248e:	1e54      	subs	r4, r2, #1
  402490:	2a00      	cmp	r2, #0
  402492:	d041      	beq.n	402518 <memset+0x90>
  402494:	b2ca      	uxtb	r2, r1
  402496:	4603      	mov	r3, r0
  402498:	e002      	b.n	4024a0 <memset+0x18>
  40249a:	f114 34ff 	adds.w	r4, r4, #4294967295
  40249e:	d33b      	bcc.n	402518 <memset+0x90>
  4024a0:	f803 2b01 	strb.w	r2, [r3], #1
  4024a4:	079d      	lsls	r5, r3, #30
  4024a6:	d1f8      	bne.n	40249a <memset+0x12>
  4024a8:	2c03      	cmp	r4, #3
  4024aa:	d92e      	bls.n	40250a <memset+0x82>
  4024ac:	b2cd      	uxtb	r5, r1
  4024ae:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4024b2:	2c0f      	cmp	r4, #15
  4024b4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4024b8:	d919      	bls.n	4024ee <memset+0x66>
  4024ba:	f103 0210 	add.w	r2, r3, #16
  4024be:	4626      	mov	r6, r4
  4024c0:	3e10      	subs	r6, #16
  4024c2:	2e0f      	cmp	r6, #15
  4024c4:	f842 5c10 	str.w	r5, [r2, #-16]
  4024c8:	f842 5c0c 	str.w	r5, [r2, #-12]
  4024cc:	f842 5c08 	str.w	r5, [r2, #-8]
  4024d0:	f842 5c04 	str.w	r5, [r2, #-4]
  4024d4:	f102 0210 	add.w	r2, r2, #16
  4024d8:	d8f2      	bhi.n	4024c0 <memset+0x38>
  4024da:	f1a4 0210 	sub.w	r2, r4, #16
  4024de:	f022 020f 	bic.w	r2, r2, #15
  4024e2:	f004 040f 	and.w	r4, r4, #15
  4024e6:	3210      	adds	r2, #16
  4024e8:	2c03      	cmp	r4, #3
  4024ea:	4413      	add	r3, r2
  4024ec:	d90d      	bls.n	40250a <memset+0x82>
  4024ee:	461e      	mov	r6, r3
  4024f0:	4622      	mov	r2, r4
  4024f2:	3a04      	subs	r2, #4
  4024f4:	2a03      	cmp	r2, #3
  4024f6:	f846 5b04 	str.w	r5, [r6], #4
  4024fa:	d8fa      	bhi.n	4024f2 <memset+0x6a>
  4024fc:	1f22      	subs	r2, r4, #4
  4024fe:	f022 0203 	bic.w	r2, r2, #3
  402502:	3204      	adds	r2, #4
  402504:	4413      	add	r3, r2
  402506:	f004 0403 	and.w	r4, r4, #3
  40250a:	b12c      	cbz	r4, 402518 <memset+0x90>
  40250c:	b2c9      	uxtb	r1, r1
  40250e:	441c      	add	r4, r3
  402510:	f803 1b01 	strb.w	r1, [r3], #1
  402514:	429c      	cmp	r4, r3
  402516:	d1fb      	bne.n	402510 <memset+0x88>
  402518:	bc70      	pop	{r4, r5, r6}
  40251a:	4770      	bx	lr
  40251c:	4614      	mov	r4, r2
  40251e:	4603      	mov	r3, r0
  402520:	e7c2      	b.n	4024a8 <memset+0x20>
  402522:	bf00      	nop

00402524 <sprintf>:
  402524:	b40e      	push	{r1, r2, r3}
  402526:	b5f0      	push	{r4, r5, r6, r7, lr}
  402528:	b09c      	sub	sp, #112	; 0x70
  40252a:	ab21      	add	r3, sp, #132	; 0x84
  40252c:	490f      	ldr	r1, [pc, #60]	; (40256c <sprintf+0x48>)
  40252e:	f853 2b04 	ldr.w	r2, [r3], #4
  402532:	9301      	str	r3, [sp, #4]
  402534:	4605      	mov	r5, r0
  402536:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40253a:	6808      	ldr	r0, [r1, #0]
  40253c:	9502      	str	r5, [sp, #8]
  40253e:	f44f 7702 	mov.w	r7, #520	; 0x208
  402542:	f64f 76ff 	movw	r6, #65535	; 0xffff
  402546:	a902      	add	r1, sp, #8
  402548:	9506      	str	r5, [sp, #24]
  40254a:	f8ad 7014 	strh.w	r7, [sp, #20]
  40254e:	9404      	str	r4, [sp, #16]
  402550:	9407      	str	r4, [sp, #28]
  402552:	f8ad 6016 	strh.w	r6, [sp, #22]
  402556:	f000 f80b 	bl	402570 <_svfprintf_r>
  40255a:	9b02      	ldr	r3, [sp, #8]
  40255c:	2200      	movs	r2, #0
  40255e:	701a      	strb	r2, [r3, #0]
  402560:	b01c      	add	sp, #112	; 0x70
  402562:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  402566:	b003      	add	sp, #12
  402568:	4770      	bx	lr
  40256a:	bf00      	nop
  40256c:	20400028 	.word	0x20400028

00402570 <_svfprintf_r>:
  402570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402574:	b0c3      	sub	sp, #268	; 0x10c
  402576:	460c      	mov	r4, r1
  402578:	910b      	str	r1, [sp, #44]	; 0x2c
  40257a:	4692      	mov	sl, r2
  40257c:	930f      	str	r3, [sp, #60]	; 0x3c
  40257e:	900c      	str	r0, [sp, #48]	; 0x30
  402580:	f002 fa0e 	bl	4049a0 <_localeconv_r>
  402584:	6803      	ldr	r3, [r0, #0]
  402586:	931a      	str	r3, [sp, #104]	; 0x68
  402588:	4618      	mov	r0, r3
  40258a:	f003 f8d9 	bl	405740 <strlen>
  40258e:	89a3      	ldrh	r3, [r4, #12]
  402590:	9019      	str	r0, [sp, #100]	; 0x64
  402592:	0619      	lsls	r1, r3, #24
  402594:	d503      	bpl.n	40259e <_svfprintf_r+0x2e>
  402596:	6923      	ldr	r3, [r4, #16]
  402598:	2b00      	cmp	r3, #0
  40259a:	f001 8003 	beq.w	4035a4 <_svfprintf_r+0x1034>
  40259e:	2300      	movs	r3, #0
  4025a0:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  4025a4:	9313      	str	r3, [sp, #76]	; 0x4c
  4025a6:	9315      	str	r3, [sp, #84]	; 0x54
  4025a8:	9314      	str	r3, [sp, #80]	; 0x50
  4025aa:	9327      	str	r3, [sp, #156]	; 0x9c
  4025ac:	9326      	str	r3, [sp, #152]	; 0x98
  4025ae:	9318      	str	r3, [sp, #96]	; 0x60
  4025b0:	931b      	str	r3, [sp, #108]	; 0x6c
  4025b2:	9309      	str	r3, [sp, #36]	; 0x24
  4025b4:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  4025b8:	46c8      	mov	r8, r9
  4025ba:	9316      	str	r3, [sp, #88]	; 0x58
  4025bc:	9317      	str	r3, [sp, #92]	; 0x5c
  4025be:	f89a 3000 	ldrb.w	r3, [sl]
  4025c2:	4654      	mov	r4, sl
  4025c4:	b1e3      	cbz	r3, 402600 <_svfprintf_r+0x90>
  4025c6:	2b25      	cmp	r3, #37	; 0x25
  4025c8:	d102      	bne.n	4025d0 <_svfprintf_r+0x60>
  4025ca:	e019      	b.n	402600 <_svfprintf_r+0x90>
  4025cc:	2b25      	cmp	r3, #37	; 0x25
  4025ce:	d003      	beq.n	4025d8 <_svfprintf_r+0x68>
  4025d0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4025d4:	2b00      	cmp	r3, #0
  4025d6:	d1f9      	bne.n	4025cc <_svfprintf_r+0x5c>
  4025d8:	eba4 050a 	sub.w	r5, r4, sl
  4025dc:	b185      	cbz	r5, 402600 <_svfprintf_r+0x90>
  4025de:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4025e0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4025e2:	f8c8 a000 	str.w	sl, [r8]
  4025e6:	3301      	adds	r3, #1
  4025e8:	442a      	add	r2, r5
  4025ea:	2b07      	cmp	r3, #7
  4025ec:	f8c8 5004 	str.w	r5, [r8, #4]
  4025f0:	9227      	str	r2, [sp, #156]	; 0x9c
  4025f2:	9326      	str	r3, [sp, #152]	; 0x98
  4025f4:	dc7f      	bgt.n	4026f6 <_svfprintf_r+0x186>
  4025f6:	f108 0808 	add.w	r8, r8, #8
  4025fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4025fc:	442b      	add	r3, r5
  4025fe:	9309      	str	r3, [sp, #36]	; 0x24
  402600:	7823      	ldrb	r3, [r4, #0]
  402602:	2b00      	cmp	r3, #0
  402604:	d07f      	beq.n	402706 <_svfprintf_r+0x196>
  402606:	2300      	movs	r3, #0
  402608:	461a      	mov	r2, r3
  40260a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40260e:	4619      	mov	r1, r3
  402610:	930d      	str	r3, [sp, #52]	; 0x34
  402612:	469b      	mov	fp, r3
  402614:	f04f 30ff 	mov.w	r0, #4294967295
  402618:	7863      	ldrb	r3, [r4, #1]
  40261a:	900a      	str	r0, [sp, #40]	; 0x28
  40261c:	f104 0a01 	add.w	sl, r4, #1
  402620:	f10a 0a01 	add.w	sl, sl, #1
  402624:	f1a3 0020 	sub.w	r0, r3, #32
  402628:	2858      	cmp	r0, #88	; 0x58
  40262a:	f200 83c1 	bhi.w	402db0 <_svfprintf_r+0x840>
  40262e:	e8df f010 	tbh	[pc, r0, lsl #1]
  402632:	0238      	.short	0x0238
  402634:	03bf03bf 	.word	0x03bf03bf
  402638:	03bf0240 	.word	0x03bf0240
  40263c:	03bf03bf 	.word	0x03bf03bf
  402640:	03bf03bf 	.word	0x03bf03bf
  402644:	024503bf 	.word	0x024503bf
  402648:	03bf0203 	.word	0x03bf0203
  40264c:	026b005d 	.word	0x026b005d
  402650:	028603bf 	.word	0x028603bf
  402654:	039d039d 	.word	0x039d039d
  402658:	039d039d 	.word	0x039d039d
  40265c:	039d039d 	.word	0x039d039d
  402660:	039d039d 	.word	0x039d039d
  402664:	03bf039d 	.word	0x03bf039d
  402668:	03bf03bf 	.word	0x03bf03bf
  40266c:	03bf03bf 	.word	0x03bf03bf
  402670:	03bf03bf 	.word	0x03bf03bf
  402674:	03bf03bf 	.word	0x03bf03bf
  402678:	033703bf 	.word	0x033703bf
  40267c:	03bf0357 	.word	0x03bf0357
  402680:	03bf0357 	.word	0x03bf0357
  402684:	03bf03bf 	.word	0x03bf03bf
  402688:	039803bf 	.word	0x039803bf
  40268c:	03bf03bf 	.word	0x03bf03bf
  402690:	03bf03ad 	.word	0x03bf03ad
  402694:	03bf03bf 	.word	0x03bf03bf
  402698:	03bf03bf 	.word	0x03bf03bf
  40269c:	03bf0259 	.word	0x03bf0259
  4026a0:	031e03bf 	.word	0x031e03bf
  4026a4:	03bf03bf 	.word	0x03bf03bf
  4026a8:	03bf03bf 	.word	0x03bf03bf
  4026ac:	03bf03bf 	.word	0x03bf03bf
  4026b0:	03bf03bf 	.word	0x03bf03bf
  4026b4:	03bf03bf 	.word	0x03bf03bf
  4026b8:	02db02c6 	.word	0x02db02c6
  4026bc:	03570357 	.word	0x03570357
  4026c0:	028b0357 	.word	0x028b0357
  4026c4:	03bf02db 	.word	0x03bf02db
  4026c8:	029003bf 	.word	0x029003bf
  4026cc:	029d03bf 	.word	0x029d03bf
  4026d0:	02b401cc 	.word	0x02b401cc
  4026d4:	03bf0208 	.word	0x03bf0208
  4026d8:	03bf01e1 	.word	0x03bf01e1
  4026dc:	03bf007e 	.word	0x03bf007e
  4026e0:	020d03bf 	.word	0x020d03bf
  4026e4:	980d      	ldr	r0, [sp, #52]	; 0x34
  4026e6:	930f      	str	r3, [sp, #60]	; 0x3c
  4026e8:	4240      	negs	r0, r0
  4026ea:	900d      	str	r0, [sp, #52]	; 0x34
  4026ec:	f04b 0b04 	orr.w	fp, fp, #4
  4026f0:	f89a 3000 	ldrb.w	r3, [sl]
  4026f4:	e794      	b.n	402620 <_svfprintf_r+0xb0>
  4026f6:	aa25      	add	r2, sp, #148	; 0x94
  4026f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4026fa:	980c      	ldr	r0, [sp, #48]	; 0x30
  4026fc:	f003 f88e 	bl	40581c <__ssprint_r>
  402700:	b940      	cbnz	r0, 402714 <_svfprintf_r+0x1a4>
  402702:	46c8      	mov	r8, r9
  402704:	e779      	b.n	4025fa <_svfprintf_r+0x8a>
  402706:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402708:	b123      	cbz	r3, 402714 <_svfprintf_r+0x1a4>
  40270a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40270c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40270e:	aa25      	add	r2, sp, #148	; 0x94
  402710:	f003 f884 	bl	40581c <__ssprint_r>
  402714:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402716:	899b      	ldrh	r3, [r3, #12]
  402718:	f013 0f40 	tst.w	r3, #64	; 0x40
  40271c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40271e:	bf18      	it	ne
  402720:	f04f 33ff 	movne.w	r3, #4294967295
  402724:	9309      	str	r3, [sp, #36]	; 0x24
  402726:	9809      	ldr	r0, [sp, #36]	; 0x24
  402728:	b043      	add	sp, #268	; 0x10c
  40272a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40272e:	f01b 0f20 	tst.w	fp, #32
  402732:	9311      	str	r3, [sp, #68]	; 0x44
  402734:	f040 81dd 	bne.w	402af2 <_svfprintf_r+0x582>
  402738:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40273a:	f01b 0f10 	tst.w	fp, #16
  40273e:	4613      	mov	r3, r2
  402740:	f040 856e 	bne.w	403220 <_svfprintf_r+0xcb0>
  402744:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402748:	f000 856a 	beq.w	403220 <_svfprintf_r+0xcb0>
  40274c:	8814      	ldrh	r4, [r2, #0]
  40274e:	3204      	adds	r2, #4
  402750:	2500      	movs	r5, #0
  402752:	2301      	movs	r3, #1
  402754:	920f      	str	r2, [sp, #60]	; 0x3c
  402756:	2700      	movs	r7, #0
  402758:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40275c:	990a      	ldr	r1, [sp, #40]	; 0x28
  40275e:	1c4a      	adds	r2, r1, #1
  402760:	f000 8265 	beq.w	402c2e <_svfprintf_r+0x6be>
  402764:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  402768:	9207      	str	r2, [sp, #28]
  40276a:	ea54 0205 	orrs.w	r2, r4, r5
  40276e:	f040 8264 	bne.w	402c3a <_svfprintf_r+0x6ca>
  402772:	2900      	cmp	r1, #0
  402774:	f040 843c 	bne.w	402ff0 <_svfprintf_r+0xa80>
  402778:	2b00      	cmp	r3, #0
  40277a:	f040 84d7 	bne.w	40312c <_svfprintf_r+0xbbc>
  40277e:	f01b 0301 	ands.w	r3, fp, #1
  402782:	930e      	str	r3, [sp, #56]	; 0x38
  402784:	f000 8604 	beq.w	403390 <_svfprintf_r+0xe20>
  402788:	ae42      	add	r6, sp, #264	; 0x108
  40278a:	2330      	movs	r3, #48	; 0x30
  40278c:	f806 3d41 	strb.w	r3, [r6, #-65]!
  402790:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402792:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402794:	4293      	cmp	r3, r2
  402796:	bfb8      	it	lt
  402798:	4613      	movlt	r3, r2
  40279a:	9308      	str	r3, [sp, #32]
  40279c:	2300      	movs	r3, #0
  40279e:	9312      	str	r3, [sp, #72]	; 0x48
  4027a0:	b117      	cbz	r7, 4027a8 <_svfprintf_r+0x238>
  4027a2:	9b08      	ldr	r3, [sp, #32]
  4027a4:	3301      	adds	r3, #1
  4027a6:	9308      	str	r3, [sp, #32]
  4027a8:	9b07      	ldr	r3, [sp, #28]
  4027aa:	f013 0302 	ands.w	r3, r3, #2
  4027ae:	9310      	str	r3, [sp, #64]	; 0x40
  4027b0:	d002      	beq.n	4027b8 <_svfprintf_r+0x248>
  4027b2:	9b08      	ldr	r3, [sp, #32]
  4027b4:	3302      	adds	r3, #2
  4027b6:	9308      	str	r3, [sp, #32]
  4027b8:	9b07      	ldr	r3, [sp, #28]
  4027ba:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4027be:	f040 830e 	bne.w	402dde <_svfprintf_r+0x86e>
  4027c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4027c4:	9a08      	ldr	r2, [sp, #32]
  4027c6:	eba3 0b02 	sub.w	fp, r3, r2
  4027ca:	f1bb 0f00 	cmp.w	fp, #0
  4027ce:	f340 8306 	ble.w	402dde <_svfprintf_r+0x86e>
  4027d2:	f1bb 0f10 	cmp.w	fp, #16
  4027d6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4027d8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4027da:	dd29      	ble.n	402830 <_svfprintf_r+0x2c0>
  4027dc:	4643      	mov	r3, r8
  4027de:	4621      	mov	r1, r4
  4027e0:	46a8      	mov	r8, r5
  4027e2:	2710      	movs	r7, #16
  4027e4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4027e6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4027e8:	e006      	b.n	4027f8 <_svfprintf_r+0x288>
  4027ea:	f1ab 0b10 	sub.w	fp, fp, #16
  4027ee:	f1bb 0f10 	cmp.w	fp, #16
  4027f2:	f103 0308 	add.w	r3, r3, #8
  4027f6:	dd18      	ble.n	40282a <_svfprintf_r+0x2ba>
  4027f8:	3201      	adds	r2, #1
  4027fa:	48b7      	ldr	r0, [pc, #732]	; (402ad8 <_svfprintf_r+0x568>)
  4027fc:	9226      	str	r2, [sp, #152]	; 0x98
  4027fe:	3110      	adds	r1, #16
  402800:	2a07      	cmp	r2, #7
  402802:	9127      	str	r1, [sp, #156]	; 0x9c
  402804:	e883 0081 	stmia.w	r3, {r0, r7}
  402808:	ddef      	ble.n	4027ea <_svfprintf_r+0x27a>
  40280a:	aa25      	add	r2, sp, #148	; 0x94
  40280c:	4629      	mov	r1, r5
  40280e:	4620      	mov	r0, r4
  402810:	f003 f804 	bl	40581c <__ssprint_r>
  402814:	2800      	cmp	r0, #0
  402816:	f47f af7d 	bne.w	402714 <_svfprintf_r+0x1a4>
  40281a:	f1ab 0b10 	sub.w	fp, fp, #16
  40281e:	f1bb 0f10 	cmp.w	fp, #16
  402822:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402824:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402826:	464b      	mov	r3, r9
  402828:	dce6      	bgt.n	4027f8 <_svfprintf_r+0x288>
  40282a:	4645      	mov	r5, r8
  40282c:	460c      	mov	r4, r1
  40282e:	4698      	mov	r8, r3
  402830:	3201      	adds	r2, #1
  402832:	4ba9      	ldr	r3, [pc, #676]	; (402ad8 <_svfprintf_r+0x568>)
  402834:	9226      	str	r2, [sp, #152]	; 0x98
  402836:	445c      	add	r4, fp
  402838:	2a07      	cmp	r2, #7
  40283a:	9427      	str	r4, [sp, #156]	; 0x9c
  40283c:	e888 0808 	stmia.w	r8, {r3, fp}
  402840:	f300 8498 	bgt.w	403174 <_svfprintf_r+0xc04>
  402844:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402848:	f108 0808 	add.w	r8, r8, #8
  40284c:	b177      	cbz	r7, 40286c <_svfprintf_r+0x2fc>
  40284e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402850:	3301      	adds	r3, #1
  402852:	3401      	adds	r4, #1
  402854:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  402858:	2201      	movs	r2, #1
  40285a:	2b07      	cmp	r3, #7
  40285c:	9427      	str	r4, [sp, #156]	; 0x9c
  40285e:	9326      	str	r3, [sp, #152]	; 0x98
  402860:	e888 0006 	stmia.w	r8, {r1, r2}
  402864:	f300 83db 	bgt.w	40301e <_svfprintf_r+0xaae>
  402868:	f108 0808 	add.w	r8, r8, #8
  40286c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40286e:	b16b      	cbz	r3, 40288c <_svfprintf_r+0x31c>
  402870:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402872:	3301      	adds	r3, #1
  402874:	3402      	adds	r4, #2
  402876:	a91e      	add	r1, sp, #120	; 0x78
  402878:	2202      	movs	r2, #2
  40287a:	2b07      	cmp	r3, #7
  40287c:	9427      	str	r4, [sp, #156]	; 0x9c
  40287e:	9326      	str	r3, [sp, #152]	; 0x98
  402880:	e888 0006 	stmia.w	r8, {r1, r2}
  402884:	f300 83d6 	bgt.w	403034 <_svfprintf_r+0xac4>
  402888:	f108 0808 	add.w	r8, r8, #8
  40288c:	2d80      	cmp	r5, #128	; 0x80
  40288e:	f000 8315 	beq.w	402ebc <_svfprintf_r+0x94c>
  402892:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402894:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402896:	1a9f      	subs	r7, r3, r2
  402898:	2f00      	cmp	r7, #0
  40289a:	dd36      	ble.n	40290a <_svfprintf_r+0x39a>
  40289c:	2f10      	cmp	r7, #16
  40289e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4028a0:	4d8e      	ldr	r5, [pc, #568]	; (402adc <_svfprintf_r+0x56c>)
  4028a2:	dd27      	ble.n	4028f4 <_svfprintf_r+0x384>
  4028a4:	4642      	mov	r2, r8
  4028a6:	4621      	mov	r1, r4
  4028a8:	46b0      	mov	r8, r6
  4028aa:	f04f 0b10 	mov.w	fp, #16
  4028ae:	462e      	mov	r6, r5
  4028b0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4028b2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4028b4:	e004      	b.n	4028c0 <_svfprintf_r+0x350>
  4028b6:	3f10      	subs	r7, #16
  4028b8:	2f10      	cmp	r7, #16
  4028ba:	f102 0208 	add.w	r2, r2, #8
  4028be:	dd15      	ble.n	4028ec <_svfprintf_r+0x37c>
  4028c0:	3301      	adds	r3, #1
  4028c2:	3110      	adds	r1, #16
  4028c4:	2b07      	cmp	r3, #7
  4028c6:	9127      	str	r1, [sp, #156]	; 0x9c
  4028c8:	9326      	str	r3, [sp, #152]	; 0x98
  4028ca:	e882 0840 	stmia.w	r2, {r6, fp}
  4028ce:	ddf2      	ble.n	4028b6 <_svfprintf_r+0x346>
  4028d0:	aa25      	add	r2, sp, #148	; 0x94
  4028d2:	4629      	mov	r1, r5
  4028d4:	4620      	mov	r0, r4
  4028d6:	f002 ffa1 	bl	40581c <__ssprint_r>
  4028da:	2800      	cmp	r0, #0
  4028dc:	f47f af1a 	bne.w	402714 <_svfprintf_r+0x1a4>
  4028e0:	3f10      	subs	r7, #16
  4028e2:	2f10      	cmp	r7, #16
  4028e4:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4028e6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4028e8:	464a      	mov	r2, r9
  4028ea:	dce9      	bgt.n	4028c0 <_svfprintf_r+0x350>
  4028ec:	4635      	mov	r5, r6
  4028ee:	460c      	mov	r4, r1
  4028f0:	4646      	mov	r6, r8
  4028f2:	4690      	mov	r8, r2
  4028f4:	3301      	adds	r3, #1
  4028f6:	443c      	add	r4, r7
  4028f8:	2b07      	cmp	r3, #7
  4028fa:	9427      	str	r4, [sp, #156]	; 0x9c
  4028fc:	9326      	str	r3, [sp, #152]	; 0x98
  4028fe:	e888 00a0 	stmia.w	r8, {r5, r7}
  402902:	f300 8381 	bgt.w	403008 <_svfprintf_r+0xa98>
  402906:	f108 0808 	add.w	r8, r8, #8
  40290a:	9b07      	ldr	r3, [sp, #28]
  40290c:	05df      	lsls	r7, r3, #23
  40290e:	f100 8268 	bmi.w	402de2 <_svfprintf_r+0x872>
  402912:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402914:	990e      	ldr	r1, [sp, #56]	; 0x38
  402916:	f8c8 6000 	str.w	r6, [r8]
  40291a:	3301      	adds	r3, #1
  40291c:	440c      	add	r4, r1
  40291e:	2b07      	cmp	r3, #7
  402920:	9427      	str	r4, [sp, #156]	; 0x9c
  402922:	f8c8 1004 	str.w	r1, [r8, #4]
  402926:	9326      	str	r3, [sp, #152]	; 0x98
  402928:	f300 834d 	bgt.w	402fc6 <_svfprintf_r+0xa56>
  40292c:	f108 0808 	add.w	r8, r8, #8
  402930:	9b07      	ldr	r3, [sp, #28]
  402932:	075b      	lsls	r3, r3, #29
  402934:	d53a      	bpl.n	4029ac <_svfprintf_r+0x43c>
  402936:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402938:	9a08      	ldr	r2, [sp, #32]
  40293a:	1a9d      	subs	r5, r3, r2
  40293c:	2d00      	cmp	r5, #0
  40293e:	dd35      	ble.n	4029ac <_svfprintf_r+0x43c>
  402940:	2d10      	cmp	r5, #16
  402942:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402944:	dd20      	ble.n	402988 <_svfprintf_r+0x418>
  402946:	2610      	movs	r6, #16
  402948:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40294a:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40294e:	e004      	b.n	40295a <_svfprintf_r+0x3ea>
  402950:	3d10      	subs	r5, #16
  402952:	2d10      	cmp	r5, #16
  402954:	f108 0808 	add.w	r8, r8, #8
  402958:	dd16      	ble.n	402988 <_svfprintf_r+0x418>
  40295a:	3301      	adds	r3, #1
  40295c:	4a5e      	ldr	r2, [pc, #376]	; (402ad8 <_svfprintf_r+0x568>)
  40295e:	9326      	str	r3, [sp, #152]	; 0x98
  402960:	3410      	adds	r4, #16
  402962:	2b07      	cmp	r3, #7
  402964:	9427      	str	r4, [sp, #156]	; 0x9c
  402966:	e888 0044 	stmia.w	r8, {r2, r6}
  40296a:	ddf1      	ble.n	402950 <_svfprintf_r+0x3e0>
  40296c:	aa25      	add	r2, sp, #148	; 0x94
  40296e:	4659      	mov	r1, fp
  402970:	4638      	mov	r0, r7
  402972:	f002 ff53 	bl	40581c <__ssprint_r>
  402976:	2800      	cmp	r0, #0
  402978:	f47f aecc 	bne.w	402714 <_svfprintf_r+0x1a4>
  40297c:	3d10      	subs	r5, #16
  40297e:	2d10      	cmp	r5, #16
  402980:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402982:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402984:	46c8      	mov	r8, r9
  402986:	dce8      	bgt.n	40295a <_svfprintf_r+0x3ea>
  402988:	3301      	adds	r3, #1
  40298a:	4a53      	ldr	r2, [pc, #332]	; (402ad8 <_svfprintf_r+0x568>)
  40298c:	9326      	str	r3, [sp, #152]	; 0x98
  40298e:	442c      	add	r4, r5
  402990:	2b07      	cmp	r3, #7
  402992:	9427      	str	r4, [sp, #156]	; 0x9c
  402994:	e888 0024 	stmia.w	r8, {r2, r5}
  402998:	dd08      	ble.n	4029ac <_svfprintf_r+0x43c>
  40299a:	aa25      	add	r2, sp, #148	; 0x94
  40299c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40299e:	980c      	ldr	r0, [sp, #48]	; 0x30
  4029a0:	f002 ff3c 	bl	40581c <__ssprint_r>
  4029a4:	2800      	cmp	r0, #0
  4029a6:	f47f aeb5 	bne.w	402714 <_svfprintf_r+0x1a4>
  4029aa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4029ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4029ae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4029b0:	9908      	ldr	r1, [sp, #32]
  4029b2:	428a      	cmp	r2, r1
  4029b4:	bfac      	ite	ge
  4029b6:	189b      	addge	r3, r3, r2
  4029b8:	185b      	addlt	r3, r3, r1
  4029ba:	9309      	str	r3, [sp, #36]	; 0x24
  4029bc:	2c00      	cmp	r4, #0
  4029be:	f040 830d 	bne.w	402fdc <_svfprintf_r+0xa6c>
  4029c2:	2300      	movs	r3, #0
  4029c4:	9326      	str	r3, [sp, #152]	; 0x98
  4029c6:	46c8      	mov	r8, r9
  4029c8:	e5f9      	b.n	4025be <_svfprintf_r+0x4e>
  4029ca:	9311      	str	r3, [sp, #68]	; 0x44
  4029cc:	f01b 0320 	ands.w	r3, fp, #32
  4029d0:	f040 81e3 	bne.w	402d9a <_svfprintf_r+0x82a>
  4029d4:	f01b 0210 	ands.w	r2, fp, #16
  4029d8:	f040 842e 	bne.w	403238 <_svfprintf_r+0xcc8>
  4029dc:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4029e0:	f000 842a 	beq.w	403238 <_svfprintf_r+0xcc8>
  4029e4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4029e6:	4613      	mov	r3, r2
  4029e8:	460a      	mov	r2, r1
  4029ea:	3204      	adds	r2, #4
  4029ec:	880c      	ldrh	r4, [r1, #0]
  4029ee:	920f      	str	r2, [sp, #60]	; 0x3c
  4029f0:	2500      	movs	r5, #0
  4029f2:	e6b0      	b.n	402756 <_svfprintf_r+0x1e6>
  4029f4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4029f6:	9311      	str	r3, [sp, #68]	; 0x44
  4029f8:	6816      	ldr	r6, [r2, #0]
  4029fa:	2400      	movs	r4, #0
  4029fc:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  402a00:	1d15      	adds	r5, r2, #4
  402a02:	2e00      	cmp	r6, #0
  402a04:	f000 86a7 	beq.w	403756 <_svfprintf_r+0x11e6>
  402a08:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402a0a:	1c53      	adds	r3, r2, #1
  402a0c:	f000 8609 	beq.w	403622 <_svfprintf_r+0x10b2>
  402a10:	4621      	mov	r1, r4
  402a12:	4630      	mov	r0, r6
  402a14:	f002 fa8c 	bl	404f30 <memchr>
  402a18:	2800      	cmp	r0, #0
  402a1a:	f000 86e1 	beq.w	4037e0 <_svfprintf_r+0x1270>
  402a1e:	1b83      	subs	r3, r0, r6
  402a20:	930e      	str	r3, [sp, #56]	; 0x38
  402a22:	940a      	str	r4, [sp, #40]	; 0x28
  402a24:	950f      	str	r5, [sp, #60]	; 0x3c
  402a26:	f8cd b01c 	str.w	fp, [sp, #28]
  402a2a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402a2e:	9308      	str	r3, [sp, #32]
  402a30:	9412      	str	r4, [sp, #72]	; 0x48
  402a32:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402a36:	e6b3      	b.n	4027a0 <_svfprintf_r+0x230>
  402a38:	f89a 3000 	ldrb.w	r3, [sl]
  402a3c:	2201      	movs	r2, #1
  402a3e:	212b      	movs	r1, #43	; 0x2b
  402a40:	e5ee      	b.n	402620 <_svfprintf_r+0xb0>
  402a42:	f04b 0b20 	orr.w	fp, fp, #32
  402a46:	f89a 3000 	ldrb.w	r3, [sl]
  402a4a:	e5e9      	b.n	402620 <_svfprintf_r+0xb0>
  402a4c:	9311      	str	r3, [sp, #68]	; 0x44
  402a4e:	2a00      	cmp	r2, #0
  402a50:	f040 8795 	bne.w	40397e <_svfprintf_r+0x140e>
  402a54:	4b22      	ldr	r3, [pc, #136]	; (402ae0 <_svfprintf_r+0x570>)
  402a56:	9318      	str	r3, [sp, #96]	; 0x60
  402a58:	f01b 0f20 	tst.w	fp, #32
  402a5c:	f040 8111 	bne.w	402c82 <_svfprintf_r+0x712>
  402a60:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402a62:	f01b 0f10 	tst.w	fp, #16
  402a66:	4613      	mov	r3, r2
  402a68:	f040 83e1 	bne.w	40322e <_svfprintf_r+0xcbe>
  402a6c:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402a70:	f000 83dd 	beq.w	40322e <_svfprintf_r+0xcbe>
  402a74:	3304      	adds	r3, #4
  402a76:	8814      	ldrh	r4, [r2, #0]
  402a78:	930f      	str	r3, [sp, #60]	; 0x3c
  402a7a:	2500      	movs	r5, #0
  402a7c:	f01b 0f01 	tst.w	fp, #1
  402a80:	f000 810c 	beq.w	402c9c <_svfprintf_r+0x72c>
  402a84:	ea54 0305 	orrs.w	r3, r4, r5
  402a88:	f000 8108 	beq.w	402c9c <_svfprintf_r+0x72c>
  402a8c:	2330      	movs	r3, #48	; 0x30
  402a8e:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  402a92:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  402a96:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  402a9a:	f04b 0b02 	orr.w	fp, fp, #2
  402a9e:	2302      	movs	r3, #2
  402aa0:	e659      	b.n	402756 <_svfprintf_r+0x1e6>
  402aa2:	f89a 3000 	ldrb.w	r3, [sl]
  402aa6:	2900      	cmp	r1, #0
  402aa8:	f47f adba 	bne.w	402620 <_svfprintf_r+0xb0>
  402aac:	2201      	movs	r2, #1
  402aae:	2120      	movs	r1, #32
  402ab0:	e5b6      	b.n	402620 <_svfprintf_r+0xb0>
  402ab2:	f04b 0b01 	orr.w	fp, fp, #1
  402ab6:	f89a 3000 	ldrb.w	r3, [sl]
  402aba:	e5b1      	b.n	402620 <_svfprintf_r+0xb0>
  402abc:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  402abe:	6823      	ldr	r3, [r4, #0]
  402ac0:	930d      	str	r3, [sp, #52]	; 0x34
  402ac2:	4618      	mov	r0, r3
  402ac4:	2800      	cmp	r0, #0
  402ac6:	4623      	mov	r3, r4
  402ac8:	f103 0304 	add.w	r3, r3, #4
  402acc:	f6ff ae0a 	blt.w	4026e4 <_svfprintf_r+0x174>
  402ad0:	930f      	str	r3, [sp, #60]	; 0x3c
  402ad2:	f89a 3000 	ldrb.w	r3, [sl]
  402ad6:	e5a3      	b.n	402620 <_svfprintf_r+0xb0>
  402ad8:	00406ef0 	.word	0x00406ef0
  402adc:	00406f00 	.word	0x00406f00
  402ae0:	00406ed0 	.word	0x00406ed0
  402ae4:	f04b 0b10 	orr.w	fp, fp, #16
  402ae8:	f01b 0f20 	tst.w	fp, #32
  402aec:	9311      	str	r3, [sp, #68]	; 0x44
  402aee:	f43f ae23 	beq.w	402738 <_svfprintf_r+0x1c8>
  402af2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402af4:	3507      	adds	r5, #7
  402af6:	f025 0307 	bic.w	r3, r5, #7
  402afa:	f103 0208 	add.w	r2, r3, #8
  402afe:	e9d3 4500 	ldrd	r4, r5, [r3]
  402b02:	920f      	str	r2, [sp, #60]	; 0x3c
  402b04:	2301      	movs	r3, #1
  402b06:	e626      	b.n	402756 <_svfprintf_r+0x1e6>
  402b08:	f89a 3000 	ldrb.w	r3, [sl]
  402b0c:	2b2a      	cmp	r3, #42	; 0x2a
  402b0e:	f10a 0401 	add.w	r4, sl, #1
  402b12:	f000 8727 	beq.w	403964 <_svfprintf_r+0x13f4>
  402b16:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402b1a:	2809      	cmp	r0, #9
  402b1c:	46a2      	mov	sl, r4
  402b1e:	f200 86ad 	bhi.w	40387c <_svfprintf_r+0x130c>
  402b22:	2300      	movs	r3, #0
  402b24:	461c      	mov	r4, r3
  402b26:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402b2a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402b2e:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402b32:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402b36:	2809      	cmp	r0, #9
  402b38:	d9f5      	bls.n	402b26 <_svfprintf_r+0x5b6>
  402b3a:	940a      	str	r4, [sp, #40]	; 0x28
  402b3c:	e572      	b.n	402624 <_svfprintf_r+0xb4>
  402b3e:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  402b42:	f89a 3000 	ldrb.w	r3, [sl]
  402b46:	e56b      	b.n	402620 <_svfprintf_r+0xb0>
  402b48:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  402b4c:	f89a 3000 	ldrb.w	r3, [sl]
  402b50:	e566      	b.n	402620 <_svfprintf_r+0xb0>
  402b52:	f89a 3000 	ldrb.w	r3, [sl]
  402b56:	2b6c      	cmp	r3, #108	; 0x6c
  402b58:	bf03      	ittte	eq
  402b5a:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  402b5e:	f04b 0b20 	orreq.w	fp, fp, #32
  402b62:	f10a 0a01 	addeq.w	sl, sl, #1
  402b66:	f04b 0b10 	orrne.w	fp, fp, #16
  402b6a:	e559      	b.n	402620 <_svfprintf_r+0xb0>
  402b6c:	2a00      	cmp	r2, #0
  402b6e:	f040 8711 	bne.w	403994 <_svfprintf_r+0x1424>
  402b72:	f01b 0f20 	tst.w	fp, #32
  402b76:	f040 84f9 	bne.w	40356c <_svfprintf_r+0xffc>
  402b7a:	f01b 0f10 	tst.w	fp, #16
  402b7e:	f040 84ac 	bne.w	4034da <_svfprintf_r+0xf6a>
  402b82:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402b86:	f000 84a8 	beq.w	4034da <_svfprintf_r+0xf6a>
  402b8a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402b8c:	6813      	ldr	r3, [r2, #0]
  402b8e:	3204      	adds	r2, #4
  402b90:	920f      	str	r2, [sp, #60]	; 0x3c
  402b92:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  402b96:	801a      	strh	r2, [r3, #0]
  402b98:	e511      	b.n	4025be <_svfprintf_r+0x4e>
  402b9a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402b9c:	4bb3      	ldr	r3, [pc, #716]	; (402e6c <_svfprintf_r+0x8fc>)
  402b9e:	680c      	ldr	r4, [r1, #0]
  402ba0:	9318      	str	r3, [sp, #96]	; 0x60
  402ba2:	2230      	movs	r2, #48	; 0x30
  402ba4:	2378      	movs	r3, #120	; 0x78
  402ba6:	3104      	adds	r1, #4
  402ba8:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402bac:	9311      	str	r3, [sp, #68]	; 0x44
  402bae:	f04b 0b02 	orr.w	fp, fp, #2
  402bb2:	910f      	str	r1, [sp, #60]	; 0x3c
  402bb4:	2500      	movs	r5, #0
  402bb6:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  402bba:	2302      	movs	r3, #2
  402bbc:	e5cb      	b.n	402756 <_svfprintf_r+0x1e6>
  402bbe:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402bc0:	9311      	str	r3, [sp, #68]	; 0x44
  402bc2:	680a      	ldr	r2, [r1, #0]
  402bc4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402bc8:	2300      	movs	r3, #0
  402bca:	460a      	mov	r2, r1
  402bcc:	461f      	mov	r7, r3
  402bce:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402bd2:	3204      	adds	r2, #4
  402bd4:	2301      	movs	r3, #1
  402bd6:	9308      	str	r3, [sp, #32]
  402bd8:	f8cd b01c 	str.w	fp, [sp, #28]
  402bdc:	970a      	str	r7, [sp, #40]	; 0x28
  402bde:	9712      	str	r7, [sp, #72]	; 0x48
  402be0:	920f      	str	r2, [sp, #60]	; 0x3c
  402be2:	930e      	str	r3, [sp, #56]	; 0x38
  402be4:	ae28      	add	r6, sp, #160	; 0xa0
  402be6:	e5df      	b.n	4027a8 <_svfprintf_r+0x238>
  402be8:	9311      	str	r3, [sp, #68]	; 0x44
  402bea:	2a00      	cmp	r2, #0
  402bec:	f040 86ea 	bne.w	4039c4 <_svfprintf_r+0x1454>
  402bf0:	f01b 0f20 	tst.w	fp, #32
  402bf4:	d15d      	bne.n	402cb2 <_svfprintf_r+0x742>
  402bf6:	f01b 0f10 	tst.w	fp, #16
  402bfa:	f040 8308 	bne.w	40320e <_svfprintf_r+0xc9e>
  402bfe:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402c02:	f000 8304 	beq.w	40320e <_svfprintf_r+0xc9e>
  402c06:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402c08:	f9b1 4000 	ldrsh.w	r4, [r1]
  402c0c:	3104      	adds	r1, #4
  402c0e:	17e5      	asrs	r5, r4, #31
  402c10:	4622      	mov	r2, r4
  402c12:	462b      	mov	r3, r5
  402c14:	910f      	str	r1, [sp, #60]	; 0x3c
  402c16:	2a00      	cmp	r2, #0
  402c18:	f173 0300 	sbcs.w	r3, r3, #0
  402c1c:	db58      	blt.n	402cd0 <_svfprintf_r+0x760>
  402c1e:	990a      	ldr	r1, [sp, #40]	; 0x28
  402c20:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402c24:	1c4a      	adds	r2, r1, #1
  402c26:	f04f 0301 	mov.w	r3, #1
  402c2a:	f47f ad9b 	bne.w	402764 <_svfprintf_r+0x1f4>
  402c2e:	ea54 0205 	orrs.w	r2, r4, r5
  402c32:	f000 81df 	beq.w	402ff4 <_svfprintf_r+0xa84>
  402c36:	f8cd b01c 	str.w	fp, [sp, #28]
  402c3a:	2b01      	cmp	r3, #1
  402c3c:	f000 827b 	beq.w	403136 <_svfprintf_r+0xbc6>
  402c40:	2b02      	cmp	r3, #2
  402c42:	f040 8206 	bne.w	403052 <_svfprintf_r+0xae2>
  402c46:	9818      	ldr	r0, [sp, #96]	; 0x60
  402c48:	464e      	mov	r6, r9
  402c4a:	0923      	lsrs	r3, r4, #4
  402c4c:	f004 010f 	and.w	r1, r4, #15
  402c50:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402c54:	092a      	lsrs	r2, r5, #4
  402c56:	461c      	mov	r4, r3
  402c58:	4615      	mov	r5, r2
  402c5a:	5c43      	ldrb	r3, [r0, r1]
  402c5c:	f806 3d01 	strb.w	r3, [r6, #-1]!
  402c60:	ea54 0305 	orrs.w	r3, r4, r5
  402c64:	d1f1      	bne.n	402c4a <_svfprintf_r+0x6da>
  402c66:	eba9 0306 	sub.w	r3, r9, r6
  402c6a:	930e      	str	r3, [sp, #56]	; 0x38
  402c6c:	e590      	b.n	402790 <_svfprintf_r+0x220>
  402c6e:	9311      	str	r3, [sp, #68]	; 0x44
  402c70:	2a00      	cmp	r2, #0
  402c72:	f040 86a3 	bne.w	4039bc <_svfprintf_r+0x144c>
  402c76:	4b7e      	ldr	r3, [pc, #504]	; (402e70 <_svfprintf_r+0x900>)
  402c78:	9318      	str	r3, [sp, #96]	; 0x60
  402c7a:	f01b 0f20 	tst.w	fp, #32
  402c7e:	f43f aeef 	beq.w	402a60 <_svfprintf_r+0x4f0>
  402c82:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402c84:	3507      	adds	r5, #7
  402c86:	f025 0307 	bic.w	r3, r5, #7
  402c8a:	f103 0208 	add.w	r2, r3, #8
  402c8e:	f01b 0f01 	tst.w	fp, #1
  402c92:	920f      	str	r2, [sp, #60]	; 0x3c
  402c94:	e9d3 4500 	ldrd	r4, r5, [r3]
  402c98:	f47f aef4 	bne.w	402a84 <_svfprintf_r+0x514>
  402c9c:	2302      	movs	r3, #2
  402c9e:	e55a      	b.n	402756 <_svfprintf_r+0x1e6>
  402ca0:	9311      	str	r3, [sp, #68]	; 0x44
  402ca2:	2a00      	cmp	r2, #0
  402ca4:	f040 8686 	bne.w	4039b4 <_svfprintf_r+0x1444>
  402ca8:	f04b 0b10 	orr.w	fp, fp, #16
  402cac:	f01b 0f20 	tst.w	fp, #32
  402cb0:	d0a1      	beq.n	402bf6 <_svfprintf_r+0x686>
  402cb2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402cb4:	3507      	adds	r5, #7
  402cb6:	f025 0507 	bic.w	r5, r5, #7
  402cba:	e9d5 2300 	ldrd	r2, r3, [r5]
  402cbe:	2a00      	cmp	r2, #0
  402cc0:	f105 0108 	add.w	r1, r5, #8
  402cc4:	461d      	mov	r5, r3
  402cc6:	f173 0300 	sbcs.w	r3, r3, #0
  402cca:	910f      	str	r1, [sp, #60]	; 0x3c
  402ccc:	4614      	mov	r4, r2
  402cce:	daa6      	bge.n	402c1e <_svfprintf_r+0x6ae>
  402cd0:	272d      	movs	r7, #45	; 0x2d
  402cd2:	4264      	negs	r4, r4
  402cd4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402cd8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402cdc:	2301      	movs	r3, #1
  402cde:	e53d      	b.n	40275c <_svfprintf_r+0x1ec>
  402ce0:	9311      	str	r3, [sp, #68]	; 0x44
  402ce2:	2a00      	cmp	r2, #0
  402ce4:	f040 8662 	bne.w	4039ac <_svfprintf_r+0x143c>
  402ce8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402cea:	3507      	adds	r5, #7
  402cec:	f025 0307 	bic.w	r3, r5, #7
  402cf0:	f103 0208 	add.w	r2, r3, #8
  402cf4:	920f      	str	r2, [sp, #60]	; 0x3c
  402cf6:	681a      	ldr	r2, [r3, #0]
  402cf8:	9215      	str	r2, [sp, #84]	; 0x54
  402cfa:	685b      	ldr	r3, [r3, #4]
  402cfc:	9314      	str	r3, [sp, #80]	; 0x50
  402cfe:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402d00:	9d15      	ldr	r5, [sp, #84]	; 0x54
  402d02:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402d06:	4628      	mov	r0, r5
  402d08:	4621      	mov	r1, r4
  402d0a:	f04f 32ff 	mov.w	r2, #4294967295
  402d0e:	4b59      	ldr	r3, [pc, #356]	; (402e74 <_svfprintf_r+0x904>)
  402d10:	f003 f9f8 	bl	406104 <__aeabi_dcmpun>
  402d14:	2800      	cmp	r0, #0
  402d16:	f040 834a 	bne.w	4033ae <_svfprintf_r+0xe3e>
  402d1a:	4628      	mov	r0, r5
  402d1c:	4621      	mov	r1, r4
  402d1e:	f04f 32ff 	mov.w	r2, #4294967295
  402d22:	4b54      	ldr	r3, [pc, #336]	; (402e74 <_svfprintf_r+0x904>)
  402d24:	f7ff faf2 	bl	40230c <__aeabi_dcmple>
  402d28:	2800      	cmp	r0, #0
  402d2a:	f040 8340 	bne.w	4033ae <_svfprintf_r+0xe3e>
  402d2e:	a815      	add	r0, sp, #84	; 0x54
  402d30:	c80d      	ldmia	r0, {r0, r2, r3}
  402d32:	9914      	ldr	r1, [sp, #80]	; 0x50
  402d34:	f7ff fae0 	bl	4022f8 <__aeabi_dcmplt>
  402d38:	2800      	cmp	r0, #0
  402d3a:	f040 8530 	bne.w	40379e <_svfprintf_r+0x122e>
  402d3e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402d42:	4e4d      	ldr	r6, [pc, #308]	; (402e78 <_svfprintf_r+0x908>)
  402d44:	4b4d      	ldr	r3, [pc, #308]	; (402e7c <_svfprintf_r+0x90c>)
  402d46:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  402d4a:	9007      	str	r0, [sp, #28]
  402d4c:	9811      	ldr	r0, [sp, #68]	; 0x44
  402d4e:	2203      	movs	r2, #3
  402d50:	2100      	movs	r1, #0
  402d52:	9208      	str	r2, [sp, #32]
  402d54:	910a      	str	r1, [sp, #40]	; 0x28
  402d56:	2847      	cmp	r0, #71	; 0x47
  402d58:	bfd8      	it	le
  402d5a:	461e      	movle	r6, r3
  402d5c:	920e      	str	r2, [sp, #56]	; 0x38
  402d5e:	9112      	str	r1, [sp, #72]	; 0x48
  402d60:	e51e      	b.n	4027a0 <_svfprintf_r+0x230>
  402d62:	f04b 0b08 	orr.w	fp, fp, #8
  402d66:	f89a 3000 	ldrb.w	r3, [sl]
  402d6a:	e459      	b.n	402620 <_svfprintf_r+0xb0>
  402d6c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402d70:	2300      	movs	r3, #0
  402d72:	461c      	mov	r4, r3
  402d74:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402d78:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402d7c:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402d80:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402d84:	2809      	cmp	r0, #9
  402d86:	d9f5      	bls.n	402d74 <_svfprintf_r+0x804>
  402d88:	940d      	str	r4, [sp, #52]	; 0x34
  402d8a:	e44b      	b.n	402624 <_svfprintf_r+0xb4>
  402d8c:	f04b 0b10 	orr.w	fp, fp, #16
  402d90:	9311      	str	r3, [sp, #68]	; 0x44
  402d92:	f01b 0320 	ands.w	r3, fp, #32
  402d96:	f43f ae1d 	beq.w	4029d4 <_svfprintf_r+0x464>
  402d9a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402d9c:	3507      	adds	r5, #7
  402d9e:	f025 0307 	bic.w	r3, r5, #7
  402da2:	f103 0208 	add.w	r2, r3, #8
  402da6:	e9d3 4500 	ldrd	r4, r5, [r3]
  402daa:	920f      	str	r2, [sp, #60]	; 0x3c
  402dac:	2300      	movs	r3, #0
  402dae:	e4d2      	b.n	402756 <_svfprintf_r+0x1e6>
  402db0:	9311      	str	r3, [sp, #68]	; 0x44
  402db2:	2a00      	cmp	r2, #0
  402db4:	f040 85e7 	bne.w	403986 <_svfprintf_r+0x1416>
  402db8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402dba:	2a00      	cmp	r2, #0
  402dbc:	f43f aca3 	beq.w	402706 <_svfprintf_r+0x196>
  402dc0:	2300      	movs	r3, #0
  402dc2:	2101      	movs	r1, #1
  402dc4:	461f      	mov	r7, r3
  402dc6:	9108      	str	r1, [sp, #32]
  402dc8:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402dcc:	f8cd b01c 	str.w	fp, [sp, #28]
  402dd0:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402dd4:	930a      	str	r3, [sp, #40]	; 0x28
  402dd6:	9312      	str	r3, [sp, #72]	; 0x48
  402dd8:	910e      	str	r1, [sp, #56]	; 0x38
  402dda:	ae28      	add	r6, sp, #160	; 0xa0
  402ddc:	e4e4      	b.n	4027a8 <_svfprintf_r+0x238>
  402dde:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402de0:	e534      	b.n	40284c <_svfprintf_r+0x2dc>
  402de2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402de4:	2b65      	cmp	r3, #101	; 0x65
  402de6:	f340 80a7 	ble.w	402f38 <_svfprintf_r+0x9c8>
  402dea:	a815      	add	r0, sp, #84	; 0x54
  402dec:	c80d      	ldmia	r0, {r0, r2, r3}
  402dee:	9914      	ldr	r1, [sp, #80]	; 0x50
  402df0:	f7ff fa78 	bl	4022e4 <__aeabi_dcmpeq>
  402df4:	2800      	cmp	r0, #0
  402df6:	f000 8150 	beq.w	40309a <_svfprintf_r+0xb2a>
  402dfa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402dfc:	4a20      	ldr	r2, [pc, #128]	; (402e80 <_svfprintf_r+0x910>)
  402dfe:	f8c8 2000 	str.w	r2, [r8]
  402e02:	3301      	adds	r3, #1
  402e04:	3401      	adds	r4, #1
  402e06:	2201      	movs	r2, #1
  402e08:	2b07      	cmp	r3, #7
  402e0a:	9427      	str	r4, [sp, #156]	; 0x9c
  402e0c:	9326      	str	r3, [sp, #152]	; 0x98
  402e0e:	f8c8 2004 	str.w	r2, [r8, #4]
  402e12:	f300 836a 	bgt.w	4034ea <_svfprintf_r+0xf7a>
  402e16:	f108 0808 	add.w	r8, r8, #8
  402e1a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402e1c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402e1e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e20:	4293      	cmp	r3, r2
  402e22:	db03      	blt.n	402e2c <_svfprintf_r+0x8bc>
  402e24:	9b07      	ldr	r3, [sp, #28]
  402e26:	07dd      	lsls	r5, r3, #31
  402e28:	f57f ad82 	bpl.w	402930 <_svfprintf_r+0x3c0>
  402e2c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e2e:	9919      	ldr	r1, [sp, #100]	; 0x64
  402e30:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402e32:	f8c8 2000 	str.w	r2, [r8]
  402e36:	3301      	adds	r3, #1
  402e38:	440c      	add	r4, r1
  402e3a:	2b07      	cmp	r3, #7
  402e3c:	f8c8 1004 	str.w	r1, [r8, #4]
  402e40:	9427      	str	r4, [sp, #156]	; 0x9c
  402e42:	9326      	str	r3, [sp, #152]	; 0x98
  402e44:	f300 839e 	bgt.w	403584 <_svfprintf_r+0x1014>
  402e48:	f108 0808 	add.w	r8, r8, #8
  402e4c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402e4e:	1e5e      	subs	r6, r3, #1
  402e50:	2e00      	cmp	r6, #0
  402e52:	f77f ad6d 	ble.w	402930 <_svfprintf_r+0x3c0>
  402e56:	2e10      	cmp	r6, #16
  402e58:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e5a:	4d0a      	ldr	r5, [pc, #40]	; (402e84 <_svfprintf_r+0x914>)
  402e5c:	f340 81f5 	ble.w	40324a <_svfprintf_r+0xcda>
  402e60:	4622      	mov	r2, r4
  402e62:	2710      	movs	r7, #16
  402e64:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402e68:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402e6a:	e013      	b.n	402e94 <_svfprintf_r+0x924>
  402e6c:	00406ed0 	.word	0x00406ed0
  402e70:	00406ebc 	.word	0x00406ebc
  402e74:	7fefffff 	.word	0x7fefffff
  402e78:	00406eb0 	.word	0x00406eb0
  402e7c:	00406eac 	.word	0x00406eac
  402e80:	00406eec 	.word	0x00406eec
  402e84:	00406f00 	.word	0x00406f00
  402e88:	f108 0808 	add.w	r8, r8, #8
  402e8c:	3e10      	subs	r6, #16
  402e8e:	2e10      	cmp	r6, #16
  402e90:	f340 81da 	ble.w	403248 <_svfprintf_r+0xcd8>
  402e94:	3301      	adds	r3, #1
  402e96:	3210      	adds	r2, #16
  402e98:	2b07      	cmp	r3, #7
  402e9a:	9227      	str	r2, [sp, #156]	; 0x9c
  402e9c:	9326      	str	r3, [sp, #152]	; 0x98
  402e9e:	e888 00a0 	stmia.w	r8, {r5, r7}
  402ea2:	ddf1      	ble.n	402e88 <_svfprintf_r+0x918>
  402ea4:	aa25      	add	r2, sp, #148	; 0x94
  402ea6:	4621      	mov	r1, r4
  402ea8:	4658      	mov	r0, fp
  402eaa:	f002 fcb7 	bl	40581c <__ssprint_r>
  402eae:	2800      	cmp	r0, #0
  402eb0:	f47f ac30 	bne.w	402714 <_svfprintf_r+0x1a4>
  402eb4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402eb6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402eb8:	46c8      	mov	r8, r9
  402eba:	e7e7      	b.n	402e8c <_svfprintf_r+0x91c>
  402ebc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402ebe:	9a08      	ldr	r2, [sp, #32]
  402ec0:	1a9f      	subs	r7, r3, r2
  402ec2:	2f00      	cmp	r7, #0
  402ec4:	f77f ace5 	ble.w	402892 <_svfprintf_r+0x322>
  402ec8:	2f10      	cmp	r7, #16
  402eca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ecc:	4db6      	ldr	r5, [pc, #728]	; (4031a8 <_svfprintf_r+0xc38>)
  402ece:	dd27      	ble.n	402f20 <_svfprintf_r+0x9b0>
  402ed0:	4642      	mov	r2, r8
  402ed2:	4621      	mov	r1, r4
  402ed4:	46b0      	mov	r8, r6
  402ed6:	f04f 0b10 	mov.w	fp, #16
  402eda:	462e      	mov	r6, r5
  402edc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402ede:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402ee0:	e004      	b.n	402eec <_svfprintf_r+0x97c>
  402ee2:	3f10      	subs	r7, #16
  402ee4:	2f10      	cmp	r7, #16
  402ee6:	f102 0208 	add.w	r2, r2, #8
  402eea:	dd15      	ble.n	402f18 <_svfprintf_r+0x9a8>
  402eec:	3301      	adds	r3, #1
  402eee:	3110      	adds	r1, #16
  402ef0:	2b07      	cmp	r3, #7
  402ef2:	9127      	str	r1, [sp, #156]	; 0x9c
  402ef4:	9326      	str	r3, [sp, #152]	; 0x98
  402ef6:	e882 0840 	stmia.w	r2, {r6, fp}
  402efa:	ddf2      	ble.n	402ee2 <_svfprintf_r+0x972>
  402efc:	aa25      	add	r2, sp, #148	; 0x94
  402efe:	4629      	mov	r1, r5
  402f00:	4620      	mov	r0, r4
  402f02:	f002 fc8b 	bl	40581c <__ssprint_r>
  402f06:	2800      	cmp	r0, #0
  402f08:	f47f ac04 	bne.w	402714 <_svfprintf_r+0x1a4>
  402f0c:	3f10      	subs	r7, #16
  402f0e:	2f10      	cmp	r7, #16
  402f10:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402f12:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f14:	464a      	mov	r2, r9
  402f16:	dce9      	bgt.n	402eec <_svfprintf_r+0x97c>
  402f18:	4635      	mov	r5, r6
  402f1a:	460c      	mov	r4, r1
  402f1c:	4646      	mov	r6, r8
  402f1e:	4690      	mov	r8, r2
  402f20:	3301      	adds	r3, #1
  402f22:	443c      	add	r4, r7
  402f24:	2b07      	cmp	r3, #7
  402f26:	9427      	str	r4, [sp, #156]	; 0x9c
  402f28:	9326      	str	r3, [sp, #152]	; 0x98
  402f2a:	e888 00a0 	stmia.w	r8, {r5, r7}
  402f2e:	f300 8232 	bgt.w	403396 <_svfprintf_r+0xe26>
  402f32:	f108 0808 	add.w	r8, r8, #8
  402f36:	e4ac      	b.n	402892 <_svfprintf_r+0x322>
  402f38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402f3a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402f3c:	2b01      	cmp	r3, #1
  402f3e:	f340 81fe 	ble.w	40333e <_svfprintf_r+0xdce>
  402f42:	3701      	adds	r7, #1
  402f44:	3401      	adds	r4, #1
  402f46:	2301      	movs	r3, #1
  402f48:	2f07      	cmp	r7, #7
  402f4a:	9427      	str	r4, [sp, #156]	; 0x9c
  402f4c:	9726      	str	r7, [sp, #152]	; 0x98
  402f4e:	f8c8 6000 	str.w	r6, [r8]
  402f52:	f8c8 3004 	str.w	r3, [r8, #4]
  402f56:	f300 8203 	bgt.w	403360 <_svfprintf_r+0xdf0>
  402f5a:	f108 0808 	add.w	r8, r8, #8
  402f5e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402f60:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402f62:	f8c8 3000 	str.w	r3, [r8]
  402f66:	3701      	adds	r7, #1
  402f68:	4414      	add	r4, r2
  402f6a:	2f07      	cmp	r7, #7
  402f6c:	9427      	str	r4, [sp, #156]	; 0x9c
  402f6e:	9726      	str	r7, [sp, #152]	; 0x98
  402f70:	f8c8 2004 	str.w	r2, [r8, #4]
  402f74:	f300 8200 	bgt.w	403378 <_svfprintf_r+0xe08>
  402f78:	f108 0808 	add.w	r8, r8, #8
  402f7c:	a815      	add	r0, sp, #84	; 0x54
  402f7e:	c80d      	ldmia	r0, {r0, r2, r3}
  402f80:	9914      	ldr	r1, [sp, #80]	; 0x50
  402f82:	f7ff f9af 	bl	4022e4 <__aeabi_dcmpeq>
  402f86:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402f88:	2800      	cmp	r0, #0
  402f8a:	f040 8101 	bne.w	403190 <_svfprintf_r+0xc20>
  402f8e:	3b01      	subs	r3, #1
  402f90:	3701      	adds	r7, #1
  402f92:	3601      	adds	r6, #1
  402f94:	441c      	add	r4, r3
  402f96:	2f07      	cmp	r7, #7
  402f98:	9726      	str	r7, [sp, #152]	; 0x98
  402f9a:	9427      	str	r4, [sp, #156]	; 0x9c
  402f9c:	f8c8 6000 	str.w	r6, [r8]
  402fa0:	f8c8 3004 	str.w	r3, [r8, #4]
  402fa4:	f300 8127 	bgt.w	4031f6 <_svfprintf_r+0xc86>
  402fa8:	f108 0808 	add.w	r8, r8, #8
  402fac:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  402fae:	f8c8 2004 	str.w	r2, [r8, #4]
  402fb2:	3701      	adds	r7, #1
  402fb4:	4414      	add	r4, r2
  402fb6:	ab21      	add	r3, sp, #132	; 0x84
  402fb8:	2f07      	cmp	r7, #7
  402fba:	9427      	str	r4, [sp, #156]	; 0x9c
  402fbc:	9726      	str	r7, [sp, #152]	; 0x98
  402fbe:	f8c8 3000 	str.w	r3, [r8]
  402fc2:	f77f acb3 	ble.w	40292c <_svfprintf_r+0x3bc>
  402fc6:	aa25      	add	r2, sp, #148	; 0x94
  402fc8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402fca:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fcc:	f002 fc26 	bl	40581c <__ssprint_r>
  402fd0:	2800      	cmp	r0, #0
  402fd2:	f47f ab9f 	bne.w	402714 <_svfprintf_r+0x1a4>
  402fd6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402fd8:	46c8      	mov	r8, r9
  402fda:	e4a9      	b.n	402930 <_svfprintf_r+0x3c0>
  402fdc:	aa25      	add	r2, sp, #148	; 0x94
  402fde:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402fe0:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fe2:	f002 fc1b 	bl	40581c <__ssprint_r>
  402fe6:	2800      	cmp	r0, #0
  402fe8:	f43f aceb 	beq.w	4029c2 <_svfprintf_r+0x452>
  402fec:	f7ff bb92 	b.w	402714 <_svfprintf_r+0x1a4>
  402ff0:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402ff4:	2b01      	cmp	r3, #1
  402ff6:	f000 8134 	beq.w	403262 <_svfprintf_r+0xcf2>
  402ffa:	2b02      	cmp	r3, #2
  402ffc:	d125      	bne.n	40304a <_svfprintf_r+0xada>
  402ffe:	f8cd b01c 	str.w	fp, [sp, #28]
  403002:	2400      	movs	r4, #0
  403004:	2500      	movs	r5, #0
  403006:	e61e      	b.n	402c46 <_svfprintf_r+0x6d6>
  403008:	aa25      	add	r2, sp, #148	; 0x94
  40300a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40300c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40300e:	f002 fc05 	bl	40581c <__ssprint_r>
  403012:	2800      	cmp	r0, #0
  403014:	f47f ab7e 	bne.w	402714 <_svfprintf_r+0x1a4>
  403018:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40301a:	46c8      	mov	r8, r9
  40301c:	e475      	b.n	40290a <_svfprintf_r+0x39a>
  40301e:	aa25      	add	r2, sp, #148	; 0x94
  403020:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403022:	980c      	ldr	r0, [sp, #48]	; 0x30
  403024:	f002 fbfa 	bl	40581c <__ssprint_r>
  403028:	2800      	cmp	r0, #0
  40302a:	f47f ab73 	bne.w	402714 <_svfprintf_r+0x1a4>
  40302e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403030:	46c8      	mov	r8, r9
  403032:	e41b      	b.n	40286c <_svfprintf_r+0x2fc>
  403034:	aa25      	add	r2, sp, #148	; 0x94
  403036:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403038:	980c      	ldr	r0, [sp, #48]	; 0x30
  40303a:	f002 fbef 	bl	40581c <__ssprint_r>
  40303e:	2800      	cmp	r0, #0
  403040:	f47f ab68 	bne.w	402714 <_svfprintf_r+0x1a4>
  403044:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403046:	46c8      	mov	r8, r9
  403048:	e420      	b.n	40288c <_svfprintf_r+0x31c>
  40304a:	f8cd b01c 	str.w	fp, [sp, #28]
  40304e:	2400      	movs	r4, #0
  403050:	2500      	movs	r5, #0
  403052:	4649      	mov	r1, r9
  403054:	e000      	b.n	403058 <_svfprintf_r+0xae8>
  403056:	4631      	mov	r1, r6
  403058:	08e2      	lsrs	r2, r4, #3
  40305a:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40305e:	08e8      	lsrs	r0, r5, #3
  403060:	f004 0307 	and.w	r3, r4, #7
  403064:	4605      	mov	r5, r0
  403066:	4614      	mov	r4, r2
  403068:	3330      	adds	r3, #48	; 0x30
  40306a:	ea54 0205 	orrs.w	r2, r4, r5
  40306e:	f801 3c01 	strb.w	r3, [r1, #-1]
  403072:	f101 36ff 	add.w	r6, r1, #4294967295
  403076:	d1ee      	bne.n	403056 <_svfprintf_r+0xae6>
  403078:	9a07      	ldr	r2, [sp, #28]
  40307a:	07d2      	lsls	r2, r2, #31
  40307c:	f57f adf3 	bpl.w	402c66 <_svfprintf_r+0x6f6>
  403080:	2b30      	cmp	r3, #48	; 0x30
  403082:	f43f adf0 	beq.w	402c66 <_svfprintf_r+0x6f6>
  403086:	3902      	subs	r1, #2
  403088:	2330      	movs	r3, #48	; 0x30
  40308a:	f806 3c01 	strb.w	r3, [r6, #-1]
  40308e:	eba9 0301 	sub.w	r3, r9, r1
  403092:	930e      	str	r3, [sp, #56]	; 0x38
  403094:	460e      	mov	r6, r1
  403096:	f7ff bb7b 	b.w	402790 <_svfprintf_r+0x220>
  40309a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40309c:	2900      	cmp	r1, #0
  40309e:	f340 822e 	ble.w	4034fe <_svfprintf_r+0xf8e>
  4030a2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4030a4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4030a6:	4293      	cmp	r3, r2
  4030a8:	bfa8      	it	ge
  4030aa:	4613      	movge	r3, r2
  4030ac:	2b00      	cmp	r3, #0
  4030ae:	461f      	mov	r7, r3
  4030b0:	dd0d      	ble.n	4030ce <_svfprintf_r+0xb5e>
  4030b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4030b4:	f8c8 6000 	str.w	r6, [r8]
  4030b8:	3301      	adds	r3, #1
  4030ba:	443c      	add	r4, r7
  4030bc:	2b07      	cmp	r3, #7
  4030be:	9427      	str	r4, [sp, #156]	; 0x9c
  4030c0:	f8c8 7004 	str.w	r7, [r8, #4]
  4030c4:	9326      	str	r3, [sp, #152]	; 0x98
  4030c6:	f300 831f 	bgt.w	403708 <_svfprintf_r+0x1198>
  4030ca:	f108 0808 	add.w	r8, r8, #8
  4030ce:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4030d0:	2f00      	cmp	r7, #0
  4030d2:	bfa8      	it	ge
  4030d4:	1bdb      	subge	r3, r3, r7
  4030d6:	2b00      	cmp	r3, #0
  4030d8:	461f      	mov	r7, r3
  4030da:	f340 80d6 	ble.w	40328a <_svfprintf_r+0xd1a>
  4030de:	2f10      	cmp	r7, #16
  4030e0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4030e2:	4d31      	ldr	r5, [pc, #196]	; (4031a8 <_svfprintf_r+0xc38>)
  4030e4:	f340 81ed 	ble.w	4034c2 <_svfprintf_r+0xf52>
  4030e8:	4642      	mov	r2, r8
  4030ea:	4621      	mov	r1, r4
  4030ec:	46b0      	mov	r8, r6
  4030ee:	f04f 0b10 	mov.w	fp, #16
  4030f2:	462e      	mov	r6, r5
  4030f4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4030f6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4030f8:	e004      	b.n	403104 <_svfprintf_r+0xb94>
  4030fa:	3208      	adds	r2, #8
  4030fc:	3f10      	subs	r7, #16
  4030fe:	2f10      	cmp	r7, #16
  403100:	f340 81db 	ble.w	4034ba <_svfprintf_r+0xf4a>
  403104:	3301      	adds	r3, #1
  403106:	3110      	adds	r1, #16
  403108:	2b07      	cmp	r3, #7
  40310a:	9127      	str	r1, [sp, #156]	; 0x9c
  40310c:	9326      	str	r3, [sp, #152]	; 0x98
  40310e:	e882 0840 	stmia.w	r2, {r6, fp}
  403112:	ddf2      	ble.n	4030fa <_svfprintf_r+0xb8a>
  403114:	aa25      	add	r2, sp, #148	; 0x94
  403116:	4629      	mov	r1, r5
  403118:	4620      	mov	r0, r4
  40311a:	f002 fb7f 	bl	40581c <__ssprint_r>
  40311e:	2800      	cmp	r0, #0
  403120:	f47f aaf8 	bne.w	402714 <_svfprintf_r+0x1a4>
  403124:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403126:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403128:	464a      	mov	r2, r9
  40312a:	e7e7      	b.n	4030fc <_svfprintf_r+0xb8c>
  40312c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40312e:	930e      	str	r3, [sp, #56]	; 0x38
  403130:	464e      	mov	r6, r9
  403132:	f7ff bb2d 	b.w	402790 <_svfprintf_r+0x220>
  403136:	2d00      	cmp	r5, #0
  403138:	bf08      	it	eq
  40313a:	2c0a      	cmpeq	r4, #10
  40313c:	f0c0 808f 	bcc.w	40325e <_svfprintf_r+0xcee>
  403140:	464e      	mov	r6, r9
  403142:	4620      	mov	r0, r4
  403144:	4629      	mov	r1, r5
  403146:	220a      	movs	r2, #10
  403148:	2300      	movs	r3, #0
  40314a:	f002 fff1 	bl	406130 <__aeabi_uldivmod>
  40314e:	3230      	adds	r2, #48	; 0x30
  403150:	f806 2d01 	strb.w	r2, [r6, #-1]!
  403154:	4620      	mov	r0, r4
  403156:	4629      	mov	r1, r5
  403158:	2300      	movs	r3, #0
  40315a:	220a      	movs	r2, #10
  40315c:	f002 ffe8 	bl	406130 <__aeabi_uldivmod>
  403160:	4604      	mov	r4, r0
  403162:	460d      	mov	r5, r1
  403164:	ea54 0305 	orrs.w	r3, r4, r5
  403168:	d1eb      	bne.n	403142 <_svfprintf_r+0xbd2>
  40316a:	eba9 0306 	sub.w	r3, r9, r6
  40316e:	930e      	str	r3, [sp, #56]	; 0x38
  403170:	f7ff bb0e 	b.w	402790 <_svfprintf_r+0x220>
  403174:	aa25      	add	r2, sp, #148	; 0x94
  403176:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403178:	980c      	ldr	r0, [sp, #48]	; 0x30
  40317a:	f002 fb4f 	bl	40581c <__ssprint_r>
  40317e:	2800      	cmp	r0, #0
  403180:	f47f aac8 	bne.w	402714 <_svfprintf_r+0x1a4>
  403184:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403188:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40318a:	46c8      	mov	r8, r9
  40318c:	f7ff bb5e 	b.w	40284c <_svfprintf_r+0x2dc>
  403190:	1e5e      	subs	r6, r3, #1
  403192:	2e00      	cmp	r6, #0
  403194:	f77f af0a 	ble.w	402fac <_svfprintf_r+0xa3c>
  403198:	2e10      	cmp	r6, #16
  40319a:	4d03      	ldr	r5, [pc, #12]	; (4031a8 <_svfprintf_r+0xc38>)
  40319c:	dd22      	ble.n	4031e4 <_svfprintf_r+0xc74>
  40319e:	4622      	mov	r2, r4
  4031a0:	f04f 0b10 	mov.w	fp, #16
  4031a4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4031a6:	e006      	b.n	4031b6 <_svfprintf_r+0xc46>
  4031a8:	00406f00 	.word	0x00406f00
  4031ac:	3e10      	subs	r6, #16
  4031ae:	2e10      	cmp	r6, #16
  4031b0:	f108 0808 	add.w	r8, r8, #8
  4031b4:	dd15      	ble.n	4031e2 <_svfprintf_r+0xc72>
  4031b6:	3701      	adds	r7, #1
  4031b8:	3210      	adds	r2, #16
  4031ba:	2f07      	cmp	r7, #7
  4031bc:	9227      	str	r2, [sp, #156]	; 0x9c
  4031be:	9726      	str	r7, [sp, #152]	; 0x98
  4031c0:	e888 0820 	stmia.w	r8, {r5, fp}
  4031c4:	ddf2      	ble.n	4031ac <_svfprintf_r+0xc3c>
  4031c6:	aa25      	add	r2, sp, #148	; 0x94
  4031c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4031ca:	4620      	mov	r0, r4
  4031cc:	f002 fb26 	bl	40581c <__ssprint_r>
  4031d0:	2800      	cmp	r0, #0
  4031d2:	f47f aa9f 	bne.w	402714 <_svfprintf_r+0x1a4>
  4031d6:	3e10      	subs	r6, #16
  4031d8:	2e10      	cmp	r6, #16
  4031da:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4031dc:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4031de:	46c8      	mov	r8, r9
  4031e0:	dce9      	bgt.n	4031b6 <_svfprintf_r+0xc46>
  4031e2:	4614      	mov	r4, r2
  4031e4:	3701      	adds	r7, #1
  4031e6:	4434      	add	r4, r6
  4031e8:	2f07      	cmp	r7, #7
  4031ea:	9427      	str	r4, [sp, #156]	; 0x9c
  4031ec:	9726      	str	r7, [sp, #152]	; 0x98
  4031ee:	e888 0060 	stmia.w	r8, {r5, r6}
  4031f2:	f77f aed9 	ble.w	402fa8 <_svfprintf_r+0xa38>
  4031f6:	aa25      	add	r2, sp, #148	; 0x94
  4031f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4031fa:	980c      	ldr	r0, [sp, #48]	; 0x30
  4031fc:	f002 fb0e 	bl	40581c <__ssprint_r>
  403200:	2800      	cmp	r0, #0
  403202:	f47f aa87 	bne.w	402714 <_svfprintf_r+0x1a4>
  403206:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403208:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40320a:	46c8      	mov	r8, r9
  40320c:	e6ce      	b.n	402fac <_svfprintf_r+0xa3c>
  40320e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403210:	6814      	ldr	r4, [r2, #0]
  403212:	4613      	mov	r3, r2
  403214:	3304      	adds	r3, #4
  403216:	17e5      	asrs	r5, r4, #31
  403218:	930f      	str	r3, [sp, #60]	; 0x3c
  40321a:	4622      	mov	r2, r4
  40321c:	462b      	mov	r3, r5
  40321e:	e4fa      	b.n	402c16 <_svfprintf_r+0x6a6>
  403220:	3204      	adds	r2, #4
  403222:	681c      	ldr	r4, [r3, #0]
  403224:	920f      	str	r2, [sp, #60]	; 0x3c
  403226:	2301      	movs	r3, #1
  403228:	2500      	movs	r5, #0
  40322a:	f7ff ba94 	b.w	402756 <_svfprintf_r+0x1e6>
  40322e:	681c      	ldr	r4, [r3, #0]
  403230:	3304      	adds	r3, #4
  403232:	930f      	str	r3, [sp, #60]	; 0x3c
  403234:	2500      	movs	r5, #0
  403236:	e421      	b.n	402a7c <_svfprintf_r+0x50c>
  403238:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40323a:	460a      	mov	r2, r1
  40323c:	3204      	adds	r2, #4
  40323e:	680c      	ldr	r4, [r1, #0]
  403240:	920f      	str	r2, [sp, #60]	; 0x3c
  403242:	2500      	movs	r5, #0
  403244:	f7ff ba87 	b.w	402756 <_svfprintf_r+0x1e6>
  403248:	4614      	mov	r4, r2
  40324a:	3301      	adds	r3, #1
  40324c:	4434      	add	r4, r6
  40324e:	2b07      	cmp	r3, #7
  403250:	9427      	str	r4, [sp, #156]	; 0x9c
  403252:	9326      	str	r3, [sp, #152]	; 0x98
  403254:	e888 0060 	stmia.w	r8, {r5, r6}
  403258:	f77f ab68 	ble.w	40292c <_svfprintf_r+0x3bc>
  40325c:	e6b3      	b.n	402fc6 <_svfprintf_r+0xa56>
  40325e:	f8dd b01c 	ldr.w	fp, [sp, #28]
  403262:	f8cd b01c 	str.w	fp, [sp, #28]
  403266:	ae42      	add	r6, sp, #264	; 0x108
  403268:	3430      	adds	r4, #48	; 0x30
  40326a:	2301      	movs	r3, #1
  40326c:	f806 4d41 	strb.w	r4, [r6, #-65]!
  403270:	930e      	str	r3, [sp, #56]	; 0x38
  403272:	f7ff ba8d 	b.w	402790 <_svfprintf_r+0x220>
  403276:	aa25      	add	r2, sp, #148	; 0x94
  403278:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40327a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40327c:	f002 face 	bl	40581c <__ssprint_r>
  403280:	2800      	cmp	r0, #0
  403282:	f47f aa47 	bne.w	402714 <_svfprintf_r+0x1a4>
  403286:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403288:	46c8      	mov	r8, r9
  40328a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40328c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40328e:	429a      	cmp	r2, r3
  403290:	db44      	blt.n	40331c <_svfprintf_r+0xdac>
  403292:	9b07      	ldr	r3, [sp, #28]
  403294:	07d9      	lsls	r1, r3, #31
  403296:	d441      	bmi.n	40331c <_svfprintf_r+0xdac>
  403298:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40329a:	9812      	ldr	r0, [sp, #72]	; 0x48
  40329c:	1a9a      	subs	r2, r3, r2
  40329e:	1a1d      	subs	r5, r3, r0
  4032a0:	4295      	cmp	r5, r2
  4032a2:	bfa8      	it	ge
  4032a4:	4615      	movge	r5, r2
  4032a6:	2d00      	cmp	r5, #0
  4032a8:	dd0e      	ble.n	4032c8 <_svfprintf_r+0xd58>
  4032aa:	9926      	ldr	r1, [sp, #152]	; 0x98
  4032ac:	f8c8 5004 	str.w	r5, [r8, #4]
  4032b0:	3101      	adds	r1, #1
  4032b2:	4406      	add	r6, r0
  4032b4:	442c      	add	r4, r5
  4032b6:	2907      	cmp	r1, #7
  4032b8:	f8c8 6000 	str.w	r6, [r8]
  4032bc:	9427      	str	r4, [sp, #156]	; 0x9c
  4032be:	9126      	str	r1, [sp, #152]	; 0x98
  4032c0:	f300 823b 	bgt.w	40373a <_svfprintf_r+0x11ca>
  4032c4:	f108 0808 	add.w	r8, r8, #8
  4032c8:	2d00      	cmp	r5, #0
  4032ca:	bfac      	ite	ge
  4032cc:	1b56      	subge	r6, r2, r5
  4032ce:	4616      	movlt	r6, r2
  4032d0:	2e00      	cmp	r6, #0
  4032d2:	f77f ab2d 	ble.w	402930 <_svfprintf_r+0x3c0>
  4032d6:	2e10      	cmp	r6, #16
  4032d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4032da:	4db0      	ldr	r5, [pc, #704]	; (40359c <_svfprintf_r+0x102c>)
  4032dc:	ddb5      	ble.n	40324a <_svfprintf_r+0xcda>
  4032de:	4622      	mov	r2, r4
  4032e0:	2710      	movs	r7, #16
  4032e2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4032e6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4032e8:	e004      	b.n	4032f4 <_svfprintf_r+0xd84>
  4032ea:	f108 0808 	add.w	r8, r8, #8
  4032ee:	3e10      	subs	r6, #16
  4032f0:	2e10      	cmp	r6, #16
  4032f2:	dda9      	ble.n	403248 <_svfprintf_r+0xcd8>
  4032f4:	3301      	adds	r3, #1
  4032f6:	3210      	adds	r2, #16
  4032f8:	2b07      	cmp	r3, #7
  4032fa:	9227      	str	r2, [sp, #156]	; 0x9c
  4032fc:	9326      	str	r3, [sp, #152]	; 0x98
  4032fe:	e888 00a0 	stmia.w	r8, {r5, r7}
  403302:	ddf2      	ble.n	4032ea <_svfprintf_r+0xd7a>
  403304:	aa25      	add	r2, sp, #148	; 0x94
  403306:	4621      	mov	r1, r4
  403308:	4658      	mov	r0, fp
  40330a:	f002 fa87 	bl	40581c <__ssprint_r>
  40330e:	2800      	cmp	r0, #0
  403310:	f47f aa00 	bne.w	402714 <_svfprintf_r+0x1a4>
  403314:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403316:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403318:	46c8      	mov	r8, r9
  40331a:	e7e8      	b.n	4032ee <_svfprintf_r+0xd7e>
  40331c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40331e:	9819      	ldr	r0, [sp, #100]	; 0x64
  403320:	991a      	ldr	r1, [sp, #104]	; 0x68
  403322:	f8c8 1000 	str.w	r1, [r8]
  403326:	3301      	adds	r3, #1
  403328:	4404      	add	r4, r0
  40332a:	2b07      	cmp	r3, #7
  40332c:	9427      	str	r4, [sp, #156]	; 0x9c
  40332e:	f8c8 0004 	str.w	r0, [r8, #4]
  403332:	9326      	str	r3, [sp, #152]	; 0x98
  403334:	f300 81f5 	bgt.w	403722 <_svfprintf_r+0x11b2>
  403338:	f108 0808 	add.w	r8, r8, #8
  40333c:	e7ac      	b.n	403298 <_svfprintf_r+0xd28>
  40333e:	9b07      	ldr	r3, [sp, #28]
  403340:	07da      	lsls	r2, r3, #31
  403342:	f53f adfe 	bmi.w	402f42 <_svfprintf_r+0x9d2>
  403346:	3701      	adds	r7, #1
  403348:	3401      	adds	r4, #1
  40334a:	2301      	movs	r3, #1
  40334c:	2f07      	cmp	r7, #7
  40334e:	9427      	str	r4, [sp, #156]	; 0x9c
  403350:	9726      	str	r7, [sp, #152]	; 0x98
  403352:	f8c8 6000 	str.w	r6, [r8]
  403356:	f8c8 3004 	str.w	r3, [r8, #4]
  40335a:	f77f ae25 	ble.w	402fa8 <_svfprintf_r+0xa38>
  40335e:	e74a      	b.n	4031f6 <_svfprintf_r+0xc86>
  403360:	aa25      	add	r2, sp, #148	; 0x94
  403362:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403364:	980c      	ldr	r0, [sp, #48]	; 0x30
  403366:	f002 fa59 	bl	40581c <__ssprint_r>
  40336a:	2800      	cmp	r0, #0
  40336c:	f47f a9d2 	bne.w	402714 <_svfprintf_r+0x1a4>
  403370:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403372:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403374:	46c8      	mov	r8, r9
  403376:	e5f2      	b.n	402f5e <_svfprintf_r+0x9ee>
  403378:	aa25      	add	r2, sp, #148	; 0x94
  40337a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40337c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40337e:	f002 fa4d 	bl	40581c <__ssprint_r>
  403382:	2800      	cmp	r0, #0
  403384:	f47f a9c6 	bne.w	402714 <_svfprintf_r+0x1a4>
  403388:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40338a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40338c:	46c8      	mov	r8, r9
  40338e:	e5f5      	b.n	402f7c <_svfprintf_r+0xa0c>
  403390:	464e      	mov	r6, r9
  403392:	f7ff b9fd 	b.w	402790 <_svfprintf_r+0x220>
  403396:	aa25      	add	r2, sp, #148	; 0x94
  403398:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40339a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40339c:	f002 fa3e 	bl	40581c <__ssprint_r>
  4033a0:	2800      	cmp	r0, #0
  4033a2:	f47f a9b7 	bne.w	402714 <_svfprintf_r+0x1a4>
  4033a6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4033a8:	46c8      	mov	r8, r9
  4033aa:	f7ff ba72 	b.w	402892 <_svfprintf_r+0x322>
  4033ae:	9c15      	ldr	r4, [sp, #84]	; 0x54
  4033b0:	4622      	mov	r2, r4
  4033b2:	4620      	mov	r0, r4
  4033b4:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4033b6:	4623      	mov	r3, r4
  4033b8:	4621      	mov	r1, r4
  4033ba:	f002 fea3 	bl	406104 <__aeabi_dcmpun>
  4033be:	2800      	cmp	r0, #0
  4033c0:	f040 8286 	bne.w	4038d0 <_svfprintf_r+0x1360>
  4033c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4033c6:	3301      	adds	r3, #1
  4033c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4033ca:	f023 0320 	bic.w	r3, r3, #32
  4033ce:	930e      	str	r3, [sp, #56]	; 0x38
  4033d0:	f000 81e2 	beq.w	403798 <_svfprintf_r+0x1228>
  4033d4:	2b47      	cmp	r3, #71	; 0x47
  4033d6:	f000 811e 	beq.w	403616 <_svfprintf_r+0x10a6>
  4033da:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  4033de:	9307      	str	r3, [sp, #28]
  4033e0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4033e2:	1e1f      	subs	r7, r3, #0
  4033e4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4033e6:	9308      	str	r3, [sp, #32]
  4033e8:	bfbb      	ittet	lt
  4033ea:	463b      	movlt	r3, r7
  4033ec:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  4033f0:	2300      	movge	r3, #0
  4033f2:	232d      	movlt	r3, #45	; 0x2d
  4033f4:	9310      	str	r3, [sp, #64]	; 0x40
  4033f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4033f8:	2b66      	cmp	r3, #102	; 0x66
  4033fa:	f000 81bb 	beq.w	403774 <_svfprintf_r+0x1204>
  4033fe:	2b46      	cmp	r3, #70	; 0x46
  403400:	f000 80df 	beq.w	4035c2 <_svfprintf_r+0x1052>
  403404:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403406:	9a08      	ldr	r2, [sp, #32]
  403408:	2b45      	cmp	r3, #69	; 0x45
  40340a:	bf0c      	ite	eq
  40340c:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  40340e:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  403410:	a823      	add	r0, sp, #140	; 0x8c
  403412:	a920      	add	r1, sp, #128	; 0x80
  403414:	bf08      	it	eq
  403416:	1c5d      	addeq	r5, r3, #1
  403418:	9004      	str	r0, [sp, #16]
  40341a:	9103      	str	r1, [sp, #12]
  40341c:	a81f      	add	r0, sp, #124	; 0x7c
  40341e:	2102      	movs	r1, #2
  403420:	463b      	mov	r3, r7
  403422:	9002      	str	r0, [sp, #8]
  403424:	9501      	str	r5, [sp, #4]
  403426:	9100      	str	r1, [sp, #0]
  403428:	980c      	ldr	r0, [sp, #48]	; 0x30
  40342a:	f000 fb75 	bl	403b18 <_dtoa_r>
  40342e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403430:	2b67      	cmp	r3, #103	; 0x67
  403432:	4606      	mov	r6, r0
  403434:	f040 81e0 	bne.w	4037f8 <_svfprintf_r+0x1288>
  403438:	f01b 0f01 	tst.w	fp, #1
  40343c:	f000 8246 	beq.w	4038cc <_svfprintf_r+0x135c>
  403440:	1974      	adds	r4, r6, r5
  403442:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403444:	9808      	ldr	r0, [sp, #32]
  403446:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403448:	4639      	mov	r1, r7
  40344a:	f7fe ff4b 	bl	4022e4 <__aeabi_dcmpeq>
  40344e:	2800      	cmp	r0, #0
  403450:	f040 8165 	bne.w	40371e <_svfprintf_r+0x11ae>
  403454:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403456:	42a3      	cmp	r3, r4
  403458:	d206      	bcs.n	403468 <_svfprintf_r+0xef8>
  40345a:	2130      	movs	r1, #48	; 0x30
  40345c:	1c5a      	adds	r2, r3, #1
  40345e:	9223      	str	r2, [sp, #140]	; 0x8c
  403460:	7019      	strb	r1, [r3, #0]
  403462:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403464:	429c      	cmp	r4, r3
  403466:	d8f9      	bhi.n	40345c <_svfprintf_r+0xeec>
  403468:	1b9b      	subs	r3, r3, r6
  40346a:	9313      	str	r3, [sp, #76]	; 0x4c
  40346c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40346e:	2b47      	cmp	r3, #71	; 0x47
  403470:	f000 80e9 	beq.w	403646 <_svfprintf_r+0x10d6>
  403474:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403476:	2b65      	cmp	r3, #101	; 0x65
  403478:	f340 81cd 	ble.w	403816 <_svfprintf_r+0x12a6>
  40347c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40347e:	2b66      	cmp	r3, #102	; 0x66
  403480:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403482:	9312      	str	r3, [sp, #72]	; 0x48
  403484:	f000 819e 	beq.w	4037c4 <_svfprintf_r+0x1254>
  403488:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40348a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40348c:	4619      	mov	r1, r3
  40348e:	4291      	cmp	r1, r2
  403490:	f300 818a 	bgt.w	4037a8 <_svfprintf_r+0x1238>
  403494:	f01b 0f01 	tst.w	fp, #1
  403498:	f040 8213 	bne.w	4038c2 <_svfprintf_r+0x1352>
  40349c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4034a0:	9308      	str	r3, [sp, #32]
  4034a2:	2367      	movs	r3, #103	; 0x67
  4034a4:	920e      	str	r2, [sp, #56]	; 0x38
  4034a6:	9311      	str	r3, [sp, #68]	; 0x44
  4034a8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4034aa:	2b00      	cmp	r3, #0
  4034ac:	f040 80c4 	bne.w	403638 <_svfprintf_r+0x10c8>
  4034b0:	930a      	str	r3, [sp, #40]	; 0x28
  4034b2:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4034b6:	f7ff b973 	b.w	4027a0 <_svfprintf_r+0x230>
  4034ba:	4635      	mov	r5, r6
  4034bc:	460c      	mov	r4, r1
  4034be:	4646      	mov	r6, r8
  4034c0:	4690      	mov	r8, r2
  4034c2:	3301      	adds	r3, #1
  4034c4:	443c      	add	r4, r7
  4034c6:	2b07      	cmp	r3, #7
  4034c8:	9427      	str	r4, [sp, #156]	; 0x9c
  4034ca:	9326      	str	r3, [sp, #152]	; 0x98
  4034cc:	e888 00a0 	stmia.w	r8, {r5, r7}
  4034d0:	f73f aed1 	bgt.w	403276 <_svfprintf_r+0xd06>
  4034d4:	f108 0808 	add.w	r8, r8, #8
  4034d8:	e6d7      	b.n	40328a <_svfprintf_r+0xd1a>
  4034da:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4034dc:	6813      	ldr	r3, [r2, #0]
  4034de:	3204      	adds	r2, #4
  4034e0:	920f      	str	r2, [sp, #60]	; 0x3c
  4034e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4034e4:	601a      	str	r2, [r3, #0]
  4034e6:	f7ff b86a 	b.w	4025be <_svfprintf_r+0x4e>
  4034ea:	aa25      	add	r2, sp, #148	; 0x94
  4034ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4034ee:	980c      	ldr	r0, [sp, #48]	; 0x30
  4034f0:	f002 f994 	bl	40581c <__ssprint_r>
  4034f4:	2800      	cmp	r0, #0
  4034f6:	f47f a90d 	bne.w	402714 <_svfprintf_r+0x1a4>
  4034fa:	46c8      	mov	r8, r9
  4034fc:	e48d      	b.n	402e1a <_svfprintf_r+0x8aa>
  4034fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403500:	4a27      	ldr	r2, [pc, #156]	; (4035a0 <_svfprintf_r+0x1030>)
  403502:	f8c8 2000 	str.w	r2, [r8]
  403506:	3301      	adds	r3, #1
  403508:	3401      	adds	r4, #1
  40350a:	2201      	movs	r2, #1
  40350c:	2b07      	cmp	r3, #7
  40350e:	9427      	str	r4, [sp, #156]	; 0x9c
  403510:	9326      	str	r3, [sp, #152]	; 0x98
  403512:	f8c8 2004 	str.w	r2, [r8, #4]
  403516:	dc72      	bgt.n	4035fe <_svfprintf_r+0x108e>
  403518:	f108 0808 	add.w	r8, r8, #8
  40351c:	b929      	cbnz	r1, 40352a <_svfprintf_r+0xfba>
  40351e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403520:	b91b      	cbnz	r3, 40352a <_svfprintf_r+0xfba>
  403522:	9b07      	ldr	r3, [sp, #28]
  403524:	07d8      	lsls	r0, r3, #31
  403526:	f57f aa03 	bpl.w	402930 <_svfprintf_r+0x3c0>
  40352a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40352c:	9819      	ldr	r0, [sp, #100]	; 0x64
  40352e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  403530:	f8c8 2000 	str.w	r2, [r8]
  403534:	3301      	adds	r3, #1
  403536:	4602      	mov	r2, r0
  403538:	4422      	add	r2, r4
  40353a:	2b07      	cmp	r3, #7
  40353c:	9227      	str	r2, [sp, #156]	; 0x9c
  40353e:	f8c8 0004 	str.w	r0, [r8, #4]
  403542:	9326      	str	r3, [sp, #152]	; 0x98
  403544:	f300 818d 	bgt.w	403862 <_svfprintf_r+0x12f2>
  403548:	f108 0808 	add.w	r8, r8, #8
  40354c:	2900      	cmp	r1, #0
  40354e:	f2c0 8165 	blt.w	40381c <_svfprintf_r+0x12ac>
  403552:	9913      	ldr	r1, [sp, #76]	; 0x4c
  403554:	f8c8 6000 	str.w	r6, [r8]
  403558:	3301      	adds	r3, #1
  40355a:	188c      	adds	r4, r1, r2
  40355c:	2b07      	cmp	r3, #7
  40355e:	9427      	str	r4, [sp, #156]	; 0x9c
  403560:	9326      	str	r3, [sp, #152]	; 0x98
  403562:	f8c8 1004 	str.w	r1, [r8, #4]
  403566:	f77f a9e1 	ble.w	40292c <_svfprintf_r+0x3bc>
  40356a:	e52c      	b.n	402fc6 <_svfprintf_r+0xa56>
  40356c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40356e:	9909      	ldr	r1, [sp, #36]	; 0x24
  403570:	6813      	ldr	r3, [r2, #0]
  403572:	17cd      	asrs	r5, r1, #31
  403574:	4608      	mov	r0, r1
  403576:	3204      	adds	r2, #4
  403578:	4629      	mov	r1, r5
  40357a:	920f      	str	r2, [sp, #60]	; 0x3c
  40357c:	e9c3 0100 	strd	r0, r1, [r3]
  403580:	f7ff b81d 	b.w	4025be <_svfprintf_r+0x4e>
  403584:	aa25      	add	r2, sp, #148	; 0x94
  403586:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403588:	980c      	ldr	r0, [sp, #48]	; 0x30
  40358a:	f002 f947 	bl	40581c <__ssprint_r>
  40358e:	2800      	cmp	r0, #0
  403590:	f47f a8c0 	bne.w	402714 <_svfprintf_r+0x1a4>
  403594:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403596:	46c8      	mov	r8, r9
  403598:	e458      	b.n	402e4c <_svfprintf_r+0x8dc>
  40359a:	bf00      	nop
  40359c:	00406f00 	.word	0x00406f00
  4035a0:	00406eec 	.word	0x00406eec
  4035a4:	2140      	movs	r1, #64	; 0x40
  4035a6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4035a8:	f001 fa0c 	bl	4049c4 <_malloc_r>
  4035ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4035ae:	6010      	str	r0, [r2, #0]
  4035b0:	6110      	str	r0, [r2, #16]
  4035b2:	2800      	cmp	r0, #0
  4035b4:	f000 81f2 	beq.w	40399c <_svfprintf_r+0x142c>
  4035b8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4035ba:	2340      	movs	r3, #64	; 0x40
  4035bc:	6153      	str	r3, [r2, #20]
  4035be:	f7fe bfee 	b.w	40259e <_svfprintf_r+0x2e>
  4035c2:	a823      	add	r0, sp, #140	; 0x8c
  4035c4:	a920      	add	r1, sp, #128	; 0x80
  4035c6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4035c8:	9004      	str	r0, [sp, #16]
  4035ca:	9103      	str	r1, [sp, #12]
  4035cc:	a81f      	add	r0, sp, #124	; 0x7c
  4035ce:	2103      	movs	r1, #3
  4035d0:	9002      	str	r0, [sp, #8]
  4035d2:	9a08      	ldr	r2, [sp, #32]
  4035d4:	9401      	str	r4, [sp, #4]
  4035d6:	463b      	mov	r3, r7
  4035d8:	9100      	str	r1, [sp, #0]
  4035da:	980c      	ldr	r0, [sp, #48]	; 0x30
  4035dc:	f000 fa9c 	bl	403b18 <_dtoa_r>
  4035e0:	4625      	mov	r5, r4
  4035e2:	4606      	mov	r6, r0
  4035e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4035e6:	2b46      	cmp	r3, #70	; 0x46
  4035e8:	eb06 0405 	add.w	r4, r6, r5
  4035ec:	f47f af29 	bne.w	403442 <_svfprintf_r+0xed2>
  4035f0:	7833      	ldrb	r3, [r6, #0]
  4035f2:	2b30      	cmp	r3, #48	; 0x30
  4035f4:	f000 8178 	beq.w	4038e8 <_svfprintf_r+0x1378>
  4035f8:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4035fa:	442c      	add	r4, r5
  4035fc:	e721      	b.n	403442 <_svfprintf_r+0xed2>
  4035fe:	aa25      	add	r2, sp, #148	; 0x94
  403600:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403602:	980c      	ldr	r0, [sp, #48]	; 0x30
  403604:	f002 f90a 	bl	40581c <__ssprint_r>
  403608:	2800      	cmp	r0, #0
  40360a:	f47f a883 	bne.w	402714 <_svfprintf_r+0x1a4>
  40360e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403610:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403612:	46c8      	mov	r8, r9
  403614:	e782      	b.n	40351c <_svfprintf_r+0xfac>
  403616:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403618:	2b00      	cmp	r3, #0
  40361a:	bf08      	it	eq
  40361c:	2301      	moveq	r3, #1
  40361e:	930a      	str	r3, [sp, #40]	; 0x28
  403620:	e6db      	b.n	4033da <_svfprintf_r+0xe6a>
  403622:	4630      	mov	r0, r6
  403624:	940a      	str	r4, [sp, #40]	; 0x28
  403626:	f002 f88b 	bl	405740 <strlen>
  40362a:	950f      	str	r5, [sp, #60]	; 0x3c
  40362c:	900e      	str	r0, [sp, #56]	; 0x38
  40362e:	f8cd b01c 	str.w	fp, [sp, #28]
  403632:	4603      	mov	r3, r0
  403634:	f7ff b9f9 	b.w	402a2a <_svfprintf_r+0x4ba>
  403638:	272d      	movs	r7, #45	; 0x2d
  40363a:	2300      	movs	r3, #0
  40363c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403640:	930a      	str	r3, [sp, #40]	; 0x28
  403642:	f7ff b8ae 	b.w	4027a2 <_svfprintf_r+0x232>
  403646:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403648:	9312      	str	r3, [sp, #72]	; 0x48
  40364a:	461a      	mov	r2, r3
  40364c:	3303      	adds	r3, #3
  40364e:	db04      	blt.n	40365a <_svfprintf_r+0x10ea>
  403650:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403652:	4619      	mov	r1, r3
  403654:	4291      	cmp	r1, r2
  403656:	f6bf af17 	bge.w	403488 <_svfprintf_r+0xf18>
  40365a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40365c:	3b02      	subs	r3, #2
  40365e:	9311      	str	r3, [sp, #68]	; 0x44
  403660:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  403664:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  403668:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40366a:	3b01      	subs	r3, #1
  40366c:	2b00      	cmp	r3, #0
  40366e:	931f      	str	r3, [sp, #124]	; 0x7c
  403670:	bfbd      	ittte	lt
  403672:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  403674:	f1c3 0301 	rsblt	r3, r3, #1
  403678:	222d      	movlt	r2, #45	; 0x2d
  40367a:	222b      	movge	r2, #43	; 0x2b
  40367c:	2b09      	cmp	r3, #9
  40367e:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  403682:	f340 8116 	ble.w	4038b2 <_svfprintf_r+0x1342>
  403686:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  40368a:	4620      	mov	r0, r4
  40368c:	4dab      	ldr	r5, [pc, #684]	; (40393c <_svfprintf_r+0x13cc>)
  40368e:	e000      	b.n	403692 <_svfprintf_r+0x1122>
  403690:	4610      	mov	r0, r2
  403692:	fb85 1203 	smull	r1, r2, r5, r3
  403696:	17d9      	asrs	r1, r3, #31
  403698:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  40369c:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4036a0:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  4036a4:	3230      	adds	r2, #48	; 0x30
  4036a6:	2909      	cmp	r1, #9
  4036a8:	f800 2c01 	strb.w	r2, [r0, #-1]
  4036ac:	460b      	mov	r3, r1
  4036ae:	f100 32ff 	add.w	r2, r0, #4294967295
  4036b2:	dced      	bgt.n	403690 <_svfprintf_r+0x1120>
  4036b4:	3330      	adds	r3, #48	; 0x30
  4036b6:	3802      	subs	r0, #2
  4036b8:	b2d9      	uxtb	r1, r3
  4036ba:	4284      	cmp	r4, r0
  4036bc:	f802 1c01 	strb.w	r1, [r2, #-1]
  4036c0:	f240 8165 	bls.w	40398e <_svfprintf_r+0x141e>
  4036c4:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4036c8:	4613      	mov	r3, r2
  4036ca:	e001      	b.n	4036d0 <_svfprintf_r+0x1160>
  4036cc:	f813 1b01 	ldrb.w	r1, [r3], #1
  4036d0:	f800 1b01 	strb.w	r1, [r0], #1
  4036d4:	42a3      	cmp	r3, r4
  4036d6:	d1f9      	bne.n	4036cc <_svfprintf_r+0x115c>
  4036d8:	3301      	adds	r3, #1
  4036da:	1a9b      	subs	r3, r3, r2
  4036dc:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  4036e0:	4413      	add	r3, r2
  4036e2:	aa21      	add	r2, sp, #132	; 0x84
  4036e4:	1a9b      	subs	r3, r3, r2
  4036e6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4036e8:	931b      	str	r3, [sp, #108]	; 0x6c
  4036ea:	2a01      	cmp	r2, #1
  4036ec:	4413      	add	r3, r2
  4036ee:	930e      	str	r3, [sp, #56]	; 0x38
  4036f0:	f340 8119 	ble.w	403926 <_svfprintf_r+0x13b6>
  4036f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4036f6:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4036f8:	4413      	add	r3, r2
  4036fa:	930e      	str	r3, [sp, #56]	; 0x38
  4036fc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403700:	9308      	str	r3, [sp, #32]
  403702:	2300      	movs	r3, #0
  403704:	9312      	str	r3, [sp, #72]	; 0x48
  403706:	e6cf      	b.n	4034a8 <_svfprintf_r+0xf38>
  403708:	aa25      	add	r2, sp, #148	; 0x94
  40370a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40370c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40370e:	f002 f885 	bl	40581c <__ssprint_r>
  403712:	2800      	cmp	r0, #0
  403714:	f47e affe 	bne.w	402714 <_svfprintf_r+0x1a4>
  403718:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40371a:	46c8      	mov	r8, r9
  40371c:	e4d7      	b.n	4030ce <_svfprintf_r+0xb5e>
  40371e:	4623      	mov	r3, r4
  403720:	e6a2      	b.n	403468 <_svfprintf_r+0xef8>
  403722:	aa25      	add	r2, sp, #148	; 0x94
  403724:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403726:	980c      	ldr	r0, [sp, #48]	; 0x30
  403728:	f002 f878 	bl	40581c <__ssprint_r>
  40372c:	2800      	cmp	r0, #0
  40372e:	f47e aff1 	bne.w	402714 <_svfprintf_r+0x1a4>
  403732:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403734:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403736:	46c8      	mov	r8, r9
  403738:	e5ae      	b.n	403298 <_svfprintf_r+0xd28>
  40373a:	aa25      	add	r2, sp, #148	; 0x94
  40373c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40373e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403740:	f002 f86c 	bl	40581c <__ssprint_r>
  403744:	2800      	cmp	r0, #0
  403746:	f47e afe5 	bne.w	402714 <_svfprintf_r+0x1a4>
  40374a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40374c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40374e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403750:	1a9a      	subs	r2, r3, r2
  403752:	46c8      	mov	r8, r9
  403754:	e5b8      	b.n	4032c8 <_svfprintf_r+0xd58>
  403756:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403758:	9612      	str	r6, [sp, #72]	; 0x48
  40375a:	2b06      	cmp	r3, #6
  40375c:	bf28      	it	cs
  40375e:	2306      	movcs	r3, #6
  403760:	960a      	str	r6, [sp, #40]	; 0x28
  403762:	4637      	mov	r7, r6
  403764:	9308      	str	r3, [sp, #32]
  403766:	950f      	str	r5, [sp, #60]	; 0x3c
  403768:	f8cd b01c 	str.w	fp, [sp, #28]
  40376c:	930e      	str	r3, [sp, #56]	; 0x38
  40376e:	4e74      	ldr	r6, [pc, #464]	; (403940 <_svfprintf_r+0x13d0>)
  403770:	f7ff b816 	b.w	4027a0 <_svfprintf_r+0x230>
  403774:	a823      	add	r0, sp, #140	; 0x8c
  403776:	a920      	add	r1, sp, #128	; 0x80
  403778:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40377a:	9004      	str	r0, [sp, #16]
  40377c:	9103      	str	r1, [sp, #12]
  40377e:	a81f      	add	r0, sp, #124	; 0x7c
  403780:	2103      	movs	r1, #3
  403782:	9002      	str	r0, [sp, #8]
  403784:	9a08      	ldr	r2, [sp, #32]
  403786:	9501      	str	r5, [sp, #4]
  403788:	463b      	mov	r3, r7
  40378a:	9100      	str	r1, [sp, #0]
  40378c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40378e:	f000 f9c3 	bl	403b18 <_dtoa_r>
  403792:	4606      	mov	r6, r0
  403794:	1944      	adds	r4, r0, r5
  403796:	e72b      	b.n	4035f0 <_svfprintf_r+0x1080>
  403798:	2306      	movs	r3, #6
  40379a:	930a      	str	r3, [sp, #40]	; 0x28
  40379c:	e61d      	b.n	4033da <_svfprintf_r+0xe6a>
  40379e:	272d      	movs	r7, #45	; 0x2d
  4037a0:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4037a4:	f7ff bacd 	b.w	402d42 <_svfprintf_r+0x7d2>
  4037a8:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4037aa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4037ac:	4413      	add	r3, r2
  4037ae:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4037b0:	930e      	str	r3, [sp, #56]	; 0x38
  4037b2:	2a00      	cmp	r2, #0
  4037b4:	f340 80b0 	ble.w	403918 <_svfprintf_r+0x13a8>
  4037b8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4037bc:	9308      	str	r3, [sp, #32]
  4037be:	2367      	movs	r3, #103	; 0x67
  4037c0:	9311      	str	r3, [sp, #68]	; 0x44
  4037c2:	e671      	b.n	4034a8 <_svfprintf_r+0xf38>
  4037c4:	2b00      	cmp	r3, #0
  4037c6:	f340 80c3 	ble.w	403950 <_svfprintf_r+0x13e0>
  4037ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4037cc:	2a00      	cmp	r2, #0
  4037ce:	f040 8099 	bne.w	403904 <_svfprintf_r+0x1394>
  4037d2:	f01b 0f01 	tst.w	fp, #1
  4037d6:	f040 8095 	bne.w	403904 <_svfprintf_r+0x1394>
  4037da:	9308      	str	r3, [sp, #32]
  4037dc:	930e      	str	r3, [sp, #56]	; 0x38
  4037de:	e663      	b.n	4034a8 <_svfprintf_r+0xf38>
  4037e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4037e2:	9308      	str	r3, [sp, #32]
  4037e4:	930e      	str	r3, [sp, #56]	; 0x38
  4037e6:	900a      	str	r0, [sp, #40]	; 0x28
  4037e8:	950f      	str	r5, [sp, #60]	; 0x3c
  4037ea:	f8cd b01c 	str.w	fp, [sp, #28]
  4037ee:	9012      	str	r0, [sp, #72]	; 0x48
  4037f0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4037f4:	f7fe bfd4 	b.w	4027a0 <_svfprintf_r+0x230>
  4037f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4037fa:	2b47      	cmp	r3, #71	; 0x47
  4037fc:	f47f ae20 	bne.w	403440 <_svfprintf_r+0xed0>
  403800:	f01b 0f01 	tst.w	fp, #1
  403804:	f47f aeee 	bne.w	4035e4 <_svfprintf_r+0x1074>
  403808:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40380a:	1b9b      	subs	r3, r3, r6
  40380c:	9313      	str	r3, [sp, #76]	; 0x4c
  40380e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403810:	2b47      	cmp	r3, #71	; 0x47
  403812:	f43f af18 	beq.w	403646 <_svfprintf_r+0x10d6>
  403816:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403818:	9312      	str	r3, [sp, #72]	; 0x48
  40381a:	e721      	b.n	403660 <_svfprintf_r+0x10f0>
  40381c:	424f      	negs	r7, r1
  40381e:	3110      	adds	r1, #16
  403820:	4d48      	ldr	r5, [pc, #288]	; (403944 <_svfprintf_r+0x13d4>)
  403822:	da2f      	bge.n	403884 <_svfprintf_r+0x1314>
  403824:	2410      	movs	r4, #16
  403826:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40382a:	e004      	b.n	403836 <_svfprintf_r+0x12c6>
  40382c:	f108 0808 	add.w	r8, r8, #8
  403830:	3f10      	subs	r7, #16
  403832:	2f10      	cmp	r7, #16
  403834:	dd26      	ble.n	403884 <_svfprintf_r+0x1314>
  403836:	3301      	adds	r3, #1
  403838:	3210      	adds	r2, #16
  40383a:	2b07      	cmp	r3, #7
  40383c:	9227      	str	r2, [sp, #156]	; 0x9c
  40383e:	9326      	str	r3, [sp, #152]	; 0x98
  403840:	f8c8 5000 	str.w	r5, [r8]
  403844:	f8c8 4004 	str.w	r4, [r8, #4]
  403848:	ddf0      	ble.n	40382c <_svfprintf_r+0x12bc>
  40384a:	aa25      	add	r2, sp, #148	; 0x94
  40384c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40384e:	4658      	mov	r0, fp
  403850:	f001 ffe4 	bl	40581c <__ssprint_r>
  403854:	2800      	cmp	r0, #0
  403856:	f47e af5d 	bne.w	402714 <_svfprintf_r+0x1a4>
  40385a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40385c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40385e:	46c8      	mov	r8, r9
  403860:	e7e6      	b.n	403830 <_svfprintf_r+0x12c0>
  403862:	aa25      	add	r2, sp, #148	; 0x94
  403864:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403866:	980c      	ldr	r0, [sp, #48]	; 0x30
  403868:	f001 ffd8 	bl	40581c <__ssprint_r>
  40386c:	2800      	cmp	r0, #0
  40386e:	f47e af51 	bne.w	402714 <_svfprintf_r+0x1a4>
  403872:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403874:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403876:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403878:	46c8      	mov	r8, r9
  40387a:	e667      	b.n	40354c <_svfprintf_r+0xfdc>
  40387c:	2000      	movs	r0, #0
  40387e:	900a      	str	r0, [sp, #40]	; 0x28
  403880:	f7fe bed0 	b.w	402624 <_svfprintf_r+0xb4>
  403884:	3301      	adds	r3, #1
  403886:	443a      	add	r2, r7
  403888:	2b07      	cmp	r3, #7
  40388a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40388e:	9227      	str	r2, [sp, #156]	; 0x9c
  403890:	9326      	str	r3, [sp, #152]	; 0x98
  403892:	f108 0808 	add.w	r8, r8, #8
  403896:	f77f ae5c 	ble.w	403552 <_svfprintf_r+0xfe2>
  40389a:	aa25      	add	r2, sp, #148	; 0x94
  40389c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40389e:	980c      	ldr	r0, [sp, #48]	; 0x30
  4038a0:	f001 ffbc 	bl	40581c <__ssprint_r>
  4038a4:	2800      	cmp	r0, #0
  4038a6:	f47e af35 	bne.w	402714 <_svfprintf_r+0x1a4>
  4038aa:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4038ac:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4038ae:	46c8      	mov	r8, r9
  4038b0:	e64f      	b.n	403552 <_svfprintf_r+0xfe2>
  4038b2:	3330      	adds	r3, #48	; 0x30
  4038b4:	2230      	movs	r2, #48	; 0x30
  4038b6:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4038ba:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4038be:	ab22      	add	r3, sp, #136	; 0x88
  4038c0:	e70f      	b.n	4036e2 <_svfprintf_r+0x1172>
  4038c2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4038c4:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4038c6:	4413      	add	r3, r2
  4038c8:	930e      	str	r3, [sp, #56]	; 0x38
  4038ca:	e775      	b.n	4037b8 <_svfprintf_r+0x1248>
  4038cc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4038ce:	e5cb      	b.n	403468 <_svfprintf_r+0xef8>
  4038d0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4038d2:	4e1d      	ldr	r6, [pc, #116]	; (403948 <_svfprintf_r+0x13d8>)
  4038d4:	2b00      	cmp	r3, #0
  4038d6:	bfb6      	itet	lt
  4038d8:	272d      	movlt	r7, #45	; 0x2d
  4038da:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  4038de:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  4038e2:	4b1a      	ldr	r3, [pc, #104]	; (40394c <_svfprintf_r+0x13dc>)
  4038e4:	f7ff ba2f 	b.w	402d46 <_svfprintf_r+0x7d6>
  4038e8:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4038ea:	9808      	ldr	r0, [sp, #32]
  4038ec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4038ee:	4639      	mov	r1, r7
  4038f0:	f7fe fcf8 	bl	4022e4 <__aeabi_dcmpeq>
  4038f4:	2800      	cmp	r0, #0
  4038f6:	f47f ae7f 	bne.w	4035f8 <_svfprintf_r+0x1088>
  4038fa:	f1c5 0501 	rsb	r5, r5, #1
  4038fe:	951f      	str	r5, [sp, #124]	; 0x7c
  403900:	442c      	add	r4, r5
  403902:	e59e      	b.n	403442 <_svfprintf_r+0xed2>
  403904:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403906:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403908:	4413      	add	r3, r2
  40390a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40390c:	441a      	add	r2, r3
  40390e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403912:	920e      	str	r2, [sp, #56]	; 0x38
  403914:	9308      	str	r3, [sp, #32]
  403916:	e5c7      	b.n	4034a8 <_svfprintf_r+0xf38>
  403918:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40391a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40391c:	f1c3 0301 	rsb	r3, r3, #1
  403920:	441a      	add	r2, r3
  403922:	4613      	mov	r3, r2
  403924:	e7d0      	b.n	4038c8 <_svfprintf_r+0x1358>
  403926:	f01b 0301 	ands.w	r3, fp, #1
  40392a:	9312      	str	r3, [sp, #72]	; 0x48
  40392c:	f47f aee2 	bne.w	4036f4 <_svfprintf_r+0x1184>
  403930:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403932:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403936:	9308      	str	r3, [sp, #32]
  403938:	e5b6      	b.n	4034a8 <_svfprintf_r+0xf38>
  40393a:	bf00      	nop
  40393c:	66666667 	.word	0x66666667
  403940:	00406ee4 	.word	0x00406ee4
  403944:	00406f00 	.word	0x00406f00
  403948:	00406eb8 	.word	0x00406eb8
  40394c:	00406eb4 	.word	0x00406eb4
  403950:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403952:	b913      	cbnz	r3, 40395a <_svfprintf_r+0x13ea>
  403954:	f01b 0f01 	tst.w	fp, #1
  403958:	d002      	beq.n	403960 <_svfprintf_r+0x13f0>
  40395a:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40395c:	3301      	adds	r3, #1
  40395e:	e7d4      	b.n	40390a <_svfprintf_r+0x139a>
  403960:	2301      	movs	r3, #1
  403962:	e73a      	b.n	4037da <_svfprintf_r+0x126a>
  403964:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403966:	f89a 3001 	ldrb.w	r3, [sl, #1]
  40396a:	6828      	ldr	r0, [r5, #0]
  40396c:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  403970:	900a      	str	r0, [sp, #40]	; 0x28
  403972:	4628      	mov	r0, r5
  403974:	3004      	adds	r0, #4
  403976:	46a2      	mov	sl, r4
  403978:	900f      	str	r0, [sp, #60]	; 0x3c
  40397a:	f7fe be51 	b.w	402620 <_svfprintf_r+0xb0>
  40397e:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403982:	f7ff b867 	b.w	402a54 <_svfprintf_r+0x4e4>
  403986:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40398a:	f7ff ba15 	b.w	402db8 <_svfprintf_r+0x848>
  40398e:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  403992:	e6a6      	b.n	4036e2 <_svfprintf_r+0x1172>
  403994:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403998:	f7ff b8eb 	b.w	402b72 <_svfprintf_r+0x602>
  40399c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40399e:	230c      	movs	r3, #12
  4039a0:	6013      	str	r3, [r2, #0]
  4039a2:	f04f 33ff 	mov.w	r3, #4294967295
  4039a6:	9309      	str	r3, [sp, #36]	; 0x24
  4039a8:	f7fe bebd 	b.w	402726 <_svfprintf_r+0x1b6>
  4039ac:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4039b0:	f7ff b99a 	b.w	402ce8 <_svfprintf_r+0x778>
  4039b4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4039b8:	f7ff b976 	b.w	402ca8 <_svfprintf_r+0x738>
  4039bc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4039c0:	f7ff b959 	b.w	402c76 <_svfprintf_r+0x706>
  4039c4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4039c8:	f7ff b912 	b.w	402bf0 <_svfprintf_r+0x680>

004039cc <register_fini>:
  4039cc:	4b02      	ldr	r3, [pc, #8]	; (4039d8 <register_fini+0xc>)
  4039ce:	b113      	cbz	r3, 4039d6 <register_fini+0xa>
  4039d0:	4802      	ldr	r0, [pc, #8]	; (4039dc <register_fini+0x10>)
  4039d2:	f000 b805 	b.w	4039e0 <atexit>
  4039d6:	4770      	bx	lr
  4039d8:	00000000 	.word	0x00000000
  4039dc:	0040496d 	.word	0x0040496d

004039e0 <atexit>:
  4039e0:	2300      	movs	r3, #0
  4039e2:	4601      	mov	r1, r0
  4039e4:	461a      	mov	r2, r3
  4039e6:	4618      	mov	r0, r3
  4039e8:	f001 bf96 	b.w	405918 <__register_exitproc>

004039ec <quorem>:
  4039ec:	6902      	ldr	r2, [r0, #16]
  4039ee:	690b      	ldr	r3, [r1, #16]
  4039f0:	4293      	cmp	r3, r2
  4039f2:	f300 808d 	bgt.w	403b10 <quorem+0x124>
  4039f6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4039fa:	f103 38ff 	add.w	r8, r3, #4294967295
  4039fe:	f101 0714 	add.w	r7, r1, #20
  403a02:	f100 0b14 	add.w	fp, r0, #20
  403a06:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  403a0a:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  403a0e:	ea4f 0488 	mov.w	r4, r8, lsl #2
  403a12:	b083      	sub	sp, #12
  403a14:	3201      	adds	r2, #1
  403a16:	fbb3 f9f2 	udiv	r9, r3, r2
  403a1a:	eb0b 0304 	add.w	r3, fp, r4
  403a1e:	9400      	str	r4, [sp, #0]
  403a20:	eb07 0a04 	add.w	sl, r7, r4
  403a24:	9301      	str	r3, [sp, #4]
  403a26:	f1b9 0f00 	cmp.w	r9, #0
  403a2a:	d039      	beq.n	403aa0 <quorem+0xb4>
  403a2c:	2500      	movs	r5, #0
  403a2e:	462e      	mov	r6, r5
  403a30:	46bc      	mov	ip, r7
  403a32:	46de      	mov	lr, fp
  403a34:	f85c 4b04 	ldr.w	r4, [ip], #4
  403a38:	f8de 3000 	ldr.w	r3, [lr]
  403a3c:	b2a2      	uxth	r2, r4
  403a3e:	fb09 5502 	mla	r5, r9, r2, r5
  403a42:	0c22      	lsrs	r2, r4, #16
  403a44:	0c2c      	lsrs	r4, r5, #16
  403a46:	fb09 4202 	mla	r2, r9, r2, r4
  403a4a:	b2ad      	uxth	r5, r5
  403a4c:	1b75      	subs	r5, r6, r5
  403a4e:	b296      	uxth	r6, r2
  403a50:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  403a54:	fa15 f383 	uxtah	r3, r5, r3
  403a58:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403a5c:	b29b      	uxth	r3, r3
  403a5e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  403a62:	45e2      	cmp	sl, ip
  403a64:	ea4f 4512 	mov.w	r5, r2, lsr #16
  403a68:	f84e 3b04 	str.w	r3, [lr], #4
  403a6c:	ea4f 4626 	mov.w	r6, r6, asr #16
  403a70:	d2e0      	bcs.n	403a34 <quorem+0x48>
  403a72:	9b00      	ldr	r3, [sp, #0]
  403a74:	f85b 3003 	ldr.w	r3, [fp, r3]
  403a78:	b993      	cbnz	r3, 403aa0 <quorem+0xb4>
  403a7a:	9c01      	ldr	r4, [sp, #4]
  403a7c:	1f23      	subs	r3, r4, #4
  403a7e:	459b      	cmp	fp, r3
  403a80:	d20c      	bcs.n	403a9c <quorem+0xb0>
  403a82:	f854 3c04 	ldr.w	r3, [r4, #-4]
  403a86:	b94b      	cbnz	r3, 403a9c <quorem+0xb0>
  403a88:	f1a4 0308 	sub.w	r3, r4, #8
  403a8c:	e002      	b.n	403a94 <quorem+0xa8>
  403a8e:	681a      	ldr	r2, [r3, #0]
  403a90:	3b04      	subs	r3, #4
  403a92:	b91a      	cbnz	r2, 403a9c <quorem+0xb0>
  403a94:	459b      	cmp	fp, r3
  403a96:	f108 38ff 	add.w	r8, r8, #4294967295
  403a9a:	d3f8      	bcc.n	403a8e <quorem+0xa2>
  403a9c:	f8c0 8010 	str.w	r8, [r0, #16]
  403aa0:	4604      	mov	r4, r0
  403aa2:	f001 fd39 	bl	405518 <__mcmp>
  403aa6:	2800      	cmp	r0, #0
  403aa8:	db2e      	blt.n	403b08 <quorem+0x11c>
  403aaa:	f109 0901 	add.w	r9, r9, #1
  403aae:	465d      	mov	r5, fp
  403ab0:	2300      	movs	r3, #0
  403ab2:	f857 1b04 	ldr.w	r1, [r7], #4
  403ab6:	6828      	ldr	r0, [r5, #0]
  403ab8:	b28a      	uxth	r2, r1
  403aba:	1a9a      	subs	r2, r3, r2
  403abc:	0c0b      	lsrs	r3, r1, #16
  403abe:	fa12 f280 	uxtah	r2, r2, r0
  403ac2:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  403ac6:	eb03 4322 	add.w	r3, r3, r2, asr #16
  403aca:	b292      	uxth	r2, r2
  403acc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  403ad0:	45ba      	cmp	sl, r7
  403ad2:	f845 2b04 	str.w	r2, [r5], #4
  403ad6:	ea4f 4323 	mov.w	r3, r3, asr #16
  403ada:	d2ea      	bcs.n	403ab2 <quorem+0xc6>
  403adc:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403ae0:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403ae4:	b982      	cbnz	r2, 403b08 <quorem+0x11c>
  403ae6:	1f1a      	subs	r2, r3, #4
  403ae8:	4593      	cmp	fp, r2
  403aea:	d20b      	bcs.n	403b04 <quorem+0x118>
  403aec:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403af0:	b942      	cbnz	r2, 403b04 <quorem+0x118>
  403af2:	3b08      	subs	r3, #8
  403af4:	e002      	b.n	403afc <quorem+0x110>
  403af6:	681a      	ldr	r2, [r3, #0]
  403af8:	3b04      	subs	r3, #4
  403afa:	b91a      	cbnz	r2, 403b04 <quorem+0x118>
  403afc:	459b      	cmp	fp, r3
  403afe:	f108 38ff 	add.w	r8, r8, #4294967295
  403b02:	d3f8      	bcc.n	403af6 <quorem+0x10a>
  403b04:	f8c4 8010 	str.w	r8, [r4, #16]
  403b08:	4648      	mov	r0, r9
  403b0a:	b003      	add	sp, #12
  403b0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b10:	2000      	movs	r0, #0
  403b12:	4770      	bx	lr
  403b14:	0000      	movs	r0, r0
	...

00403b18 <_dtoa_r>:
  403b18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403b1c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403b1e:	b09b      	sub	sp, #108	; 0x6c
  403b20:	4604      	mov	r4, r0
  403b22:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  403b24:	4692      	mov	sl, r2
  403b26:	469b      	mov	fp, r3
  403b28:	b141      	cbz	r1, 403b3c <_dtoa_r+0x24>
  403b2a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403b2c:	604a      	str	r2, [r1, #4]
  403b2e:	2301      	movs	r3, #1
  403b30:	4093      	lsls	r3, r2
  403b32:	608b      	str	r3, [r1, #8]
  403b34:	f001 fb18 	bl	405168 <_Bfree>
  403b38:	2300      	movs	r3, #0
  403b3a:	6423      	str	r3, [r4, #64]	; 0x40
  403b3c:	f1bb 0f00 	cmp.w	fp, #0
  403b40:	465d      	mov	r5, fp
  403b42:	db35      	blt.n	403bb0 <_dtoa_r+0x98>
  403b44:	2300      	movs	r3, #0
  403b46:	6033      	str	r3, [r6, #0]
  403b48:	4b9d      	ldr	r3, [pc, #628]	; (403dc0 <_dtoa_r+0x2a8>)
  403b4a:	43ab      	bics	r3, r5
  403b4c:	d015      	beq.n	403b7a <_dtoa_r+0x62>
  403b4e:	4650      	mov	r0, sl
  403b50:	4659      	mov	r1, fp
  403b52:	2200      	movs	r2, #0
  403b54:	2300      	movs	r3, #0
  403b56:	f7fe fbc5 	bl	4022e4 <__aeabi_dcmpeq>
  403b5a:	4680      	mov	r8, r0
  403b5c:	2800      	cmp	r0, #0
  403b5e:	d02d      	beq.n	403bbc <_dtoa_r+0xa4>
  403b60:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403b62:	2301      	movs	r3, #1
  403b64:	6013      	str	r3, [r2, #0]
  403b66:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403b68:	2b00      	cmp	r3, #0
  403b6a:	f000 80bd 	beq.w	403ce8 <_dtoa_r+0x1d0>
  403b6e:	4895      	ldr	r0, [pc, #596]	; (403dc4 <_dtoa_r+0x2ac>)
  403b70:	6018      	str	r0, [r3, #0]
  403b72:	3801      	subs	r0, #1
  403b74:	b01b      	add	sp, #108	; 0x6c
  403b76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b7a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403b7c:	f242 730f 	movw	r3, #9999	; 0x270f
  403b80:	6013      	str	r3, [r2, #0]
  403b82:	f1ba 0f00 	cmp.w	sl, #0
  403b86:	d10d      	bne.n	403ba4 <_dtoa_r+0x8c>
  403b88:	f3c5 0513 	ubfx	r5, r5, #0, #20
  403b8c:	b955      	cbnz	r5, 403ba4 <_dtoa_r+0x8c>
  403b8e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403b90:	488d      	ldr	r0, [pc, #564]	; (403dc8 <_dtoa_r+0x2b0>)
  403b92:	2b00      	cmp	r3, #0
  403b94:	d0ee      	beq.n	403b74 <_dtoa_r+0x5c>
  403b96:	f100 0308 	add.w	r3, r0, #8
  403b9a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  403b9c:	6013      	str	r3, [r2, #0]
  403b9e:	b01b      	add	sp, #108	; 0x6c
  403ba0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ba4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403ba6:	4889      	ldr	r0, [pc, #548]	; (403dcc <_dtoa_r+0x2b4>)
  403ba8:	2b00      	cmp	r3, #0
  403baa:	d0e3      	beq.n	403b74 <_dtoa_r+0x5c>
  403bac:	1cc3      	adds	r3, r0, #3
  403bae:	e7f4      	b.n	403b9a <_dtoa_r+0x82>
  403bb0:	2301      	movs	r3, #1
  403bb2:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  403bb6:	6033      	str	r3, [r6, #0]
  403bb8:	46ab      	mov	fp, r5
  403bba:	e7c5      	b.n	403b48 <_dtoa_r+0x30>
  403bbc:	aa18      	add	r2, sp, #96	; 0x60
  403bbe:	ab19      	add	r3, sp, #100	; 0x64
  403bc0:	9201      	str	r2, [sp, #4]
  403bc2:	9300      	str	r3, [sp, #0]
  403bc4:	4652      	mov	r2, sl
  403bc6:	465b      	mov	r3, fp
  403bc8:	4620      	mov	r0, r4
  403bca:	f001 fd45 	bl	405658 <__d2b>
  403bce:	0d2b      	lsrs	r3, r5, #20
  403bd0:	4681      	mov	r9, r0
  403bd2:	d071      	beq.n	403cb8 <_dtoa_r+0x1a0>
  403bd4:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403bd8:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  403bdc:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403bde:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  403be2:	4650      	mov	r0, sl
  403be4:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403be8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403bec:	2200      	movs	r2, #0
  403bee:	4b78      	ldr	r3, [pc, #480]	; (403dd0 <_dtoa_r+0x2b8>)
  403bf0:	f7fd ff5c 	bl	401aac <__aeabi_dsub>
  403bf4:	a36c      	add	r3, pc, #432	; (adr r3, 403da8 <_dtoa_r+0x290>)
  403bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
  403bfa:	f7fe f90b 	bl	401e14 <__aeabi_dmul>
  403bfe:	a36c      	add	r3, pc, #432	; (adr r3, 403db0 <_dtoa_r+0x298>)
  403c00:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c04:	f7fd ff54 	bl	401ab0 <__adddf3>
  403c08:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403c0c:	4630      	mov	r0, r6
  403c0e:	f7fe f89b 	bl	401d48 <__aeabi_i2d>
  403c12:	a369      	add	r3, pc, #420	; (adr r3, 403db8 <_dtoa_r+0x2a0>)
  403c14:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c18:	f7fe f8fc 	bl	401e14 <__aeabi_dmul>
  403c1c:	4602      	mov	r2, r0
  403c1e:	460b      	mov	r3, r1
  403c20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403c24:	f7fd ff44 	bl	401ab0 <__adddf3>
  403c28:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403c2c:	f7fe fb8c 	bl	402348 <__aeabi_d2iz>
  403c30:	2200      	movs	r2, #0
  403c32:	9002      	str	r0, [sp, #8]
  403c34:	2300      	movs	r3, #0
  403c36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403c3a:	f7fe fb5d 	bl	4022f8 <__aeabi_dcmplt>
  403c3e:	2800      	cmp	r0, #0
  403c40:	f040 8173 	bne.w	403f2a <_dtoa_r+0x412>
  403c44:	9d02      	ldr	r5, [sp, #8]
  403c46:	2d16      	cmp	r5, #22
  403c48:	f200 815d 	bhi.w	403f06 <_dtoa_r+0x3ee>
  403c4c:	4b61      	ldr	r3, [pc, #388]	; (403dd4 <_dtoa_r+0x2bc>)
  403c4e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  403c52:	e9d3 0100 	ldrd	r0, r1, [r3]
  403c56:	4652      	mov	r2, sl
  403c58:	465b      	mov	r3, fp
  403c5a:	f7fe fb6b 	bl	402334 <__aeabi_dcmpgt>
  403c5e:	2800      	cmp	r0, #0
  403c60:	f000 81c5 	beq.w	403fee <_dtoa_r+0x4d6>
  403c64:	1e6b      	subs	r3, r5, #1
  403c66:	9302      	str	r3, [sp, #8]
  403c68:	2300      	movs	r3, #0
  403c6a:	930e      	str	r3, [sp, #56]	; 0x38
  403c6c:	1bbf      	subs	r7, r7, r6
  403c6e:	1e7b      	subs	r3, r7, #1
  403c70:	9306      	str	r3, [sp, #24]
  403c72:	f100 8154 	bmi.w	403f1e <_dtoa_r+0x406>
  403c76:	2300      	movs	r3, #0
  403c78:	9308      	str	r3, [sp, #32]
  403c7a:	9b02      	ldr	r3, [sp, #8]
  403c7c:	2b00      	cmp	r3, #0
  403c7e:	f2c0 8145 	blt.w	403f0c <_dtoa_r+0x3f4>
  403c82:	9a06      	ldr	r2, [sp, #24]
  403c84:	930d      	str	r3, [sp, #52]	; 0x34
  403c86:	4611      	mov	r1, r2
  403c88:	4419      	add	r1, r3
  403c8a:	2300      	movs	r3, #0
  403c8c:	9106      	str	r1, [sp, #24]
  403c8e:	930c      	str	r3, [sp, #48]	; 0x30
  403c90:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403c92:	2b09      	cmp	r3, #9
  403c94:	d82a      	bhi.n	403cec <_dtoa_r+0x1d4>
  403c96:	2b05      	cmp	r3, #5
  403c98:	f340 865b 	ble.w	404952 <_dtoa_r+0xe3a>
  403c9c:	3b04      	subs	r3, #4
  403c9e:	9324      	str	r3, [sp, #144]	; 0x90
  403ca0:	2500      	movs	r5, #0
  403ca2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403ca4:	3b02      	subs	r3, #2
  403ca6:	2b03      	cmp	r3, #3
  403ca8:	f200 8642 	bhi.w	404930 <_dtoa_r+0xe18>
  403cac:	e8df f013 	tbh	[pc, r3, lsl #1]
  403cb0:	02c903d4 	.word	0x02c903d4
  403cb4:	046103df 	.word	0x046103df
  403cb8:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403cba:	9e19      	ldr	r6, [sp, #100]	; 0x64
  403cbc:	443e      	add	r6, r7
  403cbe:	f206 4332 	addw	r3, r6, #1074	; 0x432
  403cc2:	2b20      	cmp	r3, #32
  403cc4:	f340 818e 	ble.w	403fe4 <_dtoa_r+0x4cc>
  403cc8:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403ccc:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403cd0:	409d      	lsls	r5, r3
  403cd2:	fa2a f000 	lsr.w	r0, sl, r0
  403cd6:	4328      	orrs	r0, r5
  403cd8:	f7fe f826 	bl	401d28 <__aeabi_ui2d>
  403cdc:	2301      	movs	r3, #1
  403cde:	3e01      	subs	r6, #1
  403ce0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403ce4:	9314      	str	r3, [sp, #80]	; 0x50
  403ce6:	e781      	b.n	403bec <_dtoa_r+0xd4>
  403ce8:	483b      	ldr	r0, [pc, #236]	; (403dd8 <_dtoa_r+0x2c0>)
  403cea:	e743      	b.n	403b74 <_dtoa_r+0x5c>
  403cec:	2100      	movs	r1, #0
  403cee:	6461      	str	r1, [r4, #68]	; 0x44
  403cf0:	4620      	mov	r0, r4
  403cf2:	9125      	str	r1, [sp, #148]	; 0x94
  403cf4:	f001 fa12 	bl	40511c <_Balloc>
  403cf8:	f04f 33ff 	mov.w	r3, #4294967295
  403cfc:	930a      	str	r3, [sp, #40]	; 0x28
  403cfe:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403d00:	930f      	str	r3, [sp, #60]	; 0x3c
  403d02:	2301      	movs	r3, #1
  403d04:	9004      	str	r0, [sp, #16]
  403d06:	6420      	str	r0, [r4, #64]	; 0x40
  403d08:	9224      	str	r2, [sp, #144]	; 0x90
  403d0a:	930b      	str	r3, [sp, #44]	; 0x2c
  403d0c:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403d0e:	2b00      	cmp	r3, #0
  403d10:	f2c0 80d9 	blt.w	403ec6 <_dtoa_r+0x3ae>
  403d14:	9a02      	ldr	r2, [sp, #8]
  403d16:	2a0e      	cmp	r2, #14
  403d18:	f300 80d5 	bgt.w	403ec6 <_dtoa_r+0x3ae>
  403d1c:	4b2d      	ldr	r3, [pc, #180]	; (403dd4 <_dtoa_r+0x2bc>)
  403d1e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403d22:	e9d3 2300 	ldrd	r2, r3, [r3]
  403d26:	e9cd 2308 	strd	r2, r3, [sp, #32]
  403d2a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403d2c:	2b00      	cmp	r3, #0
  403d2e:	f2c0 83ba 	blt.w	4044a6 <_dtoa_r+0x98e>
  403d32:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  403d36:	4650      	mov	r0, sl
  403d38:	462a      	mov	r2, r5
  403d3a:	4633      	mov	r3, r6
  403d3c:	4659      	mov	r1, fp
  403d3e:	f7fe f993 	bl	402068 <__aeabi_ddiv>
  403d42:	f7fe fb01 	bl	402348 <__aeabi_d2iz>
  403d46:	4680      	mov	r8, r0
  403d48:	f7fd fffe 	bl	401d48 <__aeabi_i2d>
  403d4c:	462a      	mov	r2, r5
  403d4e:	4633      	mov	r3, r6
  403d50:	f7fe f860 	bl	401e14 <__aeabi_dmul>
  403d54:	460b      	mov	r3, r1
  403d56:	4602      	mov	r2, r0
  403d58:	4659      	mov	r1, fp
  403d5a:	4650      	mov	r0, sl
  403d5c:	f7fd fea6 	bl	401aac <__aeabi_dsub>
  403d60:	9d04      	ldr	r5, [sp, #16]
  403d62:	f108 0330 	add.w	r3, r8, #48	; 0x30
  403d66:	702b      	strb	r3, [r5, #0]
  403d68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d6a:	2b01      	cmp	r3, #1
  403d6c:	4606      	mov	r6, r0
  403d6e:	460f      	mov	r7, r1
  403d70:	f105 0501 	add.w	r5, r5, #1
  403d74:	d068      	beq.n	403e48 <_dtoa_r+0x330>
  403d76:	2200      	movs	r2, #0
  403d78:	4b18      	ldr	r3, [pc, #96]	; (403ddc <_dtoa_r+0x2c4>)
  403d7a:	f7fe f84b 	bl	401e14 <__aeabi_dmul>
  403d7e:	2200      	movs	r2, #0
  403d80:	2300      	movs	r3, #0
  403d82:	4606      	mov	r6, r0
  403d84:	460f      	mov	r7, r1
  403d86:	f7fe faad 	bl	4022e4 <__aeabi_dcmpeq>
  403d8a:	2800      	cmp	r0, #0
  403d8c:	f040 8088 	bne.w	403ea0 <_dtoa_r+0x388>
  403d90:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  403d94:	f04f 0a00 	mov.w	sl, #0
  403d98:	f8df b040 	ldr.w	fp, [pc, #64]	; 403ddc <_dtoa_r+0x2c4>
  403d9c:	940c      	str	r4, [sp, #48]	; 0x30
  403d9e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  403da2:	e028      	b.n	403df6 <_dtoa_r+0x2de>
  403da4:	f3af 8000 	nop.w
  403da8:	636f4361 	.word	0x636f4361
  403dac:	3fd287a7 	.word	0x3fd287a7
  403db0:	8b60c8b3 	.word	0x8b60c8b3
  403db4:	3fc68a28 	.word	0x3fc68a28
  403db8:	509f79fb 	.word	0x509f79fb
  403dbc:	3fd34413 	.word	0x3fd34413
  403dc0:	7ff00000 	.word	0x7ff00000
  403dc4:	00406eed 	.word	0x00406eed
  403dc8:	00406f10 	.word	0x00406f10
  403dcc:	00406f1c 	.word	0x00406f1c
  403dd0:	3ff80000 	.word	0x3ff80000
  403dd4:	00406f48 	.word	0x00406f48
  403dd8:	00406eec 	.word	0x00406eec
  403ddc:	40240000 	.word	0x40240000
  403de0:	f7fe f818 	bl	401e14 <__aeabi_dmul>
  403de4:	2200      	movs	r2, #0
  403de6:	2300      	movs	r3, #0
  403de8:	4606      	mov	r6, r0
  403dea:	460f      	mov	r7, r1
  403dec:	f7fe fa7a 	bl	4022e4 <__aeabi_dcmpeq>
  403df0:	2800      	cmp	r0, #0
  403df2:	f040 83c1 	bne.w	404578 <_dtoa_r+0xa60>
  403df6:	4642      	mov	r2, r8
  403df8:	464b      	mov	r3, r9
  403dfa:	4630      	mov	r0, r6
  403dfc:	4639      	mov	r1, r7
  403dfe:	f7fe f933 	bl	402068 <__aeabi_ddiv>
  403e02:	f7fe faa1 	bl	402348 <__aeabi_d2iz>
  403e06:	4604      	mov	r4, r0
  403e08:	f7fd ff9e 	bl	401d48 <__aeabi_i2d>
  403e0c:	4642      	mov	r2, r8
  403e0e:	464b      	mov	r3, r9
  403e10:	f7fe f800 	bl	401e14 <__aeabi_dmul>
  403e14:	4602      	mov	r2, r0
  403e16:	460b      	mov	r3, r1
  403e18:	4630      	mov	r0, r6
  403e1a:	4639      	mov	r1, r7
  403e1c:	f7fd fe46 	bl	401aac <__aeabi_dsub>
  403e20:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  403e24:	9e04      	ldr	r6, [sp, #16]
  403e26:	f805 eb01 	strb.w	lr, [r5], #1
  403e2a:	eba5 0e06 	sub.w	lr, r5, r6
  403e2e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403e30:	45b6      	cmp	lr, r6
  403e32:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403e36:	4652      	mov	r2, sl
  403e38:	465b      	mov	r3, fp
  403e3a:	d1d1      	bne.n	403de0 <_dtoa_r+0x2c8>
  403e3c:	46a0      	mov	r8, r4
  403e3e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403e42:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403e44:	4606      	mov	r6, r0
  403e46:	460f      	mov	r7, r1
  403e48:	4632      	mov	r2, r6
  403e4a:	463b      	mov	r3, r7
  403e4c:	4630      	mov	r0, r6
  403e4e:	4639      	mov	r1, r7
  403e50:	f7fd fe2e 	bl	401ab0 <__adddf3>
  403e54:	4606      	mov	r6, r0
  403e56:	460f      	mov	r7, r1
  403e58:	4602      	mov	r2, r0
  403e5a:	460b      	mov	r3, r1
  403e5c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403e60:	f7fe fa4a 	bl	4022f8 <__aeabi_dcmplt>
  403e64:	b948      	cbnz	r0, 403e7a <_dtoa_r+0x362>
  403e66:	4632      	mov	r2, r6
  403e68:	463b      	mov	r3, r7
  403e6a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403e6e:	f7fe fa39 	bl	4022e4 <__aeabi_dcmpeq>
  403e72:	b1a8      	cbz	r0, 403ea0 <_dtoa_r+0x388>
  403e74:	f018 0f01 	tst.w	r8, #1
  403e78:	d012      	beq.n	403ea0 <_dtoa_r+0x388>
  403e7a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403e7e:	9a04      	ldr	r2, [sp, #16]
  403e80:	1e6b      	subs	r3, r5, #1
  403e82:	e004      	b.n	403e8e <_dtoa_r+0x376>
  403e84:	429a      	cmp	r2, r3
  403e86:	f000 8401 	beq.w	40468c <_dtoa_r+0xb74>
  403e8a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  403e8e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  403e92:	f103 0501 	add.w	r5, r3, #1
  403e96:	d0f5      	beq.n	403e84 <_dtoa_r+0x36c>
  403e98:	f108 0801 	add.w	r8, r8, #1
  403e9c:	f883 8000 	strb.w	r8, [r3]
  403ea0:	4649      	mov	r1, r9
  403ea2:	4620      	mov	r0, r4
  403ea4:	f001 f960 	bl	405168 <_Bfree>
  403ea8:	2200      	movs	r2, #0
  403eaa:	9b02      	ldr	r3, [sp, #8]
  403eac:	702a      	strb	r2, [r5, #0]
  403eae:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403eb0:	3301      	adds	r3, #1
  403eb2:	6013      	str	r3, [r2, #0]
  403eb4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403eb6:	2b00      	cmp	r3, #0
  403eb8:	f000 839e 	beq.w	4045f8 <_dtoa_r+0xae0>
  403ebc:	9804      	ldr	r0, [sp, #16]
  403ebe:	601d      	str	r5, [r3, #0]
  403ec0:	b01b      	add	sp, #108	; 0x6c
  403ec2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ec6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403ec8:	2a00      	cmp	r2, #0
  403eca:	d03e      	beq.n	403f4a <_dtoa_r+0x432>
  403ecc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403ece:	2a01      	cmp	r2, #1
  403ed0:	f340 8311 	ble.w	4044f6 <_dtoa_r+0x9de>
  403ed4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403ed6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403ed8:	1e5f      	subs	r7, r3, #1
  403eda:	42ba      	cmp	r2, r7
  403edc:	f2c0 838f 	blt.w	4045fe <_dtoa_r+0xae6>
  403ee0:	1bd7      	subs	r7, r2, r7
  403ee2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403ee4:	2b00      	cmp	r3, #0
  403ee6:	f2c0 848b 	blt.w	404800 <_dtoa_r+0xce8>
  403eea:	9d08      	ldr	r5, [sp, #32]
  403eec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403eee:	9a08      	ldr	r2, [sp, #32]
  403ef0:	441a      	add	r2, r3
  403ef2:	9208      	str	r2, [sp, #32]
  403ef4:	9a06      	ldr	r2, [sp, #24]
  403ef6:	2101      	movs	r1, #1
  403ef8:	441a      	add	r2, r3
  403efa:	4620      	mov	r0, r4
  403efc:	9206      	str	r2, [sp, #24]
  403efe:	f001 f9cd 	bl	40529c <__i2b>
  403f02:	4606      	mov	r6, r0
  403f04:	e024      	b.n	403f50 <_dtoa_r+0x438>
  403f06:	2301      	movs	r3, #1
  403f08:	930e      	str	r3, [sp, #56]	; 0x38
  403f0a:	e6af      	b.n	403c6c <_dtoa_r+0x154>
  403f0c:	9a08      	ldr	r2, [sp, #32]
  403f0e:	9b02      	ldr	r3, [sp, #8]
  403f10:	1ad2      	subs	r2, r2, r3
  403f12:	425b      	negs	r3, r3
  403f14:	930c      	str	r3, [sp, #48]	; 0x30
  403f16:	2300      	movs	r3, #0
  403f18:	9208      	str	r2, [sp, #32]
  403f1a:	930d      	str	r3, [sp, #52]	; 0x34
  403f1c:	e6b8      	b.n	403c90 <_dtoa_r+0x178>
  403f1e:	f1c7 0301 	rsb	r3, r7, #1
  403f22:	9308      	str	r3, [sp, #32]
  403f24:	2300      	movs	r3, #0
  403f26:	9306      	str	r3, [sp, #24]
  403f28:	e6a7      	b.n	403c7a <_dtoa_r+0x162>
  403f2a:	9d02      	ldr	r5, [sp, #8]
  403f2c:	4628      	mov	r0, r5
  403f2e:	f7fd ff0b 	bl	401d48 <__aeabi_i2d>
  403f32:	4602      	mov	r2, r0
  403f34:	460b      	mov	r3, r1
  403f36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403f3a:	f7fe f9d3 	bl	4022e4 <__aeabi_dcmpeq>
  403f3e:	2800      	cmp	r0, #0
  403f40:	f47f ae80 	bne.w	403c44 <_dtoa_r+0x12c>
  403f44:	1e6b      	subs	r3, r5, #1
  403f46:	9302      	str	r3, [sp, #8]
  403f48:	e67c      	b.n	403c44 <_dtoa_r+0x12c>
  403f4a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403f4c:	9d08      	ldr	r5, [sp, #32]
  403f4e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403f50:	2d00      	cmp	r5, #0
  403f52:	dd0c      	ble.n	403f6e <_dtoa_r+0x456>
  403f54:	9906      	ldr	r1, [sp, #24]
  403f56:	2900      	cmp	r1, #0
  403f58:	460b      	mov	r3, r1
  403f5a:	dd08      	ble.n	403f6e <_dtoa_r+0x456>
  403f5c:	42a9      	cmp	r1, r5
  403f5e:	9a08      	ldr	r2, [sp, #32]
  403f60:	bfa8      	it	ge
  403f62:	462b      	movge	r3, r5
  403f64:	1ad2      	subs	r2, r2, r3
  403f66:	1aed      	subs	r5, r5, r3
  403f68:	1acb      	subs	r3, r1, r3
  403f6a:	9208      	str	r2, [sp, #32]
  403f6c:	9306      	str	r3, [sp, #24]
  403f6e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403f70:	b1d3      	cbz	r3, 403fa8 <_dtoa_r+0x490>
  403f72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403f74:	2b00      	cmp	r3, #0
  403f76:	f000 82b7 	beq.w	4044e8 <_dtoa_r+0x9d0>
  403f7a:	2f00      	cmp	r7, #0
  403f7c:	dd10      	ble.n	403fa0 <_dtoa_r+0x488>
  403f7e:	4631      	mov	r1, r6
  403f80:	463a      	mov	r2, r7
  403f82:	4620      	mov	r0, r4
  403f84:	f001 fa26 	bl	4053d4 <__pow5mult>
  403f88:	464a      	mov	r2, r9
  403f8a:	4601      	mov	r1, r0
  403f8c:	4606      	mov	r6, r0
  403f8e:	4620      	mov	r0, r4
  403f90:	f001 f98e 	bl	4052b0 <__multiply>
  403f94:	4649      	mov	r1, r9
  403f96:	4680      	mov	r8, r0
  403f98:	4620      	mov	r0, r4
  403f9a:	f001 f8e5 	bl	405168 <_Bfree>
  403f9e:	46c1      	mov	r9, r8
  403fa0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403fa2:	1bda      	subs	r2, r3, r7
  403fa4:	f040 82a1 	bne.w	4044ea <_dtoa_r+0x9d2>
  403fa8:	2101      	movs	r1, #1
  403faa:	4620      	mov	r0, r4
  403fac:	f001 f976 	bl	40529c <__i2b>
  403fb0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403fb2:	2b00      	cmp	r3, #0
  403fb4:	4680      	mov	r8, r0
  403fb6:	dd1c      	ble.n	403ff2 <_dtoa_r+0x4da>
  403fb8:	4601      	mov	r1, r0
  403fba:	461a      	mov	r2, r3
  403fbc:	4620      	mov	r0, r4
  403fbe:	f001 fa09 	bl	4053d4 <__pow5mult>
  403fc2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403fc4:	2b01      	cmp	r3, #1
  403fc6:	4680      	mov	r8, r0
  403fc8:	f340 8254 	ble.w	404474 <_dtoa_r+0x95c>
  403fcc:	2300      	movs	r3, #0
  403fce:	930c      	str	r3, [sp, #48]	; 0x30
  403fd0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403fd4:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403fd8:	6918      	ldr	r0, [r3, #16]
  403fda:	f001 f90f 	bl	4051fc <__hi0bits>
  403fde:	f1c0 0020 	rsb	r0, r0, #32
  403fe2:	e010      	b.n	404006 <_dtoa_r+0x4ee>
  403fe4:	f1c3 0520 	rsb	r5, r3, #32
  403fe8:	fa0a f005 	lsl.w	r0, sl, r5
  403fec:	e674      	b.n	403cd8 <_dtoa_r+0x1c0>
  403fee:	900e      	str	r0, [sp, #56]	; 0x38
  403ff0:	e63c      	b.n	403c6c <_dtoa_r+0x154>
  403ff2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403ff4:	2b01      	cmp	r3, #1
  403ff6:	f340 8287 	ble.w	404508 <_dtoa_r+0x9f0>
  403ffa:	2300      	movs	r3, #0
  403ffc:	930c      	str	r3, [sp, #48]	; 0x30
  403ffe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404000:	2001      	movs	r0, #1
  404002:	2b00      	cmp	r3, #0
  404004:	d1e4      	bne.n	403fd0 <_dtoa_r+0x4b8>
  404006:	9a06      	ldr	r2, [sp, #24]
  404008:	4410      	add	r0, r2
  40400a:	f010 001f 	ands.w	r0, r0, #31
  40400e:	f000 80a1 	beq.w	404154 <_dtoa_r+0x63c>
  404012:	f1c0 0320 	rsb	r3, r0, #32
  404016:	2b04      	cmp	r3, #4
  404018:	f340 849e 	ble.w	404958 <_dtoa_r+0xe40>
  40401c:	9b08      	ldr	r3, [sp, #32]
  40401e:	f1c0 001c 	rsb	r0, r0, #28
  404022:	4403      	add	r3, r0
  404024:	9308      	str	r3, [sp, #32]
  404026:	4613      	mov	r3, r2
  404028:	4403      	add	r3, r0
  40402a:	4405      	add	r5, r0
  40402c:	9306      	str	r3, [sp, #24]
  40402e:	9b08      	ldr	r3, [sp, #32]
  404030:	2b00      	cmp	r3, #0
  404032:	dd05      	ble.n	404040 <_dtoa_r+0x528>
  404034:	4649      	mov	r1, r9
  404036:	461a      	mov	r2, r3
  404038:	4620      	mov	r0, r4
  40403a:	f001 fa1b 	bl	405474 <__lshift>
  40403e:	4681      	mov	r9, r0
  404040:	9b06      	ldr	r3, [sp, #24]
  404042:	2b00      	cmp	r3, #0
  404044:	dd05      	ble.n	404052 <_dtoa_r+0x53a>
  404046:	4641      	mov	r1, r8
  404048:	461a      	mov	r2, r3
  40404a:	4620      	mov	r0, r4
  40404c:	f001 fa12 	bl	405474 <__lshift>
  404050:	4680      	mov	r8, r0
  404052:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404054:	2b00      	cmp	r3, #0
  404056:	f040 8086 	bne.w	404166 <_dtoa_r+0x64e>
  40405a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40405c:	2b00      	cmp	r3, #0
  40405e:	f340 8266 	ble.w	40452e <_dtoa_r+0xa16>
  404062:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404064:	2b00      	cmp	r3, #0
  404066:	f000 8098 	beq.w	40419a <_dtoa_r+0x682>
  40406a:	2d00      	cmp	r5, #0
  40406c:	dd05      	ble.n	40407a <_dtoa_r+0x562>
  40406e:	4631      	mov	r1, r6
  404070:	462a      	mov	r2, r5
  404072:	4620      	mov	r0, r4
  404074:	f001 f9fe 	bl	405474 <__lshift>
  404078:	4606      	mov	r6, r0
  40407a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40407c:	2b00      	cmp	r3, #0
  40407e:	f040 8337 	bne.w	4046f0 <_dtoa_r+0xbd8>
  404082:	9606      	str	r6, [sp, #24]
  404084:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404086:	9a04      	ldr	r2, [sp, #16]
  404088:	f8dd b018 	ldr.w	fp, [sp, #24]
  40408c:	3b01      	subs	r3, #1
  40408e:	18d3      	adds	r3, r2, r3
  404090:	930b      	str	r3, [sp, #44]	; 0x2c
  404092:	f00a 0301 	and.w	r3, sl, #1
  404096:	930c      	str	r3, [sp, #48]	; 0x30
  404098:	4617      	mov	r7, r2
  40409a:	46c2      	mov	sl, r8
  40409c:	4651      	mov	r1, sl
  40409e:	4648      	mov	r0, r9
  4040a0:	f7ff fca4 	bl	4039ec <quorem>
  4040a4:	4631      	mov	r1, r6
  4040a6:	4605      	mov	r5, r0
  4040a8:	4648      	mov	r0, r9
  4040aa:	f001 fa35 	bl	405518 <__mcmp>
  4040ae:	465a      	mov	r2, fp
  4040b0:	900a      	str	r0, [sp, #40]	; 0x28
  4040b2:	4651      	mov	r1, sl
  4040b4:	4620      	mov	r0, r4
  4040b6:	f001 fa4b 	bl	405550 <__mdiff>
  4040ba:	68c2      	ldr	r2, [r0, #12]
  4040bc:	4680      	mov	r8, r0
  4040be:	f105 0330 	add.w	r3, r5, #48	; 0x30
  4040c2:	2a00      	cmp	r2, #0
  4040c4:	f040 822b 	bne.w	40451e <_dtoa_r+0xa06>
  4040c8:	4601      	mov	r1, r0
  4040ca:	4648      	mov	r0, r9
  4040cc:	9308      	str	r3, [sp, #32]
  4040ce:	f001 fa23 	bl	405518 <__mcmp>
  4040d2:	4641      	mov	r1, r8
  4040d4:	9006      	str	r0, [sp, #24]
  4040d6:	4620      	mov	r0, r4
  4040d8:	f001 f846 	bl	405168 <_Bfree>
  4040dc:	9a06      	ldr	r2, [sp, #24]
  4040de:	9b08      	ldr	r3, [sp, #32]
  4040e0:	b932      	cbnz	r2, 4040f0 <_dtoa_r+0x5d8>
  4040e2:	9924      	ldr	r1, [sp, #144]	; 0x90
  4040e4:	b921      	cbnz	r1, 4040f0 <_dtoa_r+0x5d8>
  4040e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4040e8:	2a00      	cmp	r2, #0
  4040ea:	f000 83ef 	beq.w	4048cc <_dtoa_r+0xdb4>
  4040ee:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4040f0:	990a      	ldr	r1, [sp, #40]	; 0x28
  4040f2:	2900      	cmp	r1, #0
  4040f4:	f2c0 829f 	blt.w	404636 <_dtoa_r+0xb1e>
  4040f8:	d105      	bne.n	404106 <_dtoa_r+0x5ee>
  4040fa:	9924      	ldr	r1, [sp, #144]	; 0x90
  4040fc:	b919      	cbnz	r1, 404106 <_dtoa_r+0x5ee>
  4040fe:	990c      	ldr	r1, [sp, #48]	; 0x30
  404100:	2900      	cmp	r1, #0
  404102:	f000 8298 	beq.w	404636 <_dtoa_r+0xb1e>
  404106:	2a00      	cmp	r2, #0
  404108:	f300 8306 	bgt.w	404718 <_dtoa_r+0xc00>
  40410c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40410e:	703b      	strb	r3, [r7, #0]
  404110:	f107 0801 	add.w	r8, r7, #1
  404114:	4297      	cmp	r7, r2
  404116:	4645      	mov	r5, r8
  404118:	f000 830c 	beq.w	404734 <_dtoa_r+0xc1c>
  40411c:	4649      	mov	r1, r9
  40411e:	2300      	movs	r3, #0
  404120:	220a      	movs	r2, #10
  404122:	4620      	mov	r0, r4
  404124:	f001 f82a 	bl	40517c <__multadd>
  404128:	455e      	cmp	r6, fp
  40412a:	4681      	mov	r9, r0
  40412c:	4631      	mov	r1, r6
  40412e:	f04f 0300 	mov.w	r3, #0
  404132:	f04f 020a 	mov.w	r2, #10
  404136:	4620      	mov	r0, r4
  404138:	f000 81eb 	beq.w	404512 <_dtoa_r+0x9fa>
  40413c:	f001 f81e 	bl	40517c <__multadd>
  404140:	4659      	mov	r1, fp
  404142:	4606      	mov	r6, r0
  404144:	2300      	movs	r3, #0
  404146:	220a      	movs	r2, #10
  404148:	4620      	mov	r0, r4
  40414a:	f001 f817 	bl	40517c <__multadd>
  40414e:	4647      	mov	r7, r8
  404150:	4683      	mov	fp, r0
  404152:	e7a3      	b.n	40409c <_dtoa_r+0x584>
  404154:	201c      	movs	r0, #28
  404156:	9b08      	ldr	r3, [sp, #32]
  404158:	4403      	add	r3, r0
  40415a:	9308      	str	r3, [sp, #32]
  40415c:	9b06      	ldr	r3, [sp, #24]
  40415e:	4403      	add	r3, r0
  404160:	4405      	add	r5, r0
  404162:	9306      	str	r3, [sp, #24]
  404164:	e763      	b.n	40402e <_dtoa_r+0x516>
  404166:	4641      	mov	r1, r8
  404168:	4648      	mov	r0, r9
  40416a:	f001 f9d5 	bl	405518 <__mcmp>
  40416e:	2800      	cmp	r0, #0
  404170:	f6bf af73 	bge.w	40405a <_dtoa_r+0x542>
  404174:	9f02      	ldr	r7, [sp, #8]
  404176:	4649      	mov	r1, r9
  404178:	2300      	movs	r3, #0
  40417a:	220a      	movs	r2, #10
  40417c:	4620      	mov	r0, r4
  40417e:	3f01      	subs	r7, #1
  404180:	9702      	str	r7, [sp, #8]
  404182:	f000 fffb 	bl	40517c <__multadd>
  404186:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404188:	4681      	mov	r9, r0
  40418a:	2b00      	cmp	r3, #0
  40418c:	f040 83b6 	bne.w	4048fc <_dtoa_r+0xde4>
  404190:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404192:	2b00      	cmp	r3, #0
  404194:	f340 83bf 	ble.w	404916 <_dtoa_r+0xdfe>
  404198:	930a      	str	r3, [sp, #40]	; 0x28
  40419a:	f8dd b010 	ldr.w	fp, [sp, #16]
  40419e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4041a0:	465d      	mov	r5, fp
  4041a2:	e002      	b.n	4041aa <_dtoa_r+0x692>
  4041a4:	f000 ffea 	bl	40517c <__multadd>
  4041a8:	4681      	mov	r9, r0
  4041aa:	4641      	mov	r1, r8
  4041ac:	4648      	mov	r0, r9
  4041ae:	f7ff fc1d 	bl	4039ec <quorem>
  4041b2:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4041b6:	f805 ab01 	strb.w	sl, [r5], #1
  4041ba:	eba5 030b 	sub.w	r3, r5, fp
  4041be:	42bb      	cmp	r3, r7
  4041c0:	f04f 020a 	mov.w	r2, #10
  4041c4:	f04f 0300 	mov.w	r3, #0
  4041c8:	4649      	mov	r1, r9
  4041ca:	4620      	mov	r0, r4
  4041cc:	dbea      	blt.n	4041a4 <_dtoa_r+0x68c>
  4041ce:	9b04      	ldr	r3, [sp, #16]
  4041d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4041d2:	2a01      	cmp	r2, #1
  4041d4:	bfac      	ite	ge
  4041d6:	189b      	addge	r3, r3, r2
  4041d8:	3301      	addlt	r3, #1
  4041da:	461d      	mov	r5, r3
  4041dc:	f04f 0b00 	mov.w	fp, #0
  4041e0:	4649      	mov	r1, r9
  4041e2:	2201      	movs	r2, #1
  4041e4:	4620      	mov	r0, r4
  4041e6:	f001 f945 	bl	405474 <__lshift>
  4041ea:	4641      	mov	r1, r8
  4041ec:	4681      	mov	r9, r0
  4041ee:	f001 f993 	bl	405518 <__mcmp>
  4041f2:	2800      	cmp	r0, #0
  4041f4:	f340 823d 	ble.w	404672 <_dtoa_r+0xb5a>
  4041f8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4041fc:	9904      	ldr	r1, [sp, #16]
  4041fe:	1e6b      	subs	r3, r5, #1
  404200:	e004      	b.n	40420c <_dtoa_r+0x6f4>
  404202:	428b      	cmp	r3, r1
  404204:	f000 81ae 	beq.w	404564 <_dtoa_r+0xa4c>
  404208:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  40420c:	2a39      	cmp	r2, #57	; 0x39
  40420e:	f103 0501 	add.w	r5, r3, #1
  404212:	d0f6      	beq.n	404202 <_dtoa_r+0x6ea>
  404214:	3201      	adds	r2, #1
  404216:	701a      	strb	r2, [r3, #0]
  404218:	4641      	mov	r1, r8
  40421a:	4620      	mov	r0, r4
  40421c:	f000 ffa4 	bl	405168 <_Bfree>
  404220:	2e00      	cmp	r6, #0
  404222:	f43f ae3d 	beq.w	403ea0 <_dtoa_r+0x388>
  404226:	f1bb 0f00 	cmp.w	fp, #0
  40422a:	d005      	beq.n	404238 <_dtoa_r+0x720>
  40422c:	45b3      	cmp	fp, r6
  40422e:	d003      	beq.n	404238 <_dtoa_r+0x720>
  404230:	4659      	mov	r1, fp
  404232:	4620      	mov	r0, r4
  404234:	f000 ff98 	bl	405168 <_Bfree>
  404238:	4631      	mov	r1, r6
  40423a:	4620      	mov	r0, r4
  40423c:	f000 ff94 	bl	405168 <_Bfree>
  404240:	e62e      	b.n	403ea0 <_dtoa_r+0x388>
  404242:	2300      	movs	r3, #0
  404244:	930b      	str	r3, [sp, #44]	; 0x2c
  404246:	9b02      	ldr	r3, [sp, #8]
  404248:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40424a:	4413      	add	r3, r2
  40424c:	930f      	str	r3, [sp, #60]	; 0x3c
  40424e:	3301      	adds	r3, #1
  404250:	2b01      	cmp	r3, #1
  404252:	461f      	mov	r7, r3
  404254:	461e      	mov	r6, r3
  404256:	930a      	str	r3, [sp, #40]	; 0x28
  404258:	bfb8      	it	lt
  40425a:	2701      	movlt	r7, #1
  40425c:	2100      	movs	r1, #0
  40425e:	2f17      	cmp	r7, #23
  404260:	6461      	str	r1, [r4, #68]	; 0x44
  404262:	d90a      	bls.n	40427a <_dtoa_r+0x762>
  404264:	2201      	movs	r2, #1
  404266:	2304      	movs	r3, #4
  404268:	005b      	lsls	r3, r3, #1
  40426a:	f103 0014 	add.w	r0, r3, #20
  40426e:	4287      	cmp	r7, r0
  404270:	4611      	mov	r1, r2
  404272:	f102 0201 	add.w	r2, r2, #1
  404276:	d2f7      	bcs.n	404268 <_dtoa_r+0x750>
  404278:	6461      	str	r1, [r4, #68]	; 0x44
  40427a:	4620      	mov	r0, r4
  40427c:	f000 ff4e 	bl	40511c <_Balloc>
  404280:	2e0e      	cmp	r6, #14
  404282:	9004      	str	r0, [sp, #16]
  404284:	6420      	str	r0, [r4, #64]	; 0x40
  404286:	f63f ad41 	bhi.w	403d0c <_dtoa_r+0x1f4>
  40428a:	2d00      	cmp	r5, #0
  40428c:	f43f ad3e 	beq.w	403d0c <_dtoa_r+0x1f4>
  404290:	9902      	ldr	r1, [sp, #8]
  404292:	2900      	cmp	r1, #0
  404294:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  404298:	f340 8202 	ble.w	4046a0 <_dtoa_r+0xb88>
  40429c:	4bb8      	ldr	r3, [pc, #736]	; (404580 <_dtoa_r+0xa68>)
  40429e:	f001 020f 	and.w	r2, r1, #15
  4042a2:	110d      	asrs	r5, r1, #4
  4042a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4042a8:	06e9      	lsls	r1, r5, #27
  4042aa:	e9d3 6700 	ldrd	r6, r7, [r3]
  4042ae:	f140 81ae 	bpl.w	40460e <_dtoa_r+0xaf6>
  4042b2:	4bb4      	ldr	r3, [pc, #720]	; (404584 <_dtoa_r+0xa6c>)
  4042b4:	4650      	mov	r0, sl
  4042b6:	4659      	mov	r1, fp
  4042b8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4042bc:	f7fd fed4 	bl	402068 <__aeabi_ddiv>
  4042c0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4042c4:	f005 050f 	and.w	r5, r5, #15
  4042c8:	f04f 0a03 	mov.w	sl, #3
  4042cc:	b18d      	cbz	r5, 4042f2 <_dtoa_r+0x7da>
  4042ce:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 404584 <_dtoa_r+0xa6c>
  4042d2:	07ea      	lsls	r2, r5, #31
  4042d4:	d509      	bpl.n	4042ea <_dtoa_r+0x7d2>
  4042d6:	4630      	mov	r0, r6
  4042d8:	4639      	mov	r1, r7
  4042da:	e9d8 2300 	ldrd	r2, r3, [r8]
  4042de:	f7fd fd99 	bl	401e14 <__aeabi_dmul>
  4042e2:	f10a 0a01 	add.w	sl, sl, #1
  4042e6:	4606      	mov	r6, r0
  4042e8:	460f      	mov	r7, r1
  4042ea:	106d      	asrs	r5, r5, #1
  4042ec:	f108 0808 	add.w	r8, r8, #8
  4042f0:	d1ef      	bne.n	4042d2 <_dtoa_r+0x7ba>
  4042f2:	463b      	mov	r3, r7
  4042f4:	4632      	mov	r2, r6
  4042f6:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4042fa:	f7fd feb5 	bl	402068 <__aeabi_ddiv>
  4042fe:	4607      	mov	r7, r0
  404300:	4688      	mov	r8, r1
  404302:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404304:	b143      	cbz	r3, 404318 <_dtoa_r+0x800>
  404306:	2200      	movs	r2, #0
  404308:	4b9f      	ldr	r3, [pc, #636]	; (404588 <_dtoa_r+0xa70>)
  40430a:	4638      	mov	r0, r7
  40430c:	4641      	mov	r1, r8
  40430e:	f7fd fff3 	bl	4022f8 <__aeabi_dcmplt>
  404312:	2800      	cmp	r0, #0
  404314:	f040 8286 	bne.w	404824 <_dtoa_r+0xd0c>
  404318:	4650      	mov	r0, sl
  40431a:	f7fd fd15 	bl	401d48 <__aeabi_i2d>
  40431e:	463a      	mov	r2, r7
  404320:	4643      	mov	r3, r8
  404322:	f7fd fd77 	bl	401e14 <__aeabi_dmul>
  404326:	4b99      	ldr	r3, [pc, #612]	; (40458c <_dtoa_r+0xa74>)
  404328:	2200      	movs	r2, #0
  40432a:	f7fd fbc1 	bl	401ab0 <__adddf3>
  40432e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404330:	4605      	mov	r5, r0
  404332:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404336:	2b00      	cmp	r3, #0
  404338:	f000 813e 	beq.w	4045b8 <_dtoa_r+0xaa0>
  40433c:	9b02      	ldr	r3, [sp, #8]
  40433e:	9315      	str	r3, [sp, #84]	; 0x54
  404340:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404342:	9312      	str	r3, [sp, #72]	; 0x48
  404344:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404346:	2b00      	cmp	r3, #0
  404348:	f000 81fa 	beq.w	404740 <_dtoa_r+0xc28>
  40434c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40434e:	4b8c      	ldr	r3, [pc, #560]	; (404580 <_dtoa_r+0xa68>)
  404350:	498f      	ldr	r1, [pc, #572]	; (404590 <_dtoa_r+0xa78>)
  404352:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404356:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40435a:	2000      	movs	r0, #0
  40435c:	f7fd fe84 	bl	402068 <__aeabi_ddiv>
  404360:	462a      	mov	r2, r5
  404362:	4633      	mov	r3, r6
  404364:	f7fd fba2 	bl	401aac <__aeabi_dsub>
  404368:	4682      	mov	sl, r0
  40436a:	468b      	mov	fp, r1
  40436c:	4638      	mov	r0, r7
  40436e:	4641      	mov	r1, r8
  404370:	f7fd ffea 	bl	402348 <__aeabi_d2iz>
  404374:	4605      	mov	r5, r0
  404376:	f7fd fce7 	bl	401d48 <__aeabi_i2d>
  40437a:	4602      	mov	r2, r0
  40437c:	460b      	mov	r3, r1
  40437e:	4638      	mov	r0, r7
  404380:	4641      	mov	r1, r8
  404382:	f7fd fb93 	bl	401aac <__aeabi_dsub>
  404386:	3530      	adds	r5, #48	; 0x30
  404388:	fa5f f885 	uxtb.w	r8, r5
  40438c:	9d04      	ldr	r5, [sp, #16]
  40438e:	4606      	mov	r6, r0
  404390:	460f      	mov	r7, r1
  404392:	f885 8000 	strb.w	r8, [r5]
  404396:	4602      	mov	r2, r0
  404398:	460b      	mov	r3, r1
  40439a:	4650      	mov	r0, sl
  40439c:	4659      	mov	r1, fp
  40439e:	3501      	adds	r5, #1
  4043a0:	f7fd ffc8 	bl	402334 <__aeabi_dcmpgt>
  4043a4:	2800      	cmp	r0, #0
  4043a6:	d154      	bne.n	404452 <_dtoa_r+0x93a>
  4043a8:	4632      	mov	r2, r6
  4043aa:	463b      	mov	r3, r7
  4043ac:	2000      	movs	r0, #0
  4043ae:	4976      	ldr	r1, [pc, #472]	; (404588 <_dtoa_r+0xa70>)
  4043b0:	f7fd fb7c 	bl	401aac <__aeabi_dsub>
  4043b4:	4602      	mov	r2, r0
  4043b6:	460b      	mov	r3, r1
  4043b8:	4650      	mov	r0, sl
  4043ba:	4659      	mov	r1, fp
  4043bc:	f7fd ffba 	bl	402334 <__aeabi_dcmpgt>
  4043c0:	2800      	cmp	r0, #0
  4043c2:	f040 8270 	bne.w	4048a6 <_dtoa_r+0xd8e>
  4043c6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4043c8:	2a01      	cmp	r2, #1
  4043ca:	f000 8111 	beq.w	4045f0 <_dtoa_r+0xad8>
  4043ce:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4043d0:	9a04      	ldr	r2, [sp, #16]
  4043d2:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4043d6:	4413      	add	r3, r2
  4043d8:	4699      	mov	r9, r3
  4043da:	e00d      	b.n	4043f8 <_dtoa_r+0x8e0>
  4043dc:	2000      	movs	r0, #0
  4043de:	496a      	ldr	r1, [pc, #424]	; (404588 <_dtoa_r+0xa70>)
  4043e0:	f7fd fb64 	bl	401aac <__aeabi_dsub>
  4043e4:	4652      	mov	r2, sl
  4043e6:	465b      	mov	r3, fp
  4043e8:	f7fd ff86 	bl	4022f8 <__aeabi_dcmplt>
  4043ec:	2800      	cmp	r0, #0
  4043ee:	f040 8258 	bne.w	4048a2 <_dtoa_r+0xd8a>
  4043f2:	454d      	cmp	r5, r9
  4043f4:	f000 80fa 	beq.w	4045ec <_dtoa_r+0xad4>
  4043f8:	4650      	mov	r0, sl
  4043fa:	4659      	mov	r1, fp
  4043fc:	2200      	movs	r2, #0
  4043fe:	4b65      	ldr	r3, [pc, #404]	; (404594 <_dtoa_r+0xa7c>)
  404400:	f7fd fd08 	bl	401e14 <__aeabi_dmul>
  404404:	2200      	movs	r2, #0
  404406:	4b63      	ldr	r3, [pc, #396]	; (404594 <_dtoa_r+0xa7c>)
  404408:	4682      	mov	sl, r0
  40440a:	468b      	mov	fp, r1
  40440c:	4630      	mov	r0, r6
  40440e:	4639      	mov	r1, r7
  404410:	f7fd fd00 	bl	401e14 <__aeabi_dmul>
  404414:	460f      	mov	r7, r1
  404416:	4606      	mov	r6, r0
  404418:	f7fd ff96 	bl	402348 <__aeabi_d2iz>
  40441c:	4680      	mov	r8, r0
  40441e:	f7fd fc93 	bl	401d48 <__aeabi_i2d>
  404422:	4602      	mov	r2, r0
  404424:	460b      	mov	r3, r1
  404426:	4630      	mov	r0, r6
  404428:	4639      	mov	r1, r7
  40442a:	f7fd fb3f 	bl	401aac <__aeabi_dsub>
  40442e:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404432:	fa5f f888 	uxtb.w	r8, r8
  404436:	4652      	mov	r2, sl
  404438:	465b      	mov	r3, fp
  40443a:	f805 8b01 	strb.w	r8, [r5], #1
  40443e:	4606      	mov	r6, r0
  404440:	460f      	mov	r7, r1
  404442:	f7fd ff59 	bl	4022f8 <__aeabi_dcmplt>
  404446:	4632      	mov	r2, r6
  404448:	463b      	mov	r3, r7
  40444a:	2800      	cmp	r0, #0
  40444c:	d0c6      	beq.n	4043dc <_dtoa_r+0x8c4>
  40444e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404452:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404454:	9302      	str	r3, [sp, #8]
  404456:	e523      	b.n	403ea0 <_dtoa_r+0x388>
  404458:	2300      	movs	r3, #0
  40445a:	930b      	str	r3, [sp, #44]	; 0x2c
  40445c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40445e:	2b00      	cmp	r3, #0
  404460:	f340 80dc 	ble.w	40461c <_dtoa_r+0xb04>
  404464:	461f      	mov	r7, r3
  404466:	461e      	mov	r6, r3
  404468:	930f      	str	r3, [sp, #60]	; 0x3c
  40446a:	930a      	str	r3, [sp, #40]	; 0x28
  40446c:	e6f6      	b.n	40425c <_dtoa_r+0x744>
  40446e:	2301      	movs	r3, #1
  404470:	930b      	str	r3, [sp, #44]	; 0x2c
  404472:	e7f3      	b.n	40445c <_dtoa_r+0x944>
  404474:	f1ba 0f00 	cmp.w	sl, #0
  404478:	f47f ada8 	bne.w	403fcc <_dtoa_r+0x4b4>
  40447c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  404480:	2b00      	cmp	r3, #0
  404482:	f47f adba 	bne.w	403ffa <_dtoa_r+0x4e2>
  404486:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40448a:	0d3f      	lsrs	r7, r7, #20
  40448c:	053f      	lsls	r7, r7, #20
  40448e:	2f00      	cmp	r7, #0
  404490:	f000 820d 	beq.w	4048ae <_dtoa_r+0xd96>
  404494:	9b08      	ldr	r3, [sp, #32]
  404496:	3301      	adds	r3, #1
  404498:	9308      	str	r3, [sp, #32]
  40449a:	9b06      	ldr	r3, [sp, #24]
  40449c:	3301      	adds	r3, #1
  40449e:	9306      	str	r3, [sp, #24]
  4044a0:	2301      	movs	r3, #1
  4044a2:	930c      	str	r3, [sp, #48]	; 0x30
  4044a4:	e5ab      	b.n	403ffe <_dtoa_r+0x4e6>
  4044a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4044a8:	2b00      	cmp	r3, #0
  4044aa:	f73f ac42 	bgt.w	403d32 <_dtoa_r+0x21a>
  4044ae:	f040 8221 	bne.w	4048f4 <_dtoa_r+0xddc>
  4044b2:	2200      	movs	r2, #0
  4044b4:	4b38      	ldr	r3, [pc, #224]	; (404598 <_dtoa_r+0xa80>)
  4044b6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4044ba:	f7fd fcab 	bl	401e14 <__aeabi_dmul>
  4044be:	4652      	mov	r2, sl
  4044c0:	465b      	mov	r3, fp
  4044c2:	f7fd ff2d 	bl	402320 <__aeabi_dcmpge>
  4044c6:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  4044ca:	4646      	mov	r6, r8
  4044cc:	2800      	cmp	r0, #0
  4044ce:	d041      	beq.n	404554 <_dtoa_r+0xa3c>
  4044d0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4044d2:	9d04      	ldr	r5, [sp, #16]
  4044d4:	43db      	mvns	r3, r3
  4044d6:	9302      	str	r3, [sp, #8]
  4044d8:	4641      	mov	r1, r8
  4044da:	4620      	mov	r0, r4
  4044dc:	f000 fe44 	bl	405168 <_Bfree>
  4044e0:	2e00      	cmp	r6, #0
  4044e2:	f43f acdd 	beq.w	403ea0 <_dtoa_r+0x388>
  4044e6:	e6a7      	b.n	404238 <_dtoa_r+0x720>
  4044e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4044ea:	4649      	mov	r1, r9
  4044ec:	4620      	mov	r0, r4
  4044ee:	f000 ff71 	bl	4053d4 <__pow5mult>
  4044f2:	4681      	mov	r9, r0
  4044f4:	e558      	b.n	403fa8 <_dtoa_r+0x490>
  4044f6:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4044f8:	2a00      	cmp	r2, #0
  4044fa:	f000 8187 	beq.w	40480c <_dtoa_r+0xcf4>
  4044fe:	f203 4333 	addw	r3, r3, #1075	; 0x433
  404502:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404504:	9d08      	ldr	r5, [sp, #32]
  404506:	e4f2      	b.n	403eee <_dtoa_r+0x3d6>
  404508:	f1ba 0f00 	cmp.w	sl, #0
  40450c:	f47f ad75 	bne.w	403ffa <_dtoa_r+0x4e2>
  404510:	e7b4      	b.n	40447c <_dtoa_r+0x964>
  404512:	f000 fe33 	bl	40517c <__multadd>
  404516:	4647      	mov	r7, r8
  404518:	4606      	mov	r6, r0
  40451a:	4683      	mov	fp, r0
  40451c:	e5be      	b.n	40409c <_dtoa_r+0x584>
  40451e:	4601      	mov	r1, r0
  404520:	4620      	mov	r0, r4
  404522:	9306      	str	r3, [sp, #24]
  404524:	f000 fe20 	bl	405168 <_Bfree>
  404528:	2201      	movs	r2, #1
  40452a:	9b06      	ldr	r3, [sp, #24]
  40452c:	e5e0      	b.n	4040f0 <_dtoa_r+0x5d8>
  40452e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404530:	2b02      	cmp	r3, #2
  404532:	f77f ad96 	ble.w	404062 <_dtoa_r+0x54a>
  404536:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404538:	2b00      	cmp	r3, #0
  40453a:	d1c9      	bne.n	4044d0 <_dtoa_r+0x9b8>
  40453c:	4641      	mov	r1, r8
  40453e:	2205      	movs	r2, #5
  404540:	4620      	mov	r0, r4
  404542:	f000 fe1b 	bl	40517c <__multadd>
  404546:	4601      	mov	r1, r0
  404548:	4680      	mov	r8, r0
  40454a:	4648      	mov	r0, r9
  40454c:	f000 ffe4 	bl	405518 <__mcmp>
  404550:	2800      	cmp	r0, #0
  404552:	ddbd      	ble.n	4044d0 <_dtoa_r+0x9b8>
  404554:	9a02      	ldr	r2, [sp, #8]
  404556:	9904      	ldr	r1, [sp, #16]
  404558:	2331      	movs	r3, #49	; 0x31
  40455a:	3201      	adds	r2, #1
  40455c:	9202      	str	r2, [sp, #8]
  40455e:	700b      	strb	r3, [r1, #0]
  404560:	1c4d      	adds	r5, r1, #1
  404562:	e7b9      	b.n	4044d8 <_dtoa_r+0x9c0>
  404564:	9a02      	ldr	r2, [sp, #8]
  404566:	3201      	adds	r2, #1
  404568:	9202      	str	r2, [sp, #8]
  40456a:	9a04      	ldr	r2, [sp, #16]
  40456c:	2331      	movs	r3, #49	; 0x31
  40456e:	7013      	strb	r3, [r2, #0]
  404570:	e652      	b.n	404218 <_dtoa_r+0x700>
  404572:	2301      	movs	r3, #1
  404574:	930b      	str	r3, [sp, #44]	; 0x2c
  404576:	e666      	b.n	404246 <_dtoa_r+0x72e>
  404578:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40457c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40457e:	e48f      	b.n	403ea0 <_dtoa_r+0x388>
  404580:	00406f48 	.word	0x00406f48
  404584:	00406f20 	.word	0x00406f20
  404588:	3ff00000 	.word	0x3ff00000
  40458c:	401c0000 	.word	0x401c0000
  404590:	3fe00000 	.word	0x3fe00000
  404594:	40240000 	.word	0x40240000
  404598:	40140000 	.word	0x40140000
  40459c:	4650      	mov	r0, sl
  40459e:	f7fd fbd3 	bl	401d48 <__aeabi_i2d>
  4045a2:	463a      	mov	r2, r7
  4045a4:	4643      	mov	r3, r8
  4045a6:	f7fd fc35 	bl	401e14 <__aeabi_dmul>
  4045aa:	2200      	movs	r2, #0
  4045ac:	4bc1      	ldr	r3, [pc, #772]	; (4048b4 <_dtoa_r+0xd9c>)
  4045ae:	f7fd fa7f 	bl	401ab0 <__adddf3>
  4045b2:	4605      	mov	r5, r0
  4045b4:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4045b8:	4641      	mov	r1, r8
  4045ba:	2200      	movs	r2, #0
  4045bc:	4bbe      	ldr	r3, [pc, #760]	; (4048b8 <_dtoa_r+0xda0>)
  4045be:	4638      	mov	r0, r7
  4045c0:	f7fd fa74 	bl	401aac <__aeabi_dsub>
  4045c4:	462a      	mov	r2, r5
  4045c6:	4633      	mov	r3, r6
  4045c8:	4682      	mov	sl, r0
  4045ca:	468b      	mov	fp, r1
  4045cc:	f7fd feb2 	bl	402334 <__aeabi_dcmpgt>
  4045d0:	4680      	mov	r8, r0
  4045d2:	2800      	cmp	r0, #0
  4045d4:	f040 8110 	bne.w	4047f8 <_dtoa_r+0xce0>
  4045d8:	462a      	mov	r2, r5
  4045da:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  4045de:	4650      	mov	r0, sl
  4045e0:	4659      	mov	r1, fp
  4045e2:	f7fd fe89 	bl	4022f8 <__aeabi_dcmplt>
  4045e6:	b118      	cbz	r0, 4045f0 <_dtoa_r+0xad8>
  4045e8:	4646      	mov	r6, r8
  4045ea:	e771      	b.n	4044d0 <_dtoa_r+0x9b8>
  4045ec:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4045f0:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4045f4:	f7ff bb8a 	b.w	403d0c <_dtoa_r+0x1f4>
  4045f8:	9804      	ldr	r0, [sp, #16]
  4045fa:	f7ff babb 	b.w	403b74 <_dtoa_r+0x5c>
  4045fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404600:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404602:	970c      	str	r7, [sp, #48]	; 0x30
  404604:	1afb      	subs	r3, r7, r3
  404606:	441a      	add	r2, r3
  404608:	920d      	str	r2, [sp, #52]	; 0x34
  40460a:	2700      	movs	r7, #0
  40460c:	e469      	b.n	403ee2 <_dtoa_r+0x3ca>
  40460e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  404612:	f04f 0a02 	mov.w	sl, #2
  404616:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  40461a:	e657      	b.n	4042cc <_dtoa_r+0x7b4>
  40461c:	2100      	movs	r1, #0
  40461e:	2301      	movs	r3, #1
  404620:	6461      	str	r1, [r4, #68]	; 0x44
  404622:	4620      	mov	r0, r4
  404624:	9325      	str	r3, [sp, #148]	; 0x94
  404626:	f000 fd79 	bl	40511c <_Balloc>
  40462a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40462c:	9004      	str	r0, [sp, #16]
  40462e:	6420      	str	r0, [r4, #64]	; 0x40
  404630:	930a      	str	r3, [sp, #40]	; 0x28
  404632:	930f      	str	r3, [sp, #60]	; 0x3c
  404634:	e629      	b.n	40428a <_dtoa_r+0x772>
  404636:	2a00      	cmp	r2, #0
  404638:	46d0      	mov	r8, sl
  40463a:	f8cd b018 	str.w	fp, [sp, #24]
  40463e:	469a      	mov	sl, r3
  404640:	dd11      	ble.n	404666 <_dtoa_r+0xb4e>
  404642:	4649      	mov	r1, r9
  404644:	2201      	movs	r2, #1
  404646:	4620      	mov	r0, r4
  404648:	f000 ff14 	bl	405474 <__lshift>
  40464c:	4641      	mov	r1, r8
  40464e:	4681      	mov	r9, r0
  404650:	f000 ff62 	bl	405518 <__mcmp>
  404654:	2800      	cmp	r0, #0
  404656:	f340 8146 	ble.w	4048e6 <_dtoa_r+0xdce>
  40465a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40465e:	f000 8106 	beq.w	40486e <_dtoa_r+0xd56>
  404662:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  404666:	46b3      	mov	fp, r6
  404668:	f887 a000 	strb.w	sl, [r7]
  40466c:	1c7d      	adds	r5, r7, #1
  40466e:	9e06      	ldr	r6, [sp, #24]
  404670:	e5d2      	b.n	404218 <_dtoa_r+0x700>
  404672:	d104      	bne.n	40467e <_dtoa_r+0xb66>
  404674:	f01a 0f01 	tst.w	sl, #1
  404678:	d001      	beq.n	40467e <_dtoa_r+0xb66>
  40467a:	e5bd      	b.n	4041f8 <_dtoa_r+0x6e0>
  40467c:	4615      	mov	r5, r2
  40467e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404682:	2b30      	cmp	r3, #48	; 0x30
  404684:	f105 32ff 	add.w	r2, r5, #4294967295
  404688:	d0f8      	beq.n	40467c <_dtoa_r+0xb64>
  40468a:	e5c5      	b.n	404218 <_dtoa_r+0x700>
  40468c:	9904      	ldr	r1, [sp, #16]
  40468e:	2230      	movs	r2, #48	; 0x30
  404690:	700a      	strb	r2, [r1, #0]
  404692:	9a02      	ldr	r2, [sp, #8]
  404694:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404698:	3201      	adds	r2, #1
  40469a:	9202      	str	r2, [sp, #8]
  40469c:	f7ff bbfc 	b.w	403e98 <_dtoa_r+0x380>
  4046a0:	f000 80bb 	beq.w	40481a <_dtoa_r+0xd02>
  4046a4:	9b02      	ldr	r3, [sp, #8]
  4046a6:	425d      	negs	r5, r3
  4046a8:	4b84      	ldr	r3, [pc, #528]	; (4048bc <_dtoa_r+0xda4>)
  4046aa:	f005 020f 	and.w	r2, r5, #15
  4046ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4046b2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4046b6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4046ba:	f7fd fbab 	bl	401e14 <__aeabi_dmul>
  4046be:	112d      	asrs	r5, r5, #4
  4046c0:	4607      	mov	r7, r0
  4046c2:	4688      	mov	r8, r1
  4046c4:	f000 812c 	beq.w	404920 <_dtoa_r+0xe08>
  4046c8:	4e7d      	ldr	r6, [pc, #500]	; (4048c0 <_dtoa_r+0xda8>)
  4046ca:	f04f 0a02 	mov.w	sl, #2
  4046ce:	07eb      	lsls	r3, r5, #31
  4046d0:	d509      	bpl.n	4046e6 <_dtoa_r+0xbce>
  4046d2:	4638      	mov	r0, r7
  4046d4:	4641      	mov	r1, r8
  4046d6:	e9d6 2300 	ldrd	r2, r3, [r6]
  4046da:	f7fd fb9b 	bl	401e14 <__aeabi_dmul>
  4046de:	f10a 0a01 	add.w	sl, sl, #1
  4046e2:	4607      	mov	r7, r0
  4046e4:	4688      	mov	r8, r1
  4046e6:	106d      	asrs	r5, r5, #1
  4046e8:	f106 0608 	add.w	r6, r6, #8
  4046ec:	d1ef      	bne.n	4046ce <_dtoa_r+0xbb6>
  4046ee:	e608      	b.n	404302 <_dtoa_r+0x7ea>
  4046f0:	6871      	ldr	r1, [r6, #4]
  4046f2:	4620      	mov	r0, r4
  4046f4:	f000 fd12 	bl	40511c <_Balloc>
  4046f8:	6933      	ldr	r3, [r6, #16]
  4046fa:	3302      	adds	r3, #2
  4046fc:	009a      	lsls	r2, r3, #2
  4046fe:	4605      	mov	r5, r0
  404700:	f106 010c 	add.w	r1, r6, #12
  404704:	300c      	adds	r0, #12
  404706:	f000 fc63 	bl	404fd0 <memcpy>
  40470a:	4629      	mov	r1, r5
  40470c:	2201      	movs	r2, #1
  40470e:	4620      	mov	r0, r4
  404710:	f000 feb0 	bl	405474 <__lshift>
  404714:	9006      	str	r0, [sp, #24]
  404716:	e4b5      	b.n	404084 <_dtoa_r+0x56c>
  404718:	2b39      	cmp	r3, #57	; 0x39
  40471a:	f8cd b018 	str.w	fp, [sp, #24]
  40471e:	46d0      	mov	r8, sl
  404720:	f000 80a5 	beq.w	40486e <_dtoa_r+0xd56>
  404724:	f103 0a01 	add.w	sl, r3, #1
  404728:	46b3      	mov	fp, r6
  40472a:	f887 a000 	strb.w	sl, [r7]
  40472e:	1c7d      	adds	r5, r7, #1
  404730:	9e06      	ldr	r6, [sp, #24]
  404732:	e571      	b.n	404218 <_dtoa_r+0x700>
  404734:	465a      	mov	r2, fp
  404736:	46d0      	mov	r8, sl
  404738:	46b3      	mov	fp, r6
  40473a:	469a      	mov	sl, r3
  40473c:	4616      	mov	r6, r2
  40473e:	e54f      	b.n	4041e0 <_dtoa_r+0x6c8>
  404740:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404742:	495e      	ldr	r1, [pc, #376]	; (4048bc <_dtoa_r+0xda4>)
  404744:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  404748:	462a      	mov	r2, r5
  40474a:	4633      	mov	r3, r6
  40474c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  404750:	f7fd fb60 	bl	401e14 <__aeabi_dmul>
  404754:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  404758:	4638      	mov	r0, r7
  40475a:	4641      	mov	r1, r8
  40475c:	f7fd fdf4 	bl	402348 <__aeabi_d2iz>
  404760:	4605      	mov	r5, r0
  404762:	f7fd faf1 	bl	401d48 <__aeabi_i2d>
  404766:	460b      	mov	r3, r1
  404768:	4602      	mov	r2, r0
  40476a:	4641      	mov	r1, r8
  40476c:	4638      	mov	r0, r7
  40476e:	f7fd f99d 	bl	401aac <__aeabi_dsub>
  404772:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404774:	460f      	mov	r7, r1
  404776:	9904      	ldr	r1, [sp, #16]
  404778:	3530      	adds	r5, #48	; 0x30
  40477a:	2b01      	cmp	r3, #1
  40477c:	700d      	strb	r5, [r1, #0]
  40477e:	4606      	mov	r6, r0
  404780:	f101 0501 	add.w	r5, r1, #1
  404784:	d026      	beq.n	4047d4 <_dtoa_r+0xcbc>
  404786:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404788:	9a04      	ldr	r2, [sp, #16]
  40478a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 4048c8 <_dtoa_r+0xdb0>
  40478e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404792:	4413      	add	r3, r2
  404794:	f04f 0a00 	mov.w	sl, #0
  404798:	4699      	mov	r9, r3
  40479a:	4652      	mov	r2, sl
  40479c:	465b      	mov	r3, fp
  40479e:	4630      	mov	r0, r6
  4047a0:	4639      	mov	r1, r7
  4047a2:	f7fd fb37 	bl	401e14 <__aeabi_dmul>
  4047a6:	460f      	mov	r7, r1
  4047a8:	4606      	mov	r6, r0
  4047aa:	f7fd fdcd 	bl	402348 <__aeabi_d2iz>
  4047ae:	4680      	mov	r8, r0
  4047b0:	f7fd faca 	bl	401d48 <__aeabi_i2d>
  4047b4:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4047b8:	4602      	mov	r2, r0
  4047ba:	460b      	mov	r3, r1
  4047bc:	4630      	mov	r0, r6
  4047be:	4639      	mov	r1, r7
  4047c0:	f7fd f974 	bl	401aac <__aeabi_dsub>
  4047c4:	f805 8b01 	strb.w	r8, [r5], #1
  4047c8:	454d      	cmp	r5, r9
  4047ca:	4606      	mov	r6, r0
  4047cc:	460f      	mov	r7, r1
  4047ce:	d1e4      	bne.n	40479a <_dtoa_r+0xc82>
  4047d0:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4047d4:	4b3b      	ldr	r3, [pc, #236]	; (4048c4 <_dtoa_r+0xdac>)
  4047d6:	2200      	movs	r2, #0
  4047d8:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4047dc:	f7fd f968 	bl	401ab0 <__adddf3>
  4047e0:	4632      	mov	r2, r6
  4047e2:	463b      	mov	r3, r7
  4047e4:	f7fd fd88 	bl	4022f8 <__aeabi_dcmplt>
  4047e8:	2800      	cmp	r0, #0
  4047ea:	d046      	beq.n	40487a <_dtoa_r+0xd62>
  4047ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4047ee:	9302      	str	r3, [sp, #8]
  4047f0:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4047f4:	f7ff bb43 	b.w	403e7e <_dtoa_r+0x366>
  4047f8:	f04f 0800 	mov.w	r8, #0
  4047fc:	4646      	mov	r6, r8
  4047fe:	e6a9      	b.n	404554 <_dtoa_r+0xa3c>
  404800:	9b08      	ldr	r3, [sp, #32]
  404802:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404804:	1a9d      	subs	r5, r3, r2
  404806:	2300      	movs	r3, #0
  404808:	f7ff bb71 	b.w	403eee <_dtoa_r+0x3d6>
  40480c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40480e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404810:	9d08      	ldr	r5, [sp, #32]
  404812:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  404816:	f7ff bb6a 	b.w	403eee <_dtoa_r+0x3d6>
  40481a:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  40481e:	f04f 0a02 	mov.w	sl, #2
  404822:	e56e      	b.n	404302 <_dtoa_r+0x7ea>
  404824:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404826:	2b00      	cmp	r3, #0
  404828:	f43f aeb8 	beq.w	40459c <_dtoa_r+0xa84>
  40482c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40482e:	2b00      	cmp	r3, #0
  404830:	f77f aede 	ble.w	4045f0 <_dtoa_r+0xad8>
  404834:	2200      	movs	r2, #0
  404836:	4b24      	ldr	r3, [pc, #144]	; (4048c8 <_dtoa_r+0xdb0>)
  404838:	4638      	mov	r0, r7
  40483a:	4641      	mov	r1, r8
  40483c:	f7fd faea 	bl	401e14 <__aeabi_dmul>
  404840:	4607      	mov	r7, r0
  404842:	4688      	mov	r8, r1
  404844:	f10a 0001 	add.w	r0, sl, #1
  404848:	f7fd fa7e 	bl	401d48 <__aeabi_i2d>
  40484c:	463a      	mov	r2, r7
  40484e:	4643      	mov	r3, r8
  404850:	f7fd fae0 	bl	401e14 <__aeabi_dmul>
  404854:	2200      	movs	r2, #0
  404856:	4b17      	ldr	r3, [pc, #92]	; (4048b4 <_dtoa_r+0xd9c>)
  404858:	f7fd f92a 	bl	401ab0 <__adddf3>
  40485c:	9a02      	ldr	r2, [sp, #8]
  40485e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404860:	9312      	str	r3, [sp, #72]	; 0x48
  404862:	3a01      	subs	r2, #1
  404864:	4605      	mov	r5, r0
  404866:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40486a:	9215      	str	r2, [sp, #84]	; 0x54
  40486c:	e56a      	b.n	404344 <_dtoa_r+0x82c>
  40486e:	2239      	movs	r2, #57	; 0x39
  404870:	46b3      	mov	fp, r6
  404872:	703a      	strb	r2, [r7, #0]
  404874:	9e06      	ldr	r6, [sp, #24]
  404876:	1c7d      	adds	r5, r7, #1
  404878:	e4c0      	b.n	4041fc <_dtoa_r+0x6e4>
  40487a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40487e:	2000      	movs	r0, #0
  404880:	4910      	ldr	r1, [pc, #64]	; (4048c4 <_dtoa_r+0xdac>)
  404882:	f7fd f913 	bl	401aac <__aeabi_dsub>
  404886:	4632      	mov	r2, r6
  404888:	463b      	mov	r3, r7
  40488a:	f7fd fd53 	bl	402334 <__aeabi_dcmpgt>
  40488e:	b908      	cbnz	r0, 404894 <_dtoa_r+0xd7c>
  404890:	e6ae      	b.n	4045f0 <_dtoa_r+0xad8>
  404892:	4615      	mov	r5, r2
  404894:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404898:	2b30      	cmp	r3, #48	; 0x30
  40489a:	f105 32ff 	add.w	r2, r5, #4294967295
  40489e:	d0f8      	beq.n	404892 <_dtoa_r+0xd7a>
  4048a0:	e5d7      	b.n	404452 <_dtoa_r+0x93a>
  4048a2:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4048a6:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4048a8:	9302      	str	r3, [sp, #8]
  4048aa:	f7ff bae8 	b.w	403e7e <_dtoa_r+0x366>
  4048ae:	970c      	str	r7, [sp, #48]	; 0x30
  4048b0:	f7ff bba5 	b.w	403ffe <_dtoa_r+0x4e6>
  4048b4:	401c0000 	.word	0x401c0000
  4048b8:	40140000 	.word	0x40140000
  4048bc:	00406f48 	.word	0x00406f48
  4048c0:	00406f20 	.word	0x00406f20
  4048c4:	3fe00000 	.word	0x3fe00000
  4048c8:	40240000 	.word	0x40240000
  4048cc:	2b39      	cmp	r3, #57	; 0x39
  4048ce:	f8cd b018 	str.w	fp, [sp, #24]
  4048d2:	46d0      	mov	r8, sl
  4048d4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4048d8:	469a      	mov	sl, r3
  4048da:	d0c8      	beq.n	40486e <_dtoa_r+0xd56>
  4048dc:	f1bb 0f00 	cmp.w	fp, #0
  4048e0:	f73f aebf 	bgt.w	404662 <_dtoa_r+0xb4a>
  4048e4:	e6bf      	b.n	404666 <_dtoa_r+0xb4e>
  4048e6:	f47f aebe 	bne.w	404666 <_dtoa_r+0xb4e>
  4048ea:	f01a 0f01 	tst.w	sl, #1
  4048ee:	f43f aeba 	beq.w	404666 <_dtoa_r+0xb4e>
  4048f2:	e6b2      	b.n	40465a <_dtoa_r+0xb42>
  4048f4:	f04f 0800 	mov.w	r8, #0
  4048f8:	4646      	mov	r6, r8
  4048fa:	e5e9      	b.n	4044d0 <_dtoa_r+0x9b8>
  4048fc:	4631      	mov	r1, r6
  4048fe:	2300      	movs	r3, #0
  404900:	220a      	movs	r2, #10
  404902:	4620      	mov	r0, r4
  404904:	f000 fc3a 	bl	40517c <__multadd>
  404908:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40490a:	2b00      	cmp	r3, #0
  40490c:	4606      	mov	r6, r0
  40490e:	dd0a      	ble.n	404926 <_dtoa_r+0xe0e>
  404910:	930a      	str	r3, [sp, #40]	; 0x28
  404912:	f7ff bbaa 	b.w	40406a <_dtoa_r+0x552>
  404916:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404918:	2b02      	cmp	r3, #2
  40491a:	dc23      	bgt.n	404964 <_dtoa_r+0xe4c>
  40491c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40491e:	e43b      	b.n	404198 <_dtoa_r+0x680>
  404920:	f04f 0a02 	mov.w	sl, #2
  404924:	e4ed      	b.n	404302 <_dtoa_r+0x7ea>
  404926:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404928:	2b02      	cmp	r3, #2
  40492a:	dc1b      	bgt.n	404964 <_dtoa_r+0xe4c>
  40492c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40492e:	e7ef      	b.n	404910 <_dtoa_r+0xdf8>
  404930:	2500      	movs	r5, #0
  404932:	6465      	str	r5, [r4, #68]	; 0x44
  404934:	4629      	mov	r1, r5
  404936:	4620      	mov	r0, r4
  404938:	f000 fbf0 	bl	40511c <_Balloc>
  40493c:	f04f 33ff 	mov.w	r3, #4294967295
  404940:	930a      	str	r3, [sp, #40]	; 0x28
  404942:	930f      	str	r3, [sp, #60]	; 0x3c
  404944:	2301      	movs	r3, #1
  404946:	9004      	str	r0, [sp, #16]
  404948:	9525      	str	r5, [sp, #148]	; 0x94
  40494a:	6420      	str	r0, [r4, #64]	; 0x40
  40494c:	930b      	str	r3, [sp, #44]	; 0x2c
  40494e:	f7ff b9dd 	b.w	403d0c <_dtoa_r+0x1f4>
  404952:	2501      	movs	r5, #1
  404954:	f7ff b9a5 	b.w	403ca2 <_dtoa_r+0x18a>
  404958:	f43f ab69 	beq.w	40402e <_dtoa_r+0x516>
  40495c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404960:	f7ff bbf9 	b.w	404156 <_dtoa_r+0x63e>
  404964:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404966:	930a      	str	r3, [sp, #40]	; 0x28
  404968:	e5e5      	b.n	404536 <_dtoa_r+0xa1e>
  40496a:	bf00      	nop

0040496c <__libc_fini_array>:
  40496c:	b538      	push	{r3, r4, r5, lr}
  40496e:	4c0a      	ldr	r4, [pc, #40]	; (404998 <__libc_fini_array+0x2c>)
  404970:	4d0a      	ldr	r5, [pc, #40]	; (40499c <__libc_fini_array+0x30>)
  404972:	1b64      	subs	r4, r4, r5
  404974:	10a4      	asrs	r4, r4, #2
  404976:	d00a      	beq.n	40498e <__libc_fini_array+0x22>
  404978:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40497c:	3b01      	subs	r3, #1
  40497e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  404982:	3c01      	subs	r4, #1
  404984:	f855 3904 	ldr.w	r3, [r5], #-4
  404988:	4798      	blx	r3
  40498a:	2c00      	cmp	r4, #0
  40498c:	d1f9      	bne.n	404982 <__libc_fini_array+0x16>
  40498e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404992:	f002 bbd7 	b.w	407144 <_fini>
  404996:	bf00      	nop
  404998:	00407154 	.word	0x00407154
  40499c:	00407150 	.word	0x00407150

004049a0 <_localeconv_r>:
  4049a0:	4a04      	ldr	r2, [pc, #16]	; (4049b4 <_localeconv_r+0x14>)
  4049a2:	4b05      	ldr	r3, [pc, #20]	; (4049b8 <_localeconv_r+0x18>)
  4049a4:	6812      	ldr	r2, [r2, #0]
  4049a6:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4049a8:	2800      	cmp	r0, #0
  4049aa:	bf08      	it	eq
  4049ac:	4618      	moveq	r0, r3
  4049ae:	30f0      	adds	r0, #240	; 0xf0
  4049b0:	4770      	bx	lr
  4049b2:	bf00      	nop
  4049b4:	20400028 	.word	0x20400028
  4049b8:	2040086c 	.word	0x2040086c

004049bc <__retarget_lock_acquire_recursive>:
  4049bc:	4770      	bx	lr
  4049be:	bf00      	nop

004049c0 <__retarget_lock_release_recursive>:
  4049c0:	4770      	bx	lr
  4049c2:	bf00      	nop

004049c4 <_malloc_r>:
  4049c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4049c8:	f101 060b 	add.w	r6, r1, #11
  4049cc:	2e16      	cmp	r6, #22
  4049ce:	b083      	sub	sp, #12
  4049d0:	4605      	mov	r5, r0
  4049d2:	f240 809e 	bls.w	404b12 <_malloc_r+0x14e>
  4049d6:	f036 0607 	bics.w	r6, r6, #7
  4049da:	f100 80bd 	bmi.w	404b58 <_malloc_r+0x194>
  4049de:	42b1      	cmp	r1, r6
  4049e0:	f200 80ba 	bhi.w	404b58 <_malloc_r+0x194>
  4049e4:	f000 fb8e 	bl	405104 <__malloc_lock>
  4049e8:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4049ec:	f0c0 8293 	bcc.w	404f16 <_malloc_r+0x552>
  4049f0:	0a73      	lsrs	r3, r6, #9
  4049f2:	f000 80b8 	beq.w	404b66 <_malloc_r+0x1a2>
  4049f6:	2b04      	cmp	r3, #4
  4049f8:	f200 8179 	bhi.w	404cee <_malloc_r+0x32a>
  4049fc:	09b3      	lsrs	r3, r6, #6
  4049fe:	f103 0039 	add.w	r0, r3, #57	; 0x39
  404a02:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  404a06:	00c3      	lsls	r3, r0, #3
  404a08:	4fbf      	ldr	r7, [pc, #764]	; (404d08 <_malloc_r+0x344>)
  404a0a:	443b      	add	r3, r7
  404a0c:	f1a3 0108 	sub.w	r1, r3, #8
  404a10:	685c      	ldr	r4, [r3, #4]
  404a12:	42a1      	cmp	r1, r4
  404a14:	d106      	bne.n	404a24 <_malloc_r+0x60>
  404a16:	e00c      	b.n	404a32 <_malloc_r+0x6e>
  404a18:	2a00      	cmp	r2, #0
  404a1a:	f280 80aa 	bge.w	404b72 <_malloc_r+0x1ae>
  404a1e:	68e4      	ldr	r4, [r4, #12]
  404a20:	42a1      	cmp	r1, r4
  404a22:	d006      	beq.n	404a32 <_malloc_r+0x6e>
  404a24:	6863      	ldr	r3, [r4, #4]
  404a26:	f023 0303 	bic.w	r3, r3, #3
  404a2a:	1b9a      	subs	r2, r3, r6
  404a2c:	2a0f      	cmp	r2, #15
  404a2e:	ddf3      	ble.n	404a18 <_malloc_r+0x54>
  404a30:	4670      	mov	r0, lr
  404a32:	693c      	ldr	r4, [r7, #16]
  404a34:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404d1c <_malloc_r+0x358>
  404a38:	4574      	cmp	r4, lr
  404a3a:	f000 81ab 	beq.w	404d94 <_malloc_r+0x3d0>
  404a3e:	6863      	ldr	r3, [r4, #4]
  404a40:	f023 0303 	bic.w	r3, r3, #3
  404a44:	1b9a      	subs	r2, r3, r6
  404a46:	2a0f      	cmp	r2, #15
  404a48:	f300 8190 	bgt.w	404d6c <_malloc_r+0x3a8>
  404a4c:	2a00      	cmp	r2, #0
  404a4e:	f8c7 e014 	str.w	lr, [r7, #20]
  404a52:	f8c7 e010 	str.w	lr, [r7, #16]
  404a56:	f280 809d 	bge.w	404b94 <_malloc_r+0x1d0>
  404a5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404a5e:	f080 8161 	bcs.w	404d24 <_malloc_r+0x360>
  404a62:	08db      	lsrs	r3, r3, #3
  404a64:	f103 0c01 	add.w	ip, r3, #1
  404a68:	1099      	asrs	r1, r3, #2
  404a6a:	687a      	ldr	r2, [r7, #4]
  404a6c:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404a70:	f8c4 8008 	str.w	r8, [r4, #8]
  404a74:	2301      	movs	r3, #1
  404a76:	408b      	lsls	r3, r1
  404a78:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  404a7c:	4313      	orrs	r3, r2
  404a7e:	3908      	subs	r1, #8
  404a80:	60e1      	str	r1, [r4, #12]
  404a82:	607b      	str	r3, [r7, #4]
  404a84:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404a88:	f8c8 400c 	str.w	r4, [r8, #12]
  404a8c:	1082      	asrs	r2, r0, #2
  404a8e:	2401      	movs	r4, #1
  404a90:	4094      	lsls	r4, r2
  404a92:	429c      	cmp	r4, r3
  404a94:	f200 808b 	bhi.w	404bae <_malloc_r+0x1ea>
  404a98:	421c      	tst	r4, r3
  404a9a:	d106      	bne.n	404aaa <_malloc_r+0xe6>
  404a9c:	f020 0003 	bic.w	r0, r0, #3
  404aa0:	0064      	lsls	r4, r4, #1
  404aa2:	421c      	tst	r4, r3
  404aa4:	f100 0004 	add.w	r0, r0, #4
  404aa8:	d0fa      	beq.n	404aa0 <_malloc_r+0xdc>
  404aaa:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  404aae:	46cc      	mov	ip, r9
  404ab0:	4680      	mov	r8, r0
  404ab2:	f8dc 300c 	ldr.w	r3, [ip, #12]
  404ab6:	459c      	cmp	ip, r3
  404ab8:	d107      	bne.n	404aca <_malloc_r+0x106>
  404aba:	e16d      	b.n	404d98 <_malloc_r+0x3d4>
  404abc:	2a00      	cmp	r2, #0
  404abe:	f280 817b 	bge.w	404db8 <_malloc_r+0x3f4>
  404ac2:	68db      	ldr	r3, [r3, #12]
  404ac4:	459c      	cmp	ip, r3
  404ac6:	f000 8167 	beq.w	404d98 <_malloc_r+0x3d4>
  404aca:	6859      	ldr	r1, [r3, #4]
  404acc:	f021 0103 	bic.w	r1, r1, #3
  404ad0:	1b8a      	subs	r2, r1, r6
  404ad2:	2a0f      	cmp	r2, #15
  404ad4:	ddf2      	ble.n	404abc <_malloc_r+0xf8>
  404ad6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  404ada:	f8d3 8008 	ldr.w	r8, [r3, #8]
  404ade:	9300      	str	r3, [sp, #0]
  404ae0:	199c      	adds	r4, r3, r6
  404ae2:	4628      	mov	r0, r5
  404ae4:	f046 0601 	orr.w	r6, r6, #1
  404ae8:	f042 0501 	orr.w	r5, r2, #1
  404aec:	605e      	str	r6, [r3, #4]
  404aee:	f8c8 c00c 	str.w	ip, [r8, #12]
  404af2:	f8cc 8008 	str.w	r8, [ip, #8]
  404af6:	617c      	str	r4, [r7, #20]
  404af8:	613c      	str	r4, [r7, #16]
  404afa:	f8c4 e00c 	str.w	lr, [r4, #12]
  404afe:	f8c4 e008 	str.w	lr, [r4, #8]
  404b02:	6065      	str	r5, [r4, #4]
  404b04:	505a      	str	r2, [r3, r1]
  404b06:	f000 fb03 	bl	405110 <__malloc_unlock>
  404b0a:	9b00      	ldr	r3, [sp, #0]
  404b0c:	f103 0408 	add.w	r4, r3, #8
  404b10:	e01e      	b.n	404b50 <_malloc_r+0x18c>
  404b12:	2910      	cmp	r1, #16
  404b14:	d820      	bhi.n	404b58 <_malloc_r+0x194>
  404b16:	f000 faf5 	bl	405104 <__malloc_lock>
  404b1a:	2610      	movs	r6, #16
  404b1c:	2318      	movs	r3, #24
  404b1e:	2002      	movs	r0, #2
  404b20:	4f79      	ldr	r7, [pc, #484]	; (404d08 <_malloc_r+0x344>)
  404b22:	443b      	add	r3, r7
  404b24:	f1a3 0208 	sub.w	r2, r3, #8
  404b28:	685c      	ldr	r4, [r3, #4]
  404b2a:	4294      	cmp	r4, r2
  404b2c:	f000 813d 	beq.w	404daa <_malloc_r+0x3e6>
  404b30:	6863      	ldr	r3, [r4, #4]
  404b32:	68e1      	ldr	r1, [r4, #12]
  404b34:	68a6      	ldr	r6, [r4, #8]
  404b36:	f023 0303 	bic.w	r3, r3, #3
  404b3a:	4423      	add	r3, r4
  404b3c:	4628      	mov	r0, r5
  404b3e:	685a      	ldr	r2, [r3, #4]
  404b40:	60f1      	str	r1, [r6, #12]
  404b42:	f042 0201 	orr.w	r2, r2, #1
  404b46:	608e      	str	r6, [r1, #8]
  404b48:	605a      	str	r2, [r3, #4]
  404b4a:	f000 fae1 	bl	405110 <__malloc_unlock>
  404b4e:	3408      	adds	r4, #8
  404b50:	4620      	mov	r0, r4
  404b52:	b003      	add	sp, #12
  404b54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b58:	2400      	movs	r4, #0
  404b5a:	230c      	movs	r3, #12
  404b5c:	4620      	mov	r0, r4
  404b5e:	602b      	str	r3, [r5, #0]
  404b60:	b003      	add	sp, #12
  404b62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b66:	2040      	movs	r0, #64	; 0x40
  404b68:	f44f 7300 	mov.w	r3, #512	; 0x200
  404b6c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404b70:	e74a      	b.n	404a08 <_malloc_r+0x44>
  404b72:	4423      	add	r3, r4
  404b74:	68e1      	ldr	r1, [r4, #12]
  404b76:	685a      	ldr	r2, [r3, #4]
  404b78:	68a6      	ldr	r6, [r4, #8]
  404b7a:	f042 0201 	orr.w	r2, r2, #1
  404b7e:	60f1      	str	r1, [r6, #12]
  404b80:	4628      	mov	r0, r5
  404b82:	608e      	str	r6, [r1, #8]
  404b84:	605a      	str	r2, [r3, #4]
  404b86:	f000 fac3 	bl	405110 <__malloc_unlock>
  404b8a:	3408      	adds	r4, #8
  404b8c:	4620      	mov	r0, r4
  404b8e:	b003      	add	sp, #12
  404b90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b94:	4423      	add	r3, r4
  404b96:	4628      	mov	r0, r5
  404b98:	685a      	ldr	r2, [r3, #4]
  404b9a:	f042 0201 	orr.w	r2, r2, #1
  404b9e:	605a      	str	r2, [r3, #4]
  404ba0:	f000 fab6 	bl	405110 <__malloc_unlock>
  404ba4:	3408      	adds	r4, #8
  404ba6:	4620      	mov	r0, r4
  404ba8:	b003      	add	sp, #12
  404baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404bae:	68bc      	ldr	r4, [r7, #8]
  404bb0:	6863      	ldr	r3, [r4, #4]
  404bb2:	f023 0803 	bic.w	r8, r3, #3
  404bb6:	45b0      	cmp	r8, r6
  404bb8:	d304      	bcc.n	404bc4 <_malloc_r+0x200>
  404bba:	eba8 0306 	sub.w	r3, r8, r6
  404bbe:	2b0f      	cmp	r3, #15
  404bc0:	f300 8085 	bgt.w	404cce <_malloc_r+0x30a>
  404bc4:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404d20 <_malloc_r+0x35c>
  404bc8:	4b50      	ldr	r3, [pc, #320]	; (404d0c <_malloc_r+0x348>)
  404bca:	f8d9 2000 	ldr.w	r2, [r9]
  404bce:	681b      	ldr	r3, [r3, #0]
  404bd0:	3201      	adds	r2, #1
  404bd2:	4433      	add	r3, r6
  404bd4:	eb04 0a08 	add.w	sl, r4, r8
  404bd8:	f000 8155 	beq.w	404e86 <_malloc_r+0x4c2>
  404bdc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404be0:	330f      	adds	r3, #15
  404be2:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404be6:	f02b 0b0f 	bic.w	fp, fp, #15
  404bea:	4659      	mov	r1, fp
  404bec:	4628      	mov	r0, r5
  404bee:	f000 fd8f 	bl	405710 <_sbrk_r>
  404bf2:	1c41      	adds	r1, r0, #1
  404bf4:	4602      	mov	r2, r0
  404bf6:	f000 80fc 	beq.w	404df2 <_malloc_r+0x42e>
  404bfa:	4582      	cmp	sl, r0
  404bfc:	f200 80f7 	bhi.w	404dee <_malloc_r+0x42a>
  404c00:	4b43      	ldr	r3, [pc, #268]	; (404d10 <_malloc_r+0x34c>)
  404c02:	6819      	ldr	r1, [r3, #0]
  404c04:	4459      	add	r1, fp
  404c06:	6019      	str	r1, [r3, #0]
  404c08:	f000 814d 	beq.w	404ea6 <_malloc_r+0x4e2>
  404c0c:	f8d9 0000 	ldr.w	r0, [r9]
  404c10:	3001      	adds	r0, #1
  404c12:	bf1b      	ittet	ne
  404c14:	eba2 0a0a 	subne.w	sl, r2, sl
  404c18:	4451      	addne	r1, sl
  404c1a:	f8c9 2000 	streq.w	r2, [r9]
  404c1e:	6019      	strne	r1, [r3, #0]
  404c20:	f012 0107 	ands.w	r1, r2, #7
  404c24:	f000 8115 	beq.w	404e52 <_malloc_r+0x48e>
  404c28:	f1c1 0008 	rsb	r0, r1, #8
  404c2c:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404c30:	4402      	add	r2, r0
  404c32:	3108      	adds	r1, #8
  404c34:	eb02 090b 	add.w	r9, r2, fp
  404c38:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404c3c:	eba1 0909 	sub.w	r9, r1, r9
  404c40:	4649      	mov	r1, r9
  404c42:	4628      	mov	r0, r5
  404c44:	9301      	str	r3, [sp, #4]
  404c46:	9200      	str	r2, [sp, #0]
  404c48:	f000 fd62 	bl	405710 <_sbrk_r>
  404c4c:	1c43      	adds	r3, r0, #1
  404c4e:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404c52:	f000 8143 	beq.w	404edc <_malloc_r+0x518>
  404c56:	1a80      	subs	r0, r0, r2
  404c58:	4448      	add	r0, r9
  404c5a:	f040 0001 	orr.w	r0, r0, #1
  404c5e:	6819      	ldr	r1, [r3, #0]
  404c60:	60ba      	str	r2, [r7, #8]
  404c62:	4449      	add	r1, r9
  404c64:	42bc      	cmp	r4, r7
  404c66:	6050      	str	r0, [r2, #4]
  404c68:	6019      	str	r1, [r3, #0]
  404c6a:	d017      	beq.n	404c9c <_malloc_r+0x2d8>
  404c6c:	f1b8 0f0f 	cmp.w	r8, #15
  404c70:	f240 80fb 	bls.w	404e6a <_malloc_r+0x4a6>
  404c74:	6860      	ldr	r0, [r4, #4]
  404c76:	f1a8 020c 	sub.w	r2, r8, #12
  404c7a:	f022 0207 	bic.w	r2, r2, #7
  404c7e:	eb04 0e02 	add.w	lr, r4, r2
  404c82:	f000 0001 	and.w	r0, r0, #1
  404c86:	f04f 0c05 	mov.w	ip, #5
  404c8a:	4310      	orrs	r0, r2
  404c8c:	2a0f      	cmp	r2, #15
  404c8e:	6060      	str	r0, [r4, #4]
  404c90:	f8ce c004 	str.w	ip, [lr, #4]
  404c94:	f8ce c008 	str.w	ip, [lr, #8]
  404c98:	f200 8117 	bhi.w	404eca <_malloc_r+0x506>
  404c9c:	4b1d      	ldr	r3, [pc, #116]	; (404d14 <_malloc_r+0x350>)
  404c9e:	68bc      	ldr	r4, [r7, #8]
  404ca0:	681a      	ldr	r2, [r3, #0]
  404ca2:	4291      	cmp	r1, r2
  404ca4:	bf88      	it	hi
  404ca6:	6019      	strhi	r1, [r3, #0]
  404ca8:	4b1b      	ldr	r3, [pc, #108]	; (404d18 <_malloc_r+0x354>)
  404caa:	681a      	ldr	r2, [r3, #0]
  404cac:	4291      	cmp	r1, r2
  404cae:	6862      	ldr	r2, [r4, #4]
  404cb0:	bf88      	it	hi
  404cb2:	6019      	strhi	r1, [r3, #0]
  404cb4:	f022 0203 	bic.w	r2, r2, #3
  404cb8:	4296      	cmp	r6, r2
  404cba:	eba2 0306 	sub.w	r3, r2, r6
  404cbe:	d801      	bhi.n	404cc4 <_malloc_r+0x300>
  404cc0:	2b0f      	cmp	r3, #15
  404cc2:	dc04      	bgt.n	404cce <_malloc_r+0x30a>
  404cc4:	4628      	mov	r0, r5
  404cc6:	f000 fa23 	bl	405110 <__malloc_unlock>
  404cca:	2400      	movs	r4, #0
  404ccc:	e740      	b.n	404b50 <_malloc_r+0x18c>
  404cce:	19a2      	adds	r2, r4, r6
  404cd0:	f043 0301 	orr.w	r3, r3, #1
  404cd4:	f046 0601 	orr.w	r6, r6, #1
  404cd8:	6066      	str	r6, [r4, #4]
  404cda:	4628      	mov	r0, r5
  404cdc:	60ba      	str	r2, [r7, #8]
  404cde:	6053      	str	r3, [r2, #4]
  404ce0:	f000 fa16 	bl	405110 <__malloc_unlock>
  404ce4:	3408      	adds	r4, #8
  404ce6:	4620      	mov	r0, r4
  404ce8:	b003      	add	sp, #12
  404cea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404cee:	2b14      	cmp	r3, #20
  404cf0:	d971      	bls.n	404dd6 <_malloc_r+0x412>
  404cf2:	2b54      	cmp	r3, #84	; 0x54
  404cf4:	f200 80a3 	bhi.w	404e3e <_malloc_r+0x47a>
  404cf8:	0b33      	lsrs	r3, r6, #12
  404cfa:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404cfe:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404d02:	00c3      	lsls	r3, r0, #3
  404d04:	e680      	b.n	404a08 <_malloc_r+0x44>
  404d06:	bf00      	nop
  404d08:	2040045c 	.word	0x2040045c
  404d0c:	20400cd8 	.word	0x20400cd8
  404d10:	20400ca8 	.word	0x20400ca8
  404d14:	20400cd0 	.word	0x20400cd0
  404d18:	20400cd4 	.word	0x20400cd4
  404d1c:	20400464 	.word	0x20400464
  404d20:	20400864 	.word	0x20400864
  404d24:	0a5a      	lsrs	r2, r3, #9
  404d26:	2a04      	cmp	r2, #4
  404d28:	d95b      	bls.n	404de2 <_malloc_r+0x41e>
  404d2a:	2a14      	cmp	r2, #20
  404d2c:	f200 80ae 	bhi.w	404e8c <_malloc_r+0x4c8>
  404d30:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404d34:	00c9      	lsls	r1, r1, #3
  404d36:	325b      	adds	r2, #91	; 0x5b
  404d38:	eb07 0c01 	add.w	ip, r7, r1
  404d3c:	5879      	ldr	r1, [r7, r1]
  404d3e:	f1ac 0c08 	sub.w	ip, ip, #8
  404d42:	458c      	cmp	ip, r1
  404d44:	f000 8088 	beq.w	404e58 <_malloc_r+0x494>
  404d48:	684a      	ldr	r2, [r1, #4]
  404d4a:	f022 0203 	bic.w	r2, r2, #3
  404d4e:	4293      	cmp	r3, r2
  404d50:	d273      	bcs.n	404e3a <_malloc_r+0x476>
  404d52:	6889      	ldr	r1, [r1, #8]
  404d54:	458c      	cmp	ip, r1
  404d56:	d1f7      	bne.n	404d48 <_malloc_r+0x384>
  404d58:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404d5c:	687b      	ldr	r3, [r7, #4]
  404d5e:	60e2      	str	r2, [r4, #12]
  404d60:	f8c4 c008 	str.w	ip, [r4, #8]
  404d64:	6094      	str	r4, [r2, #8]
  404d66:	f8cc 400c 	str.w	r4, [ip, #12]
  404d6a:	e68f      	b.n	404a8c <_malloc_r+0xc8>
  404d6c:	19a1      	adds	r1, r4, r6
  404d6e:	f046 0c01 	orr.w	ip, r6, #1
  404d72:	f042 0601 	orr.w	r6, r2, #1
  404d76:	f8c4 c004 	str.w	ip, [r4, #4]
  404d7a:	4628      	mov	r0, r5
  404d7c:	6179      	str	r1, [r7, #20]
  404d7e:	6139      	str	r1, [r7, #16]
  404d80:	f8c1 e00c 	str.w	lr, [r1, #12]
  404d84:	f8c1 e008 	str.w	lr, [r1, #8]
  404d88:	604e      	str	r6, [r1, #4]
  404d8a:	50e2      	str	r2, [r4, r3]
  404d8c:	f000 f9c0 	bl	405110 <__malloc_unlock>
  404d90:	3408      	adds	r4, #8
  404d92:	e6dd      	b.n	404b50 <_malloc_r+0x18c>
  404d94:	687b      	ldr	r3, [r7, #4]
  404d96:	e679      	b.n	404a8c <_malloc_r+0xc8>
  404d98:	f108 0801 	add.w	r8, r8, #1
  404d9c:	f018 0f03 	tst.w	r8, #3
  404da0:	f10c 0c08 	add.w	ip, ip, #8
  404da4:	f47f ae85 	bne.w	404ab2 <_malloc_r+0xee>
  404da8:	e02d      	b.n	404e06 <_malloc_r+0x442>
  404daa:	68dc      	ldr	r4, [r3, #12]
  404dac:	42a3      	cmp	r3, r4
  404dae:	bf08      	it	eq
  404db0:	3002      	addeq	r0, #2
  404db2:	f43f ae3e 	beq.w	404a32 <_malloc_r+0x6e>
  404db6:	e6bb      	b.n	404b30 <_malloc_r+0x16c>
  404db8:	4419      	add	r1, r3
  404dba:	461c      	mov	r4, r3
  404dbc:	684a      	ldr	r2, [r1, #4]
  404dbe:	68db      	ldr	r3, [r3, #12]
  404dc0:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404dc4:	f042 0201 	orr.w	r2, r2, #1
  404dc8:	604a      	str	r2, [r1, #4]
  404dca:	4628      	mov	r0, r5
  404dcc:	60f3      	str	r3, [r6, #12]
  404dce:	609e      	str	r6, [r3, #8]
  404dd0:	f000 f99e 	bl	405110 <__malloc_unlock>
  404dd4:	e6bc      	b.n	404b50 <_malloc_r+0x18c>
  404dd6:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404dda:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404dde:	00c3      	lsls	r3, r0, #3
  404de0:	e612      	b.n	404a08 <_malloc_r+0x44>
  404de2:	099a      	lsrs	r2, r3, #6
  404de4:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404de8:	00c9      	lsls	r1, r1, #3
  404dea:	3238      	adds	r2, #56	; 0x38
  404dec:	e7a4      	b.n	404d38 <_malloc_r+0x374>
  404dee:	42bc      	cmp	r4, r7
  404df0:	d054      	beq.n	404e9c <_malloc_r+0x4d8>
  404df2:	68bc      	ldr	r4, [r7, #8]
  404df4:	6862      	ldr	r2, [r4, #4]
  404df6:	f022 0203 	bic.w	r2, r2, #3
  404dfa:	e75d      	b.n	404cb8 <_malloc_r+0x2f4>
  404dfc:	f859 3908 	ldr.w	r3, [r9], #-8
  404e00:	4599      	cmp	r9, r3
  404e02:	f040 8086 	bne.w	404f12 <_malloc_r+0x54e>
  404e06:	f010 0f03 	tst.w	r0, #3
  404e0a:	f100 30ff 	add.w	r0, r0, #4294967295
  404e0e:	d1f5      	bne.n	404dfc <_malloc_r+0x438>
  404e10:	687b      	ldr	r3, [r7, #4]
  404e12:	ea23 0304 	bic.w	r3, r3, r4
  404e16:	607b      	str	r3, [r7, #4]
  404e18:	0064      	lsls	r4, r4, #1
  404e1a:	429c      	cmp	r4, r3
  404e1c:	f63f aec7 	bhi.w	404bae <_malloc_r+0x1ea>
  404e20:	2c00      	cmp	r4, #0
  404e22:	f43f aec4 	beq.w	404bae <_malloc_r+0x1ea>
  404e26:	421c      	tst	r4, r3
  404e28:	4640      	mov	r0, r8
  404e2a:	f47f ae3e 	bne.w	404aaa <_malloc_r+0xe6>
  404e2e:	0064      	lsls	r4, r4, #1
  404e30:	421c      	tst	r4, r3
  404e32:	f100 0004 	add.w	r0, r0, #4
  404e36:	d0fa      	beq.n	404e2e <_malloc_r+0x46a>
  404e38:	e637      	b.n	404aaa <_malloc_r+0xe6>
  404e3a:	468c      	mov	ip, r1
  404e3c:	e78c      	b.n	404d58 <_malloc_r+0x394>
  404e3e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404e42:	d815      	bhi.n	404e70 <_malloc_r+0x4ac>
  404e44:	0bf3      	lsrs	r3, r6, #15
  404e46:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404e4a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404e4e:	00c3      	lsls	r3, r0, #3
  404e50:	e5da      	b.n	404a08 <_malloc_r+0x44>
  404e52:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404e56:	e6ed      	b.n	404c34 <_malloc_r+0x270>
  404e58:	687b      	ldr	r3, [r7, #4]
  404e5a:	1092      	asrs	r2, r2, #2
  404e5c:	2101      	movs	r1, #1
  404e5e:	fa01 f202 	lsl.w	r2, r1, r2
  404e62:	4313      	orrs	r3, r2
  404e64:	607b      	str	r3, [r7, #4]
  404e66:	4662      	mov	r2, ip
  404e68:	e779      	b.n	404d5e <_malloc_r+0x39a>
  404e6a:	2301      	movs	r3, #1
  404e6c:	6053      	str	r3, [r2, #4]
  404e6e:	e729      	b.n	404cc4 <_malloc_r+0x300>
  404e70:	f240 5254 	movw	r2, #1364	; 0x554
  404e74:	4293      	cmp	r3, r2
  404e76:	d822      	bhi.n	404ebe <_malloc_r+0x4fa>
  404e78:	0cb3      	lsrs	r3, r6, #18
  404e7a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404e7e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404e82:	00c3      	lsls	r3, r0, #3
  404e84:	e5c0      	b.n	404a08 <_malloc_r+0x44>
  404e86:	f103 0b10 	add.w	fp, r3, #16
  404e8a:	e6ae      	b.n	404bea <_malloc_r+0x226>
  404e8c:	2a54      	cmp	r2, #84	; 0x54
  404e8e:	d829      	bhi.n	404ee4 <_malloc_r+0x520>
  404e90:	0b1a      	lsrs	r2, r3, #12
  404e92:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404e96:	00c9      	lsls	r1, r1, #3
  404e98:	326e      	adds	r2, #110	; 0x6e
  404e9a:	e74d      	b.n	404d38 <_malloc_r+0x374>
  404e9c:	4b20      	ldr	r3, [pc, #128]	; (404f20 <_malloc_r+0x55c>)
  404e9e:	6819      	ldr	r1, [r3, #0]
  404ea0:	4459      	add	r1, fp
  404ea2:	6019      	str	r1, [r3, #0]
  404ea4:	e6b2      	b.n	404c0c <_malloc_r+0x248>
  404ea6:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404eaa:	2800      	cmp	r0, #0
  404eac:	f47f aeae 	bne.w	404c0c <_malloc_r+0x248>
  404eb0:	eb08 030b 	add.w	r3, r8, fp
  404eb4:	68ba      	ldr	r2, [r7, #8]
  404eb6:	f043 0301 	orr.w	r3, r3, #1
  404eba:	6053      	str	r3, [r2, #4]
  404ebc:	e6ee      	b.n	404c9c <_malloc_r+0x2d8>
  404ebe:	207f      	movs	r0, #127	; 0x7f
  404ec0:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404ec4:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404ec8:	e59e      	b.n	404a08 <_malloc_r+0x44>
  404eca:	f104 0108 	add.w	r1, r4, #8
  404ece:	4628      	mov	r0, r5
  404ed0:	9300      	str	r3, [sp, #0]
  404ed2:	f000 fe03 	bl	405adc <_free_r>
  404ed6:	9b00      	ldr	r3, [sp, #0]
  404ed8:	6819      	ldr	r1, [r3, #0]
  404eda:	e6df      	b.n	404c9c <_malloc_r+0x2d8>
  404edc:	2001      	movs	r0, #1
  404ede:	f04f 0900 	mov.w	r9, #0
  404ee2:	e6bc      	b.n	404c5e <_malloc_r+0x29a>
  404ee4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404ee8:	d805      	bhi.n	404ef6 <_malloc_r+0x532>
  404eea:	0bda      	lsrs	r2, r3, #15
  404eec:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404ef0:	00c9      	lsls	r1, r1, #3
  404ef2:	3277      	adds	r2, #119	; 0x77
  404ef4:	e720      	b.n	404d38 <_malloc_r+0x374>
  404ef6:	f240 5154 	movw	r1, #1364	; 0x554
  404efa:	428a      	cmp	r2, r1
  404efc:	d805      	bhi.n	404f0a <_malloc_r+0x546>
  404efe:	0c9a      	lsrs	r2, r3, #18
  404f00:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404f04:	00c9      	lsls	r1, r1, #3
  404f06:	327c      	adds	r2, #124	; 0x7c
  404f08:	e716      	b.n	404d38 <_malloc_r+0x374>
  404f0a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404f0e:	227e      	movs	r2, #126	; 0x7e
  404f10:	e712      	b.n	404d38 <_malloc_r+0x374>
  404f12:	687b      	ldr	r3, [r7, #4]
  404f14:	e780      	b.n	404e18 <_malloc_r+0x454>
  404f16:	08f0      	lsrs	r0, r6, #3
  404f18:	f106 0308 	add.w	r3, r6, #8
  404f1c:	e600      	b.n	404b20 <_malloc_r+0x15c>
  404f1e:	bf00      	nop
  404f20:	20400ca8 	.word	0x20400ca8
	...

00404f30 <memchr>:
  404f30:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404f34:	2a10      	cmp	r2, #16
  404f36:	db2b      	blt.n	404f90 <memchr+0x60>
  404f38:	f010 0f07 	tst.w	r0, #7
  404f3c:	d008      	beq.n	404f50 <memchr+0x20>
  404f3e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404f42:	3a01      	subs	r2, #1
  404f44:	428b      	cmp	r3, r1
  404f46:	d02d      	beq.n	404fa4 <memchr+0x74>
  404f48:	f010 0f07 	tst.w	r0, #7
  404f4c:	b342      	cbz	r2, 404fa0 <memchr+0x70>
  404f4e:	d1f6      	bne.n	404f3e <memchr+0xe>
  404f50:	b4f0      	push	{r4, r5, r6, r7}
  404f52:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404f56:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  404f5a:	f022 0407 	bic.w	r4, r2, #7
  404f5e:	f07f 0700 	mvns.w	r7, #0
  404f62:	2300      	movs	r3, #0
  404f64:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404f68:	3c08      	subs	r4, #8
  404f6a:	ea85 0501 	eor.w	r5, r5, r1
  404f6e:	ea86 0601 	eor.w	r6, r6, r1
  404f72:	fa85 f547 	uadd8	r5, r5, r7
  404f76:	faa3 f587 	sel	r5, r3, r7
  404f7a:	fa86 f647 	uadd8	r6, r6, r7
  404f7e:	faa5 f687 	sel	r6, r5, r7
  404f82:	b98e      	cbnz	r6, 404fa8 <memchr+0x78>
  404f84:	d1ee      	bne.n	404f64 <memchr+0x34>
  404f86:	bcf0      	pop	{r4, r5, r6, r7}
  404f88:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404f8c:	f002 0207 	and.w	r2, r2, #7
  404f90:	b132      	cbz	r2, 404fa0 <memchr+0x70>
  404f92:	f810 3b01 	ldrb.w	r3, [r0], #1
  404f96:	3a01      	subs	r2, #1
  404f98:	ea83 0301 	eor.w	r3, r3, r1
  404f9c:	b113      	cbz	r3, 404fa4 <memchr+0x74>
  404f9e:	d1f8      	bne.n	404f92 <memchr+0x62>
  404fa0:	2000      	movs	r0, #0
  404fa2:	4770      	bx	lr
  404fa4:	3801      	subs	r0, #1
  404fa6:	4770      	bx	lr
  404fa8:	2d00      	cmp	r5, #0
  404faa:	bf06      	itte	eq
  404fac:	4635      	moveq	r5, r6
  404fae:	3803      	subeq	r0, #3
  404fb0:	3807      	subne	r0, #7
  404fb2:	f015 0f01 	tst.w	r5, #1
  404fb6:	d107      	bne.n	404fc8 <memchr+0x98>
  404fb8:	3001      	adds	r0, #1
  404fba:	f415 7f80 	tst.w	r5, #256	; 0x100
  404fbe:	bf02      	ittt	eq
  404fc0:	3001      	addeq	r0, #1
  404fc2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404fc6:	3001      	addeq	r0, #1
  404fc8:	bcf0      	pop	{r4, r5, r6, r7}
  404fca:	3801      	subs	r0, #1
  404fcc:	4770      	bx	lr
  404fce:	bf00      	nop

00404fd0 <memcpy>:
  404fd0:	4684      	mov	ip, r0
  404fd2:	ea41 0300 	orr.w	r3, r1, r0
  404fd6:	f013 0303 	ands.w	r3, r3, #3
  404fda:	d16d      	bne.n	4050b8 <memcpy+0xe8>
  404fdc:	3a40      	subs	r2, #64	; 0x40
  404fde:	d341      	bcc.n	405064 <memcpy+0x94>
  404fe0:	f851 3b04 	ldr.w	r3, [r1], #4
  404fe4:	f840 3b04 	str.w	r3, [r0], #4
  404fe8:	f851 3b04 	ldr.w	r3, [r1], #4
  404fec:	f840 3b04 	str.w	r3, [r0], #4
  404ff0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ff4:	f840 3b04 	str.w	r3, [r0], #4
  404ff8:	f851 3b04 	ldr.w	r3, [r1], #4
  404ffc:	f840 3b04 	str.w	r3, [r0], #4
  405000:	f851 3b04 	ldr.w	r3, [r1], #4
  405004:	f840 3b04 	str.w	r3, [r0], #4
  405008:	f851 3b04 	ldr.w	r3, [r1], #4
  40500c:	f840 3b04 	str.w	r3, [r0], #4
  405010:	f851 3b04 	ldr.w	r3, [r1], #4
  405014:	f840 3b04 	str.w	r3, [r0], #4
  405018:	f851 3b04 	ldr.w	r3, [r1], #4
  40501c:	f840 3b04 	str.w	r3, [r0], #4
  405020:	f851 3b04 	ldr.w	r3, [r1], #4
  405024:	f840 3b04 	str.w	r3, [r0], #4
  405028:	f851 3b04 	ldr.w	r3, [r1], #4
  40502c:	f840 3b04 	str.w	r3, [r0], #4
  405030:	f851 3b04 	ldr.w	r3, [r1], #4
  405034:	f840 3b04 	str.w	r3, [r0], #4
  405038:	f851 3b04 	ldr.w	r3, [r1], #4
  40503c:	f840 3b04 	str.w	r3, [r0], #4
  405040:	f851 3b04 	ldr.w	r3, [r1], #4
  405044:	f840 3b04 	str.w	r3, [r0], #4
  405048:	f851 3b04 	ldr.w	r3, [r1], #4
  40504c:	f840 3b04 	str.w	r3, [r0], #4
  405050:	f851 3b04 	ldr.w	r3, [r1], #4
  405054:	f840 3b04 	str.w	r3, [r0], #4
  405058:	f851 3b04 	ldr.w	r3, [r1], #4
  40505c:	f840 3b04 	str.w	r3, [r0], #4
  405060:	3a40      	subs	r2, #64	; 0x40
  405062:	d2bd      	bcs.n	404fe0 <memcpy+0x10>
  405064:	3230      	adds	r2, #48	; 0x30
  405066:	d311      	bcc.n	40508c <memcpy+0xbc>
  405068:	f851 3b04 	ldr.w	r3, [r1], #4
  40506c:	f840 3b04 	str.w	r3, [r0], #4
  405070:	f851 3b04 	ldr.w	r3, [r1], #4
  405074:	f840 3b04 	str.w	r3, [r0], #4
  405078:	f851 3b04 	ldr.w	r3, [r1], #4
  40507c:	f840 3b04 	str.w	r3, [r0], #4
  405080:	f851 3b04 	ldr.w	r3, [r1], #4
  405084:	f840 3b04 	str.w	r3, [r0], #4
  405088:	3a10      	subs	r2, #16
  40508a:	d2ed      	bcs.n	405068 <memcpy+0x98>
  40508c:	320c      	adds	r2, #12
  40508e:	d305      	bcc.n	40509c <memcpy+0xcc>
  405090:	f851 3b04 	ldr.w	r3, [r1], #4
  405094:	f840 3b04 	str.w	r3, [r0], #4
  405098:	3a04      	subs	r2, #4
  40509a:	d2f9      	bcs.n	405090 <memcpy+0xc0>
  40509c:	3204      	adds	r2, #4
  40509e:	d008      	beq.n	4050b2 <memcpy+0xe2>
  4050a0:	07d2      	lsls	r2, r2, #31
  4050a2:	bf1c      	itt	ne
  4050a4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4050a8:	f800 3b01 	strbne.w	r3, [r0], #1
  4050ac:	d301      	bcc.n	4050b2 <memcpy+0xe2>
  4050ae:	880b      	ldrh	r3, [r1, #0]
  4050b0:	8003      	strh	r3, [r0, #0]
  4050b2:	4660      	mov	r0, ip
  4050b4:	4770      	bx	lr
  4050b6:	bf00      	nop
  4050b8:	2a08      	cmp	r2, #8
  4050ba:	d313      	bcc.n	4050e4 <memcpy+0x114>
  4050bc:	078b      	lsls	r3, r1, #30
  4050be:	d08d      	beq.n	404fdc <memcpy+0xc>
  4050c0:	f010 0303 	ands.w	r3, r0, #3
  4050c4:	d08a      	beq.n	404fdc <memcpy+0xc>
  4050c6:	f1c3 0304 	rsb	r3, r3, #4
  4050ca:	1ad2      	subs	r2, r2, r3
  4050cc:	07db      	lsls	r3, r3, #31
  4050ce:	bf1c      	itt	ne
  4050d0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4050d4:	f800 3b01 	strbne.w	r3, [r0], #1
  4050d8:	d380      	bcc.n	404fdc <memcpy+0xc>
  4050da:	f831 3b02 	ldrh.w	r3, [r1], #2
  4050de:	f820 3b02 	strh.w	r3, [r0], #2
  4050e2:	e77b      	b.n	404fdc <memcpy+0xc>
  4050e4:	3a04      	subs	r2, #4
  4050e6:	d3d9      	bcc.n	40509c <memcpy+0xcc>
  4050e8:	3a01      	subs	r2, #1
  4050ea:	f811 3b01 	ldrb.w	r3, [r1], #1
  4050ee:	f800 3b01 	strb.w	r3, [r0], #1
  4050f2:	d2f9      	bcs.n	4050e8 <memcpy+0x118>
  4050f4:	780b      	ldrb	r3, [r1, #0]
  4050f6:	7003      	strb	r3, [r0, #0]
  4050f8:	784b      	ldrb	r3, [r1, #1]
  4050fa:	7043      	strb	r3, [r0, #1]
  4050fc:	788b      	ldrb	r3, [r1, #2]
  4050fe:	7083      	strb	r3, [r0, #2]
  405100:	4660      	mov	r0, ip
  405102:	4770      	bx	lr

00405104 <__malloc_lock>:
  405104:	4801      	ldr	r0, [pc, #4]	; (40510c <__malloc_lock+0x8>)
  405106:	f7ff bc59 	b.w	4049bc <__retarget_lock_acquire_recursive>
  40510a:	bf00      	nop
  40510c:	20400cf0 	.word	0x20400cf0

00405110 <__malloc_unlock>:
  405110:	4801      	ldr	r0, [pc, #4]	; (405118 <__malloc_unlock+0x8>)
  405112:	f7ff bc55 	b.w	4049c0 <__retarget_lock_release_recursive>
  405116:	bf00      	nop
  405118:	20400cf0 	.word	0x20400cf0

0040511c <_Balloc>:
  40511c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40511e:	b570      	push	{r4, r5, r6, lr}
  405120:	4605      	mov	r5, r0
  405122:	460c      	mov	r4, r1
  405124:	b14b      	cbz	r3, 40513a <_Balloc+0x1e>
  405126:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40512a:	b180      	cbz	r0, 40514e <_Balloc+0x32>
  40512c:	6802      	ldr	r2, [r0, #0]
  40512e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  405132:	2300      	movs	r3, #0
  405134:	6103      	str	r3, [r0, #16]
  405136:	60c3      	str	r3, [r0, #12]
  405138:	bd70      	pop	{r4, r5, r6, pc}
  40513a:	2221      	movs	r2, #33	; 0x21
  40513c:	2104      	movs	r1, #4
  40513e:	f000 fc4d 	bl	4059dc <_calloc_r>
  405142:	64e8      	str	r0, [r5, #76]	; 0x4c
  405144:	4603      	mov	r3, r0
  405146:	2800      	cmp	r0, #0
  405148:	d1ed      	bne.n	405126 <_Balloc+0xa>
  40514a:	2000      	movs	r0, #0
  40514c:	bd70      	pop	{r4, r5, r6, pc}
  40514e:	2101      	movs	r1, #1
  405150:	fa01 f604 	lsl.w	r6, r1, r4
  405154:	1d72      	adds	r2, r6, #5
  405156:	4628      	mov	r0, r5
  405158:	0092      	lsls	r2, r2, #2
  40515a:	f000 fc3f 	bl	4059dc <_calloc_r>
  40515e:	2800      	cmp	r0, #0
  405160:	d0f3      	beq.n	40514a <_Balloc+0x2e>
  405162:	6044      	str	r4, [r0, #4]
  405164:	6086      	str	r6, [r0, #8]
  405166:	e7e4      	b.n	405132 <_Balloc+0x16>

00405168 <_Bfree>:
  405168:	b131      	cbz	r1, 405178 <_Bfree+0x10>
  40516a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40516c:	684a      	ldr	r2, [r1, #4]
  40516e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  405172:	6008      	str	r0, [r1, #0]
  405174:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  405178:	4770      	bx	lr
  40517a:	bf00      	nop

0040517c <__multadd>:
  40517c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40517e:	690c      	ldr	r4, [r1, #16]
  405180:	b083      	sub	sp, #12
  405182:	460d      	mov	r5, r1
  405184:	4606      	mov	r6, r0
  405186:	f101 0e14 	add.w	lr, r1, #20
  40518a:	2700      	movs	r7, #0
  40518c:	f8de 0000 	ldr.w	r0, [lr]
  405190:	b281      	uxth	r1, r0
  405192:	fb02 3301 	mla	r3, r2, r1, r3
  405196:	0c01      	lsrs	r1, r0, #16
  405198:	0c18      	lsrs	r0, r3, #16
  40519a:	fb02 0101 	mla	r1, r2, r1, r0
  40519e:	b29b      	uxth	r3, r3
  4051a0:	3701      	adds	r7, #1
  4051a2:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  4051a6:	42bc      	cmp	r4, r7
  4051a8:	f84e 3b04 	str.w	r3, [lr], #4
  4051ac:	ea4f 4311 	mov.w	r3, r1, lsr #16
  4051b0:	dcec      	bgt.n	40518c <__multadd+0x10>
  4051b2:	b13b      	cbz	r3, 4051c4 <__multadd+0x48>
  4051b4:	68aa      	ldr	r2, [r5, #8]
  4051b6:	4294      	cmp	r4, r2
  4051b8:	da07      	bge.n	4051ca <__multadd+0x4e>
  4051ba:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4051be:	3401      	adds	r4, #1
  4051c0:	6153      	str	r3, [r2, #20]
  4051c2:	612c      	str	r4, [r5, #16]
  4051c4:	4628      	mov	r0, r5
  4051c6:	b003      	add	sp, #12
  4051c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4051ca:	6869      	ldr	r1, [r5, #4]
  4051cc:	9301      	str	r3, [sp, #4]
  4051ce:	3101      	adds	r1, #1
  4051d0:	4630      	mov	r0, r6
  4051d2:	f7ff ffa3 	bl	40511c <_Balloc>
  4051d6:	692a      	ldr	r2, [r5, #16]
  4051d8:	3202      	adds	r2, #2
  4051da:	f105 010c 	add.w	r1, r5, #12
  4051de:	4607      	mov	r7, r0
  4051e0:	0092      	lsls	r2, r2, #2
  4051e2:	300c      	adds	r0, #12
  4051e4:	f7ff fef4 	bl	404fd0 <memcpy>
  4051e8:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  4051ea:	6869      	ldr	r1, [r5, #4]
  4051ec:	9b01      	ldr	r3, [sp, #4]
  4051ee:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4051f2:	6028      	str	r0, [r5, #0]
  4051f4:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4051f8:	463d      	mov	r5, r7
  4051fa:	e7de      	b.n	4051ba <__multadd+0x3e>

004051fc <__hi0bits>:
  4051fc:	0c02      	lsrs	r2, r0, #16
  4051fe:	0412      	lsls	r2, r2, #16
  405200:	4603      	mov	r3, r0
  405202:	b9b2      	cbnz	r2, 405232 <__hi0bits+0x36>
  405204:	0403      	lsls	r3, r0, #16
  405206:	2010      	movs	r0, #16
  405208:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  40520c:	bf04      	itt	eq
  40520e:	021b      	lsleq	r3, r3, #8
  405210:	3008      	addeq	r0, #8
  405212:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  405216:	bf04      	itt	eq
  405218:	011b      	lsleq	r3, r3, #4
  40521a:	3004      	addeq	r0, #4
  40521c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  405220:	bf04      	itt	eq
  405222:	009b      	lsleq	r3, r3, #2
  405224:	3002      	addeq	r0, #2
  405226:	2b00      	cmp	r3, #0
  405228:	db02      	blt.n	405230 <__hi0bits+0x34>
  40522a:	005b      	lsls	r3, r3, #1
  40522c:	d403      	bmi.n	405236 <__hi0bits+0x3a>
  40522e:	2020      	movs	r0, #32
  405230:	4770      	bx	lr
  405232:	2000      	movs	r0, #0
  405234:	e7e8      	b.n	405208 <__hi0bits+0xc>
  405236:	3001      	adds	r0, #1
  405238:	4770      	bx	lr
  40523a:	bf00      	nop

0040523c <__lo0bits>:
  40523c:	6803      	ldr	r3, [r0, #0]
  40523e:	f013 0207 	ands.w	r2, r3, #7
  405242:	4601      	mov	r1, r0
  405244:	d007      	beq.n	405256 <__lo0bits+0x1a>
  405246:	07da      	lsls	r2, r3, #31
  405248:	d421      	bmi.n	40528e <__lo0bits+0x52>
  40524a:	0798      	lsls	r0, r3, #30
  40524c:	d421      	bmi.n	405292 <__lo0bits+0x56>
  40524e:	089b      	lsrs	r3, r3, #2
  405250:	600b      	str	r3, [r1, #0]
  405252:	2002      	movs	r0, #2
  405254:	4770      	bx	lr
  405256:	b298      	uxth	r0, r3
  405258:	b198      	cbz	r0, 405282 <__lo0bits+0x46>
  40525a:	4610      	mov	r0, r2
  40525c:	f013 0fff 	tst.w	r3, #255	; 0xff
  405260:	bf04      	itt	eq
  405262:	0a1b      	lsreq	r3, r3, #8
  405264:	3008      	addeq	r0, #8
  405266:	071a      	lsls	r2, r3, #28
  405268:	bf04      	itt	eq
  40526a:	091b      	lsreq	r3, r3, #4
  40526c:	3004      	addeq	r0, #4
  40526e:	079a      	lsls	r2, r3, #30
  405270:	bf04      	itt	eq
  405272:	089b      	lsreq	r3, r3, #2
  405274:	3002      	addeq	r0, #2
  405276:	07da      	lsls	r2, r3, #31
  405278:	d407      	bmi.n	40528a <__lo0bits+0x4e>
  40527a:	085b      	lsrs	r3, r3, #1
  40527c:	d104      	bne.n	405288 <__lo0bits+0x4c>
  40527e:	2020      	movs	r0, #32
  405280:	4770      	bx	lr
  405282:	0c1b      	lsrs	r3, r3, #16
  405284:	2010      	movs	r0, #16
  405286:	e7e9      	b.n	40525c <__lo0bits+0x20>
  405288:	3001      	adds	r0, #1
  40528a:	600b      	str	r3, [r1, #0]
  40528c:	4770      	bx	lr
  40528e:	2000      	movs	r0, #0
  405290:	4770      	bx	lr
  405292:	085b      	lsrs	r3, r3, #1
  405294:	600b      	str	r3, [r1, #0]
  405296:	2001      	movs	r0, #1
  405298:	4770      	bx	lr
  40529a:	bf00      	nop

0040529c <__i2b>:
  40529c:	b510      	push	{r4, lr}
  40529e:	460c      	mov	r4, r1
  4052a0:	2101      	movs	r1, #1
  4052a2:	f7ff ff3b 	bl	40511c <_Balloc>
  4052a6:	2201      	movs	r2, #1
  4052a8:	6144      	str	r4, [r0, #20]
  4052aa:	6102      	str	r2, [r0, #16]
  4052ac:	bd10      	pop	{r4, pc}
  4052ae:	bf00      	nop

004052b0 <__multiply>:
  4052b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4052b4:	690c      	ldr	r4, [r1, #16]
  4052b6:	6915      	ldr	r5, [r2, #16]
  4052b8:	42ac      	cmp	r4, r5
  4052ba:	b083      	sub	sp, #12
  4052bc:	468b      	mov	fp, r1
  4052be:	4616      	mov	r6, r2
  4052c0:	da04      	bge.n	4052cc <__multiply+0x1c>
  4052c2:	4622      	mov	r2, r4
  4052c4:	46b3      	mov	fp, r6
  4052c6:	462c      	mov	r4, r5
  4052c8:	460e      	mov	r6, r1
  4052ca:	4615      	mov	r5, r2
  4052cc:	f8db 3008 	ldr.w	r3, [fp, #8]
  4052d0:	f8db 1004 	ldr.w	r1, [fp, #4]
  4052d4:	eb04 0805 	add.w	r8, r4, r5
  4052d8:	4598      	cmp	r8, r3
  4052da:	bfc8      	it	gt
  4052dc:	3101      	addgt	r1, #1
  4052de:	f7ff ff1d 	bl	40511c <_Balloc>
  4052e2:	f100 0914 	add.w	r9, r0, #20
  4052e6:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  4052ea:	45d1      	cmp	r9, sl
  4052ec:	9000      	str	r0, [sp, #0]
  4052ee:	d205      	bcs.n	4052fc <__multiply+0x4c>
  4052f0:	464b      	mov	r3, r9
  4052f2:	2100      	movs	r1, #0
  4052f4:	f843 1b04 	str.w	r1, [r3], #4
  4052f8:	459a      	cmp	sl, r3
  4052fa:	d8fb      	bhi.n	4052f4 <__multiply+0x44>
  4052fc:	f106 0c14 	add.w	ip, r6, #20
  405300:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  405304:	f10b 0b14 	add.w	fp, fp, #20
  405308:	459c      	cmp	ip, r3
  40530a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40530e:	d24c      	bcs.n	4053aa <__multiply+0xfa>
  405310:	f8cd a004 	str.w	sl, [sp, #4]
  405314:	469a      	mov	sl, r3
  405316:	f8dc 5000 	ldr.w	r5, [ip]
  40531a:	b2af      	uxth	r7, r5
  40531c:	b1ef      	cbz	r7, 40535a <__multiply+0xaa>
  40531e:	2100      	movs	r1, #0
  405320:	464d      	mov	r5, r9
  405322:	465e      	mov	r6, fp
  405324:	460c      	mov	r4, r1
  405326:	f856 2b04 	ldr.w	r2, [r6], #4
  40532a:	6828      	ldr	r0, [r5, #0]
  40532c:	b293      	uxth	r3, r2
  40532e:	b281      	uxth	r1, r0
  405330:	fb07 1303 	mla	r3, r7, r3, r1
  405334:	0c12      	lsrs	r2, r2, #16
  405336:	0c01      	lsrs	r1, r0, #16
  405338:	4423      	add	r3, r4
  40533a:	fb07 1102 	mla	r1, r7, r2, r1
  40533e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  405342:	b29b      	uxth	r3, r3
  405344:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  405348:	45b6      	cmp	lr, r6
  40534a:	f845 3b04 	str.w	r3, [r5], #4
  40534e:	ea4f 4411 	mov.w	r4, r1, lsr #16
  405352:	d8e8      	bhi.n	405326 <__multiply+0x76>
  405354:	602c      	str	r4, [r5, #0]
  405356:	f8dc 5000 	ldr.w	r5, [ip]
  40535a:	0c2d      	lsrs	r5, r5, #16
  40535c:	d01d      	beq.n	40539a <__multiply+0xea>
  40535e:	f8d9 3000 	ldr.w	r3, [r9]
  405362:	4648      	mov	r0, r9
  405364:	461c      	mov	r4, r3
  405366:	4659      	mov	r1, fp
  405368:	2200      	movs	r2, #0
  40536a:	880e      	ldrh	r6, [r1, #0]
  40536c:	0c24      	lsrs	r4, r4, #16
  40536e:	fb05 4406 	mla	r4, r5, r6, r4
  405372:	4422      	add	r2, r4
  405374:	b29b      	uxth	r3, r3
  405376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40537a:	f840 3b04 	str.w	r3, [r0], #4
  40537e:	f851 3b04 	ldr.w	r3, [r1], #4
  405382:	6804      	ldr	r4, [r0, #0]
  405384:	0c1b      	lsrs	r3, r3, #16
  405386:	b2a6      	uxth	r6, r4
  405388:	fb05 6303 	mla	r3, r5, r3, r6
  40538c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  405390:	458e      	cmp	lr, r1
  405392:	ea4f 4213 	mov.w	r2, r3, lsr #16
  405396:	d8e8      	bhi.n	40536a <__multiply+0xba>
  405398:	6003      	str	r3, [r0, #0]
  40539a:	f10c 0c04 	add.w	ip, ip, #4
  40539e:	45e2      	cmp	sl, ip
  4053a0:	f109 0904 	add.w	r9, r9, #4
  4053a4:	d8b7      	bhi.n	405316 <__multiply+0x66>
  4053a6:	f8dd a004 	ldr.w	sl, [sp, #4]
  4053aa:	f1b8 0f00 	cmp.w	r8, #0
  4053ae:	dd0b      	ble.n	4053c8 <__multiply+0x118>
  4053b0:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  4053b4:	f1aa 0a04 	sub.w	sl, sl, #4
  4053b8:	b11b      	cbz	r3, 4053c2 <__multiply+0x112>
  4053ba:	e005      	b.n	4053c8 <__multiply+0x118>
  4053bc:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  4053c0:	b913      	cbnz	r3, 4053c8 <__multiply+0x118>
  4053c2:	f1b8 0801 	subs.w	r8, r8, #1
  4053c6:	d1f9      	bne.n	4053bc <__multiply+0x10c>
  4053c8:	9800      	ldr	r0, [sp, #0]
  4053ca:	f8c0 8010 	str.w	r8, [r0, #16]
  4053ce:	b003      	add	sp, #12
  4053d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004053d4 <__pow5mult>:
  4053d4:	f012 0303 	ands.w	r3, r2, #3
  4053d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4053dc:	4614      	mov	r4, r2
  4053de:	4607      	mov	r7, r0
  4053e0:	d12e      	bne.n	405440 <__pow5mult+0x6c>
  4053e2:	460d      	mov	r5, r1
  4053e4:	10a4      	asrs	r4, r4, #2
  4053e6:	d01c      	beq.n	405422 <__pow5mult+0x4e>
  4053e8:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  4053ea:	b396      	cbz	r6, 405452 <__pow5mult+0x7e>
  4053ec:	07e3      	lsls	r3, r4, #31
  4053ee:	f04f 0800 	mov.w	r8, #0
  4053f2:	d406      	bmi.n	405402 <__pow5mult+0x2e>
  4053f4:	1064      	asrs	r4, r4, #1
  4053f6:	d014      	beq.n	405422 <__pow5mult+0x4e>
  4053f8:	6830      	ldr	r0, [r6, #0]
  4053fa:	b1a8      	cbz	r0, 405428 <__pow5mult+0x54>
  4053fc:	4606      	mov	r6, r0
  4053fe:	07e3      	lsls	r3, r4, #31
  405400:	d5f8      	bpl.n	4053f4 <__pow5mult+0x20>
  405402:	4632      	mov	r2, r6
  405404:	4629      	mov	r1, r5
  405406:	4638      	mov	r0, r7
  405408:	f7ff ff52 	bl	4052b0 <__multiply>
  40540c:	b1b5      	cbz	r5, 40543c <__pow5mult+0x68>
  40540e:	686a      	ldr	r2, [r5, #4]
  405410:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405412:	1064      	asrs	r4, r4, #1
  405414:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405418:	6029      	str	r1, [r5, #0]
  40541a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40541e:	4605      	mov	r5, r0
  405420:	d1ea      	bne.n	4053f8 <__pow5mult+0x24>
  405422:	4628      	mov	r0, r5
  405424:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405428:	4632      	mov	r2, r6
  40542a:	4631      	mov	r1, r6
  40542c:	4638      	mov	r0, r7
  40542e:	f7ff ff3f 	bl	4052b0 <__multiply>
  405432:	6030      	str	r0, [r6, #0]
  405434:	f8c0 8000 	str.w	r8, [r0]
  405438:	4606      	mov	r6, r0
  40543a:	e7e0      	b.n	4053fe <__pow5mult+0x2a>
  40543c:	4605      	mov	r5, r0
  40543e:	e7d9      	b.n	4053f4 <__pow5mult+0x20>
  405440:	1e5a      	subs	r2, r3, #1
  405442:	4d0b      	ldr	r5, [pc, #44]	; (405470 <__pow5mult+0x9c>)
  405444:	2300      	movs	r3, #0
  405446:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40544a:	f7ff fe97 	bl	40517c <__multadd>
  40544e:	4605      	mov	r5, r0
  405450:	e7c8      	b.n	4053e4 <__pow5mult+0x10>
  405452:	2101      	movs	r1, #1
  405454:	4638      	mov	r0, r7
  405456:	f7ff fe61 	bl	40511c <_Balloc>
  40545a:	f240 2171 	movw	r1, #625	; 0x271
  40545e:	2201      	movs	r2, #1
  405460:	2300      	movs	r3, #0
  405462:	6141      	str	r1, [r0, #20]
  405464:	6102      	str	r2, [r0, #16]
  405466:	4606      	mov	r6, r0
  405468:	64b8      	str	r0, [r7, #72]	; 0x48
  40546a:	6003      	str	r3, [r0, #0]
  40546c:	e7be      	b.n	4053ec <__pow5mult+0x18>
  40546e:	bf00      	nop
  405470:	00407010 	.word	0x00407010

00405474 <__lshift>:
  405474:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405478:	4691      	mov	r9, r2
  40547a:	690a      	ldr	r2, [r1, #16]
  40547c:	688b      	ldr	r3, [r1, #8]
  40547e:	ea4f 1469 	mov.w	r4, r9, asr #5
  405482:	eb04 0802 	add.w	r8, r4, r2
  405486:	f108 0501 	add.w	r5, r8, #1
  40548a:	429d      	cmp	r5, r3
  40548c:	460e      	mov	r6, r1
  40548e:	4607      	mov	r7, r0
  405490:	6849      	ldr	r1, [r1, #4]
  405492:	dd04      	ble.n	40549e <__lshift+0x2a>
  405494:	005b      	lsls	r3, r3, #1
  405496:	429d      	cmp	r5, r3
  405498:	f101 0101 	add.w	r1, r1, #1
  40549c:	dcfa      	bgt.n	405494 <__lshift+0x20>
  40549e:	4638      	mov	r0, r7
  4054a0:	f7ff fe3c 	bl	40511c <_Balloc>
  4054a4:	2c00      	cmp	r4, #0
  4054a6:	f100 0314 	add.w	r3, r0, #20
  4054aa:	dd06      	ble.n	4054ba <__lshift+0x46>
  4054ac:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  4054b0:	2100      	movs	r1, #0
  4054b2:	f843 1b04 	str.w	r1, [r3], #4
  4054b6:	429a      	cmp	r2, r3
  4054b8:	d1fb      	bne.n	4054b2 <__lshift+0x3e>
  4054ba:	6934      	ldr	r4, [r6, #16]
  4054bc:	f106 0114 	add.w	r1, r6, #20
  4054c0:	f019 091f 	ands.w	r9, r9, #31
  4054c4:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  4054c8:	d01d      	beq.n	405506 <__lshift+0x92>
  4054ca:	f1c9 0c20 	rsb	ip, r9, #32
  4054ce:	2200      	movs	r2, #0
  4054d0:	680c      	ldr	r4, [r1, #0]
  4054d2:	fa04 f409 	lsl.w	r4, r4, r9
  4054d6:	4314      	orrs	r4, r2
  4054d8:	f843 4b04 	str.w	r4, [r3], #4
  4054dc:	f851 2b04 	ldr.w	r2, [r1], #4
  4054e0:	458e      	cmp	lr, r1
  4054e2:	fa22 f20c 	lsr.w	r2, r2, ip
  4054e6:	d8f3      	bhi.n	4054d0 <__lshift+0x5c>
  4054e8:	601a      	str	r2, [r3, #0]
  4054ea:	b10a      	cbz	r2, 4054f0 <__lshift+0x7c>
  4054ec:	f108 0502 	add.w	r5, r8, #2
  4054f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4054f2:	6872      	ldr	r2, [r6, #4]
  4054f4:	3d01      	subs	r5, #1
  4054f6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4054fa:	6105      	str	r5, [r0, #16]
  4054fc:	6031      	str	r1, [r6, #0]
  4054fe:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  405502:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405506:	3b04      	subs	r3, #4
  405508:	f851 2b04 	ldr.w	r2, [r1], #4
  40550c:	f843 2f04 	str.w	r2, [r3, #4]!
  405510:	458e      	cmp	lr, r1
  405512:	d8f9      	bhi.n	405508 <__lshift+0x94>
  405514:	e7ec      	b.n	4054f0 <__lshift+0x7c>
  405516:	bf00      	nop

00405518 <__mcmp>:
  405518:	b430      	push	{r4, r5}
  40551a:	690b      	ldr	r3, [r1, #16]
  40551c:	4605      	mov	r5, r0
  40551e:	6900      	ldr	r0, [r0, #16]
  405520:	1ac0      	subs	r0, r0, r3
  405522:	d10f      	bne.n	405544 <__mcmp+0x2c>
  405524:	009b      	lsls	r3, r3, #2
  405526:	3514      	adds	r5, #20
  405528:	3114      	adds	r1, #20
  40552a:	4419      	add	r1, r3
  40552c:	442b      	add	r3, r5
  40552e:	e001      	b.n	405534 <__mcmp+0x1c>
  405530:	429d      	cmp	r5, r3
  405532:	d207      	bcs.n	405544 <__mcmp+0x2c>
  405534:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  405538:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40553c:	4294      	cmp	r4, r2
  40553e:	d0f7      	beq.n	405530 <__mcmp+0x18>
  405540:	d302      	bcc.n	405548 <__mcmp+0x30>
  405542:	2001      	movs	r0, #1
  405544:	bc30      	pop	{r4, r5}
  405546:	4770      	bx	lr
  405548:	f04f 30ff 	mov.w	r0, #4294967295
  40554c:	e7fa      	b.n	405544 <__mcmp+0x2c>
  40554e:	bf00      	nop

00405550 <__mdiff>:
  405550:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405554:	690f      	ldr	r7, [r1, #16]
  405556:	460e      	mov	r6, r1
  405558:	6911      	ldr	r1, [r2, #16]
  40555a:	1a7f      	subs	r7, r7, r1
  40555c:	2f00      	cmp	r7, #0
  40555e:	4690      	mov	r8, r2
  405560:	d117      	bne.n	405592 <__mdiff+0x42>
  405562:	0089      	lsls	r1, r1, #2
  405564:	f106 0514 	add.w	r5, r6, #20
  405568:	f102 0e14 	add.w	lr, r2, #20
  40556c:	186b      	adds	r3, r5, r1
  40556e:	4471      	add	r1, lr
  405570:	e001      	b.n	405576 <__mdiff+0x26>
  405572:	429d      	cmp	r5, r3
  405574:	d25c      	bcs.n	405630 <__mdiff+0xe0>
  405576:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40557a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40557e:	42a2      	cmp	r2, r4
  405580:	d0f7      	beq.n	405572 <__mdiff+0x22>
  405582:	d25e      	bcs.n	405642 <__mdiff+0xf2>
  405584:	4633      	mov	r3, r6
  405586:	462c      	mov	r4, r5
  405588:	4646      	mov	r6, r8
  40558a:	4675      	mov	r5, lr
  40558c:	4698      	mov	r8, r3
  40558e:	2701      	movs	r7, #1
  405590:	e005      	b.n	40559e <__mdiff+0x4e>
  405592:	db58      	blt.n	405646 <__mdiff+0xf6>
  405594:	f106 0514 	add.w	r5, r6, #20
  405598:	f108 0414 	add.w	r4, r8, #20
  40559c:	2700      	movs	r7, #0
  40559e:	6871      	ldr	r1, [r6, #4]
  4055a0:	f7ff fdbc 	bl	40511c <_Balloc>
  4055a4:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4055a8:	6936      	ldr	r6, [r6, #16]
  4055aa:	60c7      	str	r7, [r0, #12]
  4055ac:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  4055b0:	46a6      	mov	lr, r4
  4055b2:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  4055b6:	f100 0414 	add.w	r4, r0, #20
  4055ba:	2300      	movs	r3, #0
  4055bc:	f85e 1b04 	ldr.w	r1, [lr], #4
  4055c0:	f855 8b04 	ldr.w	r8, [r5], #4
  4055c4:	b28a      	uxth	r2, r1
  4055c6:	fa13 f388 	uxtah	r3, r3, r8
  4055ca:	0c09      	lsrs	r1, r1, #16
  4055cc:	1a9a      	subs	r2, r3, r2
  4055ce:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  4055d2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4055d6:	b292      	uxth	r2, r2
  4055d8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4055dc:	45f4      	cmp	ip, lr
  4055de:	f844 2b04 	str.w	r2, [r4], #4
  4055e2:	ea4f 4323 	mov.w	r3, r3, asr #16
  4055e6:	d8e9      	bhi.n	4055bc <__mdiff+0x6c>
  4055e8:	42af      	cmp	r7, r5
  4055ea:	d917      	bls.n	40561c <__mdiff+0xcc>
  4055ec:	46a4      	mov	ip, r4
  4055ee:	46ae      	mov	lr, r5
  4055f0:	f85e 2b04 	ldr.w	r2, [lr], #4
  4055f4:	fa13 f382 	uxtah	r3, r3, r2
  4055f8:	1419      	asrs	r1, r3, #16
  4055fa:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  4055fe:	b29b      	uxth	r3, r3
  405600:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  405604:	4577      	cmp	r7, lr
  405606:	f84c 2b04 	str.w	r2, [ip], #4
  40560a:	ea4f 4321 	mov.w	r3, r1, asr #16
  40560e:	d8ef      	bhi.n	4055f0 <__mdiff+0xa0>
  405610:	43ed      	mvns	r5, r5
  405612:	442f      	add	r7, r5
  405614:	f027 0703 	bic.w	r7, r7, #3
  405618:	3704      	adds	r7, #4
  40561a:	443c      	add	r4, r7
  40561c:	3c04      	subs	r4, #4
  40561e:	b922      	cbnz	r2, 40562a <__mdiff+0xda>
  405620:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  405624:	3e01      	subs	r6, #1
  405626:	2b00      	cmp	r3, #0
  405628:	d0fa      	beq.n	405620 <__mdiff+0xd0>
  40562a:	6106      	str	r6, [r0, #16]
  40562c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405630:	2100      	movs	r1, #0
  405632:	f7ff fd73 	bl	40511c <_Balloc>
  405636:	2201      	movs	r2, #1
  405638:	2300      	movs	r3, #0
  40563a:	6102      	str	r2, [r0, #16]
  40563c:	6143      	str	r3, [r0, #20]
  40563e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405642:	4674      	mov	r4, lr
  405644:	e7ab      	b.n	40559e <__mdiff+0x4e>
  405646:	4633      	mov	r3, r6
  405648:	f106 0414 	add.w	r4, r6, #20
  40564c:	f102 0514 	add.w	r5, r2, #20
  405650:	4616      	mov	r6, r2
  405652:	2701      	movs	r7, #1
  405654:	4698      	mov	r8, r3
  405656:	e7a2      	b.n	40559e <__mdiff+0x4e>

00405658 <__d2b>:
  405658:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40565c:	b082      	sub	sp, #8
  40565e:	2101      	movs	r1, #1
  405660:	461c      	mov	r4, r3
  405662:	f3c3 570a 	ubfx	r7, r3, #20, #11
  405666:	4615      	mov	r5, r2
  405668:	9e08      	ldr	r6, [sp, #32]
  40566a:	f7ff fd57 	bl	40511c <_Balloc>
  40566e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  405672:	4680      	mov	r8, r0
  405674:	b10f      	cbz	r7, 40567a <__d2b+0x22>
  405676:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40567a:	9401      	str	r4, [sp, #4]
  40567c:	b31d      	cbz	r5, 4056c6 <__d2b+0x6e>
  40567e:	a802      	add	r0, sp, #8
  405680:	f840 5d08 	str.w	r5, [r0, #-8]!
  405684:	f7ff fdda 	bl	40523c <__lo0bits>
  405688:	2800      	cmp	r0, #0
  40568a:	d134      	bne.n	4056f6 <__d2b+0x9e>
  40568c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405690:	f8c8 2014 	str.w	r2, [r8, #20]
  405694:	2b00      	cmp	r3, #0
  405696:	bf0c      	ite	eq
  405698:	2101      	moveq	r1, #1
  40569a:	2102      	movne	r1, #2
  40569c:	f8c8 3018 	str.w	r3, [r8, #24]
  4056a0:	f8c8 1010 	str.w	r1, [r8, #16]
  4056a4:	b9df      	cbnz	r7, 4056de <__d2b+0x86>
  4056a6:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  4056aa:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4056ae:	6030      	str	r0, [r6, #0]
  4056b0:	6918      	ldr	r0, [r3, #16]
  4056b2:	f7ff fda3 	bl	4051fc <__hi0bits>
  4056b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4056b8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4056bc:	6018      	str	r0, [r3, #0]
  4056be:	4640      	mov	r0, r8
  4056c0:	b002      	add	sp, #8
  4056c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4056c6:	a801      	add	r0, sp, #4
  4056c8:	f7ff fdb8 	bl	40523c <__lo0bits>
  4056cc:	9b01      	ldr	r3, [sp, #4]
  4056ce:	f8c8 3014 	str.w	r3, [r8, #20]
  4056d2:	2101      	movs	r1, #1
  4056d4:	3020      	adds	r0, #32
  4056d6:	f8c8 1010 	str.w	r1, [r8, #16]
  4056da:	2f00      	cmp	r7, #0
  4056dc:	d0e3      	beq.n	4056a6 <__d2b+0x4e>
  4056de:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4056e0:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4056e4:	4407      	add	r7, r0
  4056e6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4056ea:	6037      	str	r7, [r6, #0]
  4056ec:	6018      	str	r0, [r3, #0]
  4056ee:	4640      	mov	r0, r8
  4056f0:	b002      	add	sp, #8
  4056f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4056f6:	e89d 000a 	ldmia.w	sp, {r1, r3}
  4056fa:	f1c0 0220 	rsb	r2, r0, #32
  4056fe:	fa03 f202 	lsl.w	r2, r3, r2
  405702:	430a      	orrs	r2, r1
  405704:	40c3      	lsrs	r3, r0
  405706:	9301      	str	r3, [sp, #4]
  405708:	f8c8 2014 	str.w	r2, [r8, #20]
  40570c:	e7c2      	b.n	405694 <__d2b+0x3c>
  40570e:	bf00      	nop

00405710 <_sbrk_r>:
  405710:	b538      	push	{r3, r4, r5, lr}
  405712:	4c07      	ldr	r4, [pc, #28]	; (405730 <_sbrk_r+0x20>)
  405714:	2300      	movs	r3, #0
  405716:	4605      	mov	r5, r0
  405718:	4608      	mov	r0, r1
  40571a:	6023      	str	r3, [r4, #0]
  40571c:	f7fb fef0 	bl	401500 <_sbrk>
  405720:	1c43      	adds	r3, r0, #1
  405722:	d000      	beq.n	405726 <_sbrk_r+0x16>
  405724:	bd38      	pop	{r3, r4, r5, pc}
  405726:	6823      	ldr	r3, [r4, #0]
  405728:	2b00      	cmp	r3, #0
  40572a:	d0fb      	beq.n	405724 <_sbrk_r+0x14>
  40572c:	602b      	str	r3, [r5, #0]
  40572e:	bd38      	pop	{r3, r4, r5, pc}
  405730:	20400d04 	.word	0x20400d04
	...

00405740 <strlen>:
  405740:	f890 f000 	pld	[r0]
  405744:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405748:	f020 0107 	bic.w	r1, r0, #7
  40574c:	f06f 0c00 	mvn.w	ip, #0
  405750:	f010 0407 	ands.w	r4, r0, #7
  405754:	f891 f020 	pld	[r1, #32]
  405758:	f040 8049 	bne.w	4057ee <strlen+0xae>
  40575c:	f04f 0400 	mov.w	r4, #0
  405760:	f06f 0007 	mvn.w	r0, #7
  405764:	e9d1 2300 	ldrd	r2, r3, [r1]
  405768:	f891 f040 	pld	[r1, #64]	; 0x40
  40576c:	f100 0008 	add.w	r0, r0, #8
  405770:	fa82 f24c 	uadd8	r2, r2, ip
  405774:	faa4 f28c 	sel	r2, r4, ip
  405778:	fa83 f34c 	uadd8	r3, r3, ip
  40577c:	faa2 f38c 	sel	r3, r2, ip
  405780:	bb4b      	cbnz	r3, 4057d6 <strlen+0x96>
  405782:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  405786:	fa82 f24c 	uadd8	r2, r2, ip
  40578a:	f100 0008 	add.w	r0, r0, #8
  40578e:	faa4 f28c 	sel	r2, r4, ip
  405792:	fa83 f34c 	uadd8	r3, r3, ip
  405796:	faa2 f38c 	sel	r3, r2, ip
  40579a:	b9e3      	cbnz	r3, 4057d6 <strlen+0x96>
  40579c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4057a0:	fa82 f24c 	uadd8	r2, r2, ip
  4057a4:	f100 0008 	add.w	r0, r0, #8
  4057a8:	faa4 f28c 	sel	r2, r4, ip
  4057ac:	fa83 f34c 	uadd8	r3, r3, ip
  4057b0:	faa2 f38c 	sel	r3, r2, ip
  4057b4:	b97b      	cbnz	r3, 4057d6 <strlen+0x96>
  4057b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4057ba:	f101 0120 	add.w	r1, r1, #32
  4057be:	fa82 f24c 	uadd8	r2, r2, ip
  4057c2:	f100 0008 	add.w	r0, r0, #8
  4057c6:	faa4 f28c 	sel	r2, r4, ip
  4057ca:	fa83 f34c 	uadd8	r3, r3, ip
  4057ce:	faa2 f38c 	sel	r3, r2, ip
  4057d2:	2b00      	cmp	r3, #0
  4057d4:	d0c6      	beq.n	405764 <strlen+0x24>
  4057d6:	2a00      	cmp	r2, #0
  4057d8:	bf04      	itt	eq
  4057da:	3004      	addeq	r0, #4
  4057dc:	461a      	moveq	r2, r3
  4057de:	ba12      	rev	r2, r2
  4057e0:	fab2 f282 	clz	r2, r2
  4057e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4057e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4057ec:	4770      	bx	lr
  4057ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4057f2:	f004 0503 	and.w	r5, r4, #3
  4057f6:	f1c4 0000 	rsb	r0, r4, #0
  4057fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4057fe:	f014 0f04 	tst.w	r4, #4
  405802:	f891 f040 	pld	[r1, #64]	; 0x40
  405806:	fa0c f505 	lsl.w	r5, ip, r5
  40580a:	ea62 0205 	orn	r2, r2, r5
  40580e:	bf1c      	itt	ne
  405810:	ea63 0305 	ornne	r3, r3, r5
  405814:	4662      	movne	r2, ip
  405816:	f04f 0400 	mov.w	r4, #0
  40581a:	e7a9      	b.n	405770 <strlen+0x30>

0040581c <__ssprint_r>:
  40581c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405820:	6893      	ldr	r3, [r2, #8]
  405822:	b083      	sub	sp, #12
  405824:	4690      	mov	r8, r2
  405826:	2b00      	cmp	r3, #0
  405828:	d070      	beq.n	40590c <__ssprint_r+0xf0>
  40582a:	4682      	mov	sl, r0
  40582c:	460c      	mov	r4, r1
  40582e:	6817      	ldr	r7, [r2, #0]
  405830:	688d      	ldr	r5, [r1, #8]
  405832:	6808      	ldr	r0, [r1, #0]
  405834:	e042      	b.n	4058bc <__ssprint_r+0xa0>
  405836:	89a3      	ldrh	r3, [r4, #12]
  405838:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40583c:	d02e      	beq.n	40589c <__ssprint_r+0x80>
  40583e:	6965      	ldr	r5, [r4, #20]
  405840:	6921      	ldr	r1, [r4, #16]
  405842:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  405846:	eba0 0b01 	sub.w	fp, r0, r1
  40584a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40584e:	f10b 0001 	add.w	r0, fp, #1
  405852:	106d      	asrs	r5, r5, #1
  405854:	4430      	add	r0, r6
  405856:	42a8      	cmp	r0, r5
  405858:	462a      	mov	r2, r5
  40585a:	bf84      	itt	hi
  40585c:	4605      	movhi	r5, r0
  40585e:	462a      	movhi	r2, r5
  405860:	055b      	lsls	r3, r3, #21
  405862:	d538      	bpl.n	4058d6 <__ssprint_r+0xba>
  405864:	4611      	mov	r1, r2
  405866:	4650      	mov	r0, sl
  405868:	f7ff f8ac 	bl	4049c4 <_malloc_r>
  40586c:	2800      	cmp	r0, #0
  40586e:	d03c      	beq.n	4058ea <__ssprint_r+0xce>
  405870:	465a      	mov	r2, fp
  405872:	6921      	ldr	r1, [r4, #16]
  405874:	9001      	str	r0, [sp, #4]
  405876:	f7ff fbab 	bl	404fd0 <memcpy>
  40587a:	89a2      	ldrh	r2, [r4, #12]
  40587c:	9b01      	ldr	r3, [sp, #4]
  40587e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405882:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405886:	81a2      	strh	r2, [r4, #12]
  405888:	eba5 020b 	sub.w	r2, r5, fp
  40588c:	eb03 000b 	add.w	r0, r3, fp
  405890:	6165      	str	r5, [r4, #20]
  405892:	6123      	str	r3, [r4, #16]
  405894:	6020      	str	r0, [r4, #0]
  405896:	60a2      	str	r2, [r4, #8]
  405898:	4635      	mov	r5, r6
  40589a:	46b3      	mov	fp, r6
  40589c:	465a      	mov	r2, fp
  40589e:	4649      	mov	r1, r9
  4058a0:	f000 fa18 	bl	405cd4 <memmove>
  4058a4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4058a8:	68a2      	ldr	r2, [r4, #8]
  4058aa:	6820      	ldr	r0, [r4, #0]
  4058ac:	1b55      	subs	r5, r2, r5
  4058ae:	4458      	add	r0, fp
  4058b0:	1b9e      	subs	r6, r3, r6
  4058b2:	60a5      	str	r5, [r4, #8]
  4058b4:	6020      	str	r0, [r4, #0]
  4058b6:	f8c8 6008 	str.w	r6, [r8, #8]
  4058ba:	b33e      	cbz	r6, 40590c <__ssprint_r+0xf0>
  4058bc:	687e      	ldr	r6, [r7, #4]
  4058be:	463b      	mov	r3, r7
  4058c0:	3708      	adds	r7, #8
  4058c2:	2e00      	cmp	r6, #0
  4058c4:	d0fa      	beq.n	4058bc <__ssprint_r+0xa0>
  4058c6:	42ae      	cmp	r6, r5
  4058c8:	f8d3 9000 	ldr.w	r9, [r3]
  4058cc:	46ab      	mov	fp, r5
  4058ce:	d2b2      	bcs.n	405836 <__ssprint_r+0x1a>
  4058d0:	4635      	mov	r5, r6
  4058d2:	46b3      	mov	fp, r6
  4058d4:	e7e2      	b.n	40589c <__ssprint_r+0x80>
  4058d6:	4650      	mov	r0, sl
  4058d8:	f000 fa60 	bl	405d9c <_realloc_r>
  4058dc:	4603      	mov	r3, r0
  4058de:	2800      	cmp	r0, #0
  4058e0:	d1d2      	bne.n	405888 <__ssprint_r+0x6c>
  4058e2:	6921      	ldr	r1, [r4, #16]
  4058e4:	4650      	mov	r0, sl
  4058e6:	f000 f8f9 	bl	405adc <_free_r>
  4058ea:	230c      	movs	r3, #12
  4058ec:	f8ca 3000 	str.w	r3, [sl]
  4058f0:	89a3      	ldrh	r3, [r4, #12]
  4058f2:	2200      	movs	r2, #0
  4058f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4058f8:	f04f 30ff 	mov.w	r0, #4294967295
  4058fc:	81a3      	strh	r3, [r4, #12]
  4058fe:	f8c8 2008 	str.w	r2, [r8, #8]
  405902:	f8c8 2004 	str.w	r2, [r8, #4]
  405906:	b003      	add	sp, #12
  405908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40590c:	2000      	movs	r0, #0
  40590e:	f8c8 0004 	str.w	r0, [r8, #4]
  405912:	b003      	add	sp, #12
  405914:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405918 <__register_exitproc>:
  405918:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40591c:	4d2c      	ldr	r5, [pc, #176]	; (4059d0 <__register_exitproc+0xb8>)
  40591e:	4606      	mov	r6, r0
  405920:	6828      	ldr	r0, [r5, #0]
  405922:	4698      	mov	r8, r3
  405924:	460f      	mov	r7, r1
  405926:	4691      	mov	r9, r2
  405928:	f7ff f848 	bl	4049bc <__retarget_lock_acquire_recursive>
  40592c:	4b29      	ldr	r3, [pc, #164]	; (4059d4 <__register_exitproc+0xbc>)
  40592e:	681c      	ldr	r4, [r3, #0]
  405930:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  405934:	2b00      	cmp	r3, #0
  405936:	d03e      	beq.n	4059b6 <__register_exitproc+0x9e>
  405938:	685a      	ldr	r2, [r3, #4]
  40593a:	2a1f      	cmp	r2, #31
  40593c:	dc1c      	bgt.n	405978 <__register_exitproc+0x60>
  40593e:	f102 0e01 	add.w	lr, r2, #1
  405942:	b176      	cbz	r6, 405962 <__register_exitproc+0x4a>
  405944:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405948:	2401      	movs	r4, #1
  40594a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40594e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  405952:	4094      	lsls	r4, r2
  405954:	4320      	orrs	r0, r4
  405956:	2e02      	cmp	r6, #2
  405958:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40595c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  405960:	d023      	beq.n	4059aa <__register_exitproc+0x92>
  405962:	3202      	adds	r2, #2
  405964:	f8c3 e004 	str.w	lr, [r3, #4]
  405968:	6828      	ldr	r0, [r5, #0]
  40596a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40596e:	f7ff f827 	bl	4049c0 <__retarget_lock_release_recursive>
  405972:	2000      	movs	r0, #0
  405974:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405978:	4b17      	ldr	r3, [pc, #92]	; (4059d8 <__register_exitproc+0xc0>)
  40597a:	b30b      	cbz	r3, 4059c0 <__register_exitproc+0xa8>
  40597c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405980:	f3af 8000 	nop.w
  405984:	4603      	mov	r3, r0
  405986:	b1d8      	cbz	r0, 4059c0 <__register_exitproc+0xa8>
  405988:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40598c:	6002      	str	r2, [r0, #0]
  40598e:	2100      	movs	r1, #0
  405990:	6041      	str	r1, [r0, #4]
  405992:	460a      	mov	r2, r1
  405994:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  405998:	f04f 0e01 	mov.w	lr, #1
  40599c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4059a0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4059a4:	2e00      	cmp	r6, #0
  4059a6:	d0dc      	beq.n	405962 <__register_exitproc+0x4a>
  4059a8:	e7cc      	b.n	405944 <__register_exitproc+0x2c>
  4059aa:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4059ae:	430c      	orrs	r4, r1
  4059b0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4059b4:	e7d5      	b.n	405962 <__register_exitproc+0x4a>
  4059b6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4059ba:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4059be:	e7bb      	b.n	405938 <__register_exitproc+0x20>
  4059c0:	6828      	ldr	r0, [r5, #0]
  4059c2:	f7fe fffd 	bl	4049c0 <__retarget_lock_release_recursive>
  4059c6:	f04f 30ff 	mov.w	r0, #4294967295
  4059ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4059ce:	bf00      	nop
  4059d0:	20400458 	.word	0x20400458
  4059d4:	00406ea8 	.word	0x00406ea8
  4059d8:	00000000 	.word	0x00000000

004059dc <_calloc_r>:
  4059dc:	b510      	push	{r4, lr}
  4059de:	fb02 f101 	mul.w	r1, r2, r1
  4059e2:	f7fe ffef 	bl	4049c4 <_malloc_r>
  4059e6:	4604      	mov	r4, r0
  4059e8:	b1d8      	cbz	r0, 405a22 <_calloc_r+0x46>
  4059ea:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4059ee:	f022 0203 	bic.w	r2, r2, #3
  4059f2:	3a04      	subs	r2, #4
  4059f4:	2a24      	cmp	r2, #36	; 0x24
  4059f6:	d818      	bhi.n	405a2a <_calloc_r+0x4e>
  4059f8:	2a13      	cmp	r2, #19
  4059fa:	d914      	bls.n	405a26 <_calloc_r+0x4a>
  4059fc:	2300      	movs	r3, #0
  4059fe:	2a1b      	cmp	r2, #27
  405a00:	6003      	str	r3, [r0, #0]
  405a02:	6043      	str	r3, [r0, #4]
  405a04:	d916      	bls.n	405a34 <_calloc_r+0x58>
  405a06:	2a24      	cmp	r2, #36	; 0x24
  405a08:	6083      	str	r3, [r0, #8]
  405a0a:	60c3      	str	r3, [r0, #12]
  405a0c:	bf11      	iteee	ne
  405a0e:	f100 0210 	addne.w	r2, r0, #16
  405a12:	6103      	streq	r3, [r0, #16]
  405a14:	6143      	streq	r3, [r0, #20]
  405a16:	f100 0218 	addeq.w	r2, r0, #24
  405a1a:	2300      	movs	r3, #0
  405a1c:	6013      	str	r3, [r2, #0]
  405a1e:	6053      	str	r3, [r2, #4]
  405a20:	6093      	str	r3, [r2, #8]
  405a22:	4620      	mov	r0, r4
  405a24:	bd10      	pop	{r4, pc}
  405a26:	4602      	mov	r2, r0
  405a28:	e7f7      	b.n	405a1a <_calloc_r+0x3e>
  405a2a:	2100      	movs	r1, #0
  405a2c:	f7fc fd2c 	bl	402488 <memset>
  405a30:	4620      	mov	r0, r4
  405a32:	bd10      	pop	{r4, pc}
  405a34:	f100 0208 	add.w	r2, r0, #8
  405a38:	e7ef      	b.n	405a1a <_calloc_r+0x3e>
  405a3a:	bf00      	nop

00405a3c <_malloc_trim_r>:
  405a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405a3e:	4f24      	ldr	r7, [pc, #144]	; (405ad0 <_malloc_trim_r+0x94>)
  405a40:	460c      	mov	r4, r1
  405a42:	4606      	mov	r6, r0
  405a44:	f7ff fb5e 	bl	405104 <__malloc_lock>
  405a48:	68bb      	ldr	r3, [r7, #8]
  405a4a:	685d      	ldr	r5, [r3, #4]
  405a4c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405a50:	310f      	adds	r1, #15
  405a52:	f025 0503 	bic.w	r5, r5, #3
  405a56:	4429      	add	r1, r5
  405a58:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  405a5c:	f021 010f 	bic.w	r1, r1, #15
  405a60:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405a64:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405a68:	db07      	blt.n	405a7a <_malloc_trim_r+0x3e>
  405a6a:	2100      	movs	r1, #0
  405a6c:	4630      	mov	r0, r6
  405a6e:	f7ff fe4f 	bl	405710 <_sbrk_r>
  405a72:	68bb      	ldr	r3, [r7, #8]
  405a74:	442b      	add	r3, r5
  405a76:	4298      	cmp	r0, r3
  405a78:	d004      	beq.n	405a84 <_malloc_trim_r+0x48>
  405a7a:	4630      	mov	r0, r6
  405a7c:	f7ff fb48 	bl	405110 <__malloc_unlock>
  405a80:	2000      	movs	r0, #0
  405a82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405a84:	4261      	negs	r1, r4
  405a86:	4630      	mov	r0, r6
  405a88:	f7ff fe42 	bl	405710 <_sbrk_r>
  405a8c:	3001      	adds	r0, #1
  405a8e:	d00d      	beq.n	405aac <_malloc_trim_r+0x70>
  405a90:	4b10      	ldr	r3, [pc, #64]	; (405ad4 <_malloc_trim_r+0x98>)
  405a92:	68ba      	ldr	r2, [r7, #8]
  405a94:	6819      	ldr	r1, [r3, #0]
  405a96:	1b2d      	subs	r5, r5, r4
  405a98:	f045 0501 	orr.w	r5, r5, #1
  405a9c:	4630      	mov	r0, r6
  405a9e:	1b09      	subs	r1, r1, r4
  405aa0:	6055      	str	r5, [r2, #4]
  405aa2:	6019      	str	r1, [r3, #0]
  405aa4:	f7ff fb34 	bl	405110 <__malloc_unlock>
  405aa8:	2001      	movs	r0, #1
  405aaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405aac:	2100      	movs	r1, #0
  405aae:	4630      	mov	r0, r6
  405ab0:	f7ff fe2e 	bl	405710 <_sbrk_r>
  405ab4:	68ba      	ldr	r2, [r7, #8]
  405ab6:	1a83      	subs	r3, r0, r2
  405ab8:	2b0f      	cmp	r3, #15
  405aba:	ddde      	ble.n	405a7a <_malloc_trim_r+0x3e>
  405abc:	4c06      	ldr	r4, [pc, #24]	; (405ad8 <_malloc_trim_r+0x9c>)
  405abe:	4905      	ldr	r1, [pc, #20]	; (405ad4 <_malloc_trim_r+0x98>)
  405ac0:	6824      	ldr	r4, [r4, #0]
  405ac2:	f043 0301 	orr.w	r3, r3, #1
  405ac6:	1b00      	subs	r0, r0, r4
  405ac8:	6053      	str	r3, [r2, #4]
  405aca:	6008      	str	r0, [r1, #0]
  405acc:	e7d5      	b.n	405a7a <_malloc_trim_r+0x3e>
  405ace:	bf00      	nop
  405ad0:	2040045c 	.word	0x2040045c
  405ad4:	20400ca8 	.word	0x20400ca8
  405ad8:	20400864 	.word	0x20400864

00405adc <_free_r>:
  405adc:	2900      	cmp	r1, #0
  405ade:	d044      	beq.n	405b6a <_free_r+0x8e>
  405ae0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405ae4:	460d      	mov	r5, r1
  405ae6:	4680      	mov	r8, r0
  405ae8:	f7ff fb0c 	bl	405104 <__malloc_lock>
  405aec:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405af0:	4969      	ldr	r1, [pc, #420]	; (405c98 <_free_r+0x1bc>)
  405af2:	f027 0301 	bic.w	r3, r7, #1
  405af6:	f1a5 0408 	sub.w	r4, r5, #8
  405afa:	18e2      	adds	r2, r4, r3
  405afc:	688e      	ldr	r6, [r1, #8]
  405afe:	6850      	ldr	r0, [r2, #4]
  405b00:	42b2      	cmp	r2, r6
  405b02:	f020 0003 	bic.w	r0, r0, #3
  405b06:	d05e      	beq.n	405bc6 <_free_r+0xea>
  405b08:	07fe      	lsls	r6, r7, #31
  405b0a:	6050      	str	r0, [r2, #4]
  405b0c:	d40b      	bmi.n	405b26 <_free_r+0x4a>
  405b0e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  405b12:	1be4      	subs	r4, r4, r7
  405b14:	f101 0e08 	add.w	lr, r1, #8
  405b18:	68a5      	ldr	r5, [r4, #8]
  405b1a:	4575      	cmp	r5, lr
  405b1c:	443b      	add	r3, r7
  405b1e:	d06d      	beq.n	405bfc <_free_r+0x120>
  405b20:	68e7      	ldr	r7, [r4, #12]
  405b22:	60ef      	str	r7, [r5, #12]
  405b24:	60bd      	str	r5, [r7, #8]
  405b26:	1815      	adds	r5, r2, r0
  405b28:	686d      	ldr	r5, [r5, #4]
  405b2a:	07ed      	lsls	r5, r5, #31
  405b2c:	d53e      	bpl.n	405bac <_free_r+0xd0>
  405b2e:	f043 0201 	orr.w	r2, r3, #1
  405b32:	6062      	str	r2, [r4, #4]
  405b34:	50e3      	str	r3, [r4, r3]
  405b36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405b3a:	d217      	bcs.n	405b6c <_free_r+0x90>
  405b3c:	08db      	lsrs	r3, r3, #3
  405b3e:	1c58      	adds	r0, r3, #1
  405b40:	109a      	asrs	r2, r3, #2
  405b42:	684d      	ldr	r5, [r1, #4]
  405b44:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  405b48:	60a7      	str	r7, [r4, #8]
  405b4a:	2301      	movs	r3, #1
  405b4c:	4093      	lsls	r3, r2
  405b4e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  405b52:	432b      	orrs	r3, r5
  405b54:	3a08      	subs	r2, #8
  405b56:	60e2      	str	r2, [r4, #12]
  405b58:	604b      	str	r3, [r1, #4]
  405b5a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  405b5e:	60fc      	str	r4, [r7, #12]
  405b60:	4640      	mov	r0, r8
  405b62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405b66:	f7ff bad3 	b.w	405110 <__malloc_unlock>
  405b6a:	4770      	bx	lr
  405b6c:	0a5a      	lsrs	r2, r3, #9
  405b6e:	2a04      	cmp	r2, #4
  405b70:	d852      	bhi.n	405c18 <_free_r+0x13c>
  405b72:	099a      	lsrs	r2, r3, #6
  405b74:	f102 0739 	add.w	r7, r2, #57	; 0x39
  405b78:	00ff      	lsls	r7, r7, #3
  405b7a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  405b7e:	19c8      	adds	r0, r1, r7
  405b80:	59ca      	ldr	r2, [r1, r7]
  405b82:	3808      	subs	r0, #8
  405b84:	4290      	cmp	r0, r2
  405b86:	d04f      	beq.n	405c28 <_free_r+0x14c>
  405b88:	6851      	ldr	r1, [r2, #4]
  405b8a:	f021 0103 	bic.w	r1, r1, #3
  405b8e:	428b      	cmp	r3, r1
  405b90:	d232      	bcs.n	405bf8 <_free_r+0x11c>
  405b92:	6892      	ldr	r2, [r2, #8]
  405b94:	4290      	cmp	r0, r2
  405b96:	d1f7      	bne.n	405b88 <_free_r+0xac>
  405b98:	68c3      	ldr	r3, [r0, #12]
  405b9a:	60a0      	str	r0, [r4, #8]
  405b9c:	60e3      	str	r3, [r4, #12]
  405b9e:	609c      	str	r4, [r3, #8]
  405ba0:	60c4      	str	r4, [r0, #12]
  405ba2:	4640      	mov	r0, r8
  405ba4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405ba8:	f7ff bab2 	b.w	405110 <__malloc_unlock>
  405bac:	6895      	ldr	r5, [r2, #8]
  405bae:	4f3b      	ldr	r7, [pc, #236]	; (405c9c <_free_r+0x1c0>)
  405bb0:	42bd      	cmp	r5, r7
  405bb2:	4403      	add	r3, r0
  405bb4:	d040      	beq.n	405c38 <_free_r+0x15c>
  405bb6:	68d0      	ldr	r0, [r2, #12]
  405bb8:	60e8      	str	r0, [r5, #12]
  405bba:	f043 0201 	orr.w	r2, r3, #1
  405bbe:	6085      	str	r5, [r0, #8]
  405bc0:	6062      	str	r2, [r4, #4]
  405bc2:	50e3      	str	r3, [r4, r3]
  405bc4:	e7b7      	b.n	405b36 <_free_r+0x5a>
  405bc6:	07ff      	lsls	r7, r7, #31
  405bc8:	4403      	add	r3, r0
  405bca:	d407      	bmi.n	405bdc <_free_r+0x100>
  405bcc:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405bd0:	1aa4      	subs	r4, r4, r2
  405bd2:	4413      	add	r3, r2
  405bd4:	68a0      	ldr	r0, [r4, #8]
  405bd6:	68e2      	ldr	r2, [r4, #12]
  405bd8:	60c2      	str	r2, [r0, #12]
  405bda:	6090      	str	r0, [r2, #8]
  405bdc:	4a30      	ldr	r2, [pc, #192]	; (405ca0 <_free_r+0x1c4>)
  405bde:	6812      	ldr	r2, [r2, #0]
  405be0:	f043 0001 	orr.w	r0, r3, #1
  405be4:	4293      	cmp	r3, r2
  405be6:	6060      	str	r0, [r4, #4]
  405be8:	608c      	str	r4, [r1, #8]
  405bea:	d3b9      	bcc.n	405b60 <_free_r+0x84>
  405bec:	4b2d      	ldr	r3, [pc, #180]	; (405ca4 <_free_r+0x1c8>)
  405bee:	4640      	mov	r0, r8
  405bf0:	6819      	ldr	r1, [r3, #0]
  405bf2:	f7ff ff23 	bl	405a3c <_malloc_trim_r>
  405bf6:	e7b3      	b.n	405b60 <_free_r+0x84>
  405bf8:	4610      	mov	r0, r2
  405bfa:	e7cd      	b.n	405b98 <_free_r+0xbc>
  405bfc:	1811      	adds	r1, r2, r0
  405bfe:	6849      	ldr	r1, [r1, #4]
  405c00:	07c9      	lsls	r1, r1, #31
  405c02:	d444      	bmi.n	405c8e <_free_r+0x1b2>
  405c04:	6891      	ldr	r1, [r2, #8]
  405c06:	68d2      	ldr	r2, [r2, #12]
  405c08:	60ca      	str	r2, [r1, #12]
  405c0a:	4403      	add	r3, r0
  405c0c:	f043 0001 	orr.w	r0, r3, #1
  405c10:	6091      	str	r1, [r2, #8]
  405c12:	6060      	str	r0, [r4, #4]
  405c14:	50e3      	str	r3, [r4, r3]
  405c16:	e7a3      	b.n	405b60 <_free_r+0x84>
  405c18:	2a14      	cmp	r2, #20
  405c1a:	d816      	bhi.n	405c4a <_free_r+0x16e>
  405c1c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405c20:	00ff      	lsls	r7, r7, #3
  405c22:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  405c26:	e7aa      	b.n	405b7e <_free_r+0xa2>
  405c28:	10aa      	asrs	r2, r5, #2
  405c2a:	2301      	movs	r3, #1
  405c2c:	684d      	ldr	r5, [r1, #4]
  405c2e:	4093      	lsls	r3, r2
  405c30:	432b      	orrs	r3, r5
  405c32:	604b      	str	r3, [r1, #4]
  405c34:	4603      	mov	r3, r0
  405c36:	e7b0      	b.n	405b9a <_free_r+0xbe>
  405c38:	f043 0201 	orr.w	r2, r3, #1
  405c3c:	614c      	str	r4, [r1, #20]
  405c3e:	610c      	str	r4, [r1, #16]
  405c40:	60e5      	str	r5, [r4, #12]
  405c42:	60a5      	str	r5, [r4, #8]
  405c44:	6062      	str	r2, [r4, #4]
  405c46:	50e3      	str	r3, [r4, r3]
  405c48:	e78a      	b.n	405b60 <_free_r+0x84>
  405c4a:	2a54      	cmp	r2, #84	; 0x54
  405c4c:	d806      	bhi.n	405c5c <_free_r+0x180>
  405c4e:	0b1a      	lsrs	r2, r3, #12
  405c50:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405c54:	00ff      	lsls	r7, r7, #3
  405c56:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  405c5a:	e790      	b.n	405b7e <_free_r+0xa2>
  405c5c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405c60:	d806      	bhi.n	405c70 <_free_r+0x194>
  405c62:	0bda      	lsrs	r2, r3, #15
  405c64:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405c68:	00ff      	lsls	r7, r7, #3
  405c6a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  405c6e:	e786      	b.n	405b7e <_free_r+0xa2>
  405c70:	f240 5054 	movw	r0, #1364	; 0x554
  405c74:	4282      	cmp	r2, r0
  405c76:	d806      	bhi.n	405c86 <_free_r+0x1aa>
  405c78:	0c9a      	lsrs	r2, r3, #18
  405c7a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  405c7e:	00ff      	lsls	r7, r7, #3
  405c80:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  405c84:	e77b      	b.n	405b7e <_free_r+0xa2>
  405c86:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  405c8a:	257e      	movs	r5, #126	; 0x7e
  405c8c:	e777      	b.n	405b7e <_free_r+0xa2>
  405c8e:	f043 0101 	orr.w	r1, r3, #1
  405c92:	6061      	str	r1, [r4, #4]
  405c94:	6013      	str	r3, [r2, #0]
  405c96:	e763      	b.n	405b60 <_free_r+0x84>
  405c98:	2040045c 	.word	0x2040045c
  405c9c:	20400464 	.word	0x20400464
  405ca0:	20400868 	.word	0x20400868
  405ca4:	20400cd8 	.word	0x20400cd8

00405ca8 <__ascii_mbtowc>:
  405ca8:	b082      	sub	sp, #8
  405caa:	b149      	cbz	r1, 405cc0 <__ascii_mbtowc+0x18>
  405cac:	b15a      	cbz	r2, 405cc6 <__ascii_mbtowc+0x1e>
  405cae:	b16b      	cbz	r3, 405ccc <__ascii_mbtowc+0x24>
  405cb0:	7813      	ldrb	r3, [r2, #0]
  405cb2:	600b      	str	r3, [r1, #0]
  405cb4:	7812      	ldrb	r2, [r2, #0]
  405cb6:	1c10      	adds	r0, r2, #0
  405cb8:	bf18      	it	ne
  405cba:	2001      	movne	r0, #1
  405cbc:	b002      	add	sp, #8
  405cbe:	4770      	bx	lr
  405cc0:	a901      	add	r1, sp, #4
  405cc2:	2a00      	cmp	r2, #0
  405cc4:	d1f3      	bne.n	405cae <__ascii_mbtowc+0x6>
  405cc6:	4610      	mov	r0, r2
  405cc8:	b002      	add	sp, #8
  405cca:	4770      	bx	lr
  405ccc:	f06f 0001 	mvn.w	r0, #1
  405cd0:	e7f4      	b.n	405cbc <__ascii_mbtowc+0x14>
  405cd2:	bf00      	nop

00405cd4 <memmove>:
  405cd4:	4288      	cmp	r0, r1
  405cd6:	b5f0      	push	{r4, r5, r6, r7, lr}
  405cd8:	d90d      	bls.n	405cf6 <memmove+0x22>
  405cda:	188b      	adds	r3, r1, r2
  405cdc:	4298      	cmp	r0, r3
  405cde:	d20a      	bcs.n	405cf6 <memmove+0x22>
  405ce0:	1884      	adds	r4, r0, r2
  405ce2:	2a00      	cmp	r2, #0
  405ce4:	d051      	beq.n	405d8a <memmove+0xb6>
  405ce6:	4622      	mov	r2, r4
  405ce8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405cec:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405cf0:	4299      	cmp	r1, r3
  405cf2:	d1f9      	bne.n	405ce8 <memmove+0x14>
  405cf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405cf6:	2a0f      	cmp	r2, #15
  405cf8:	d948      	bls.n	405d8c <memmove+0xb8>
  405cfa:	ea41 0300 	orr.w	r3, r1, r0
  405cfe:	079b      	lsls	r3, r3, #30
  405d00:	d146      	bne.n	405d90 <memmove+0xbc>
  405d02:	f100 0410 	add.w	r4, r0, #16
  405d06:	f101 0310 	add.w	r3, r1, #16
  405d0a:	4615      	mov	r5, r2
  405d0c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405d10:	f844 6c10 	str.w	r6, [r4, #-16]
  405d14:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405d18:	f844 6c0c 	str.w	r6, [r4, #-12]
  405d1c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405d20:	f844 6c08 	str.w	r6, [r4, #-8]
  405d24:	3d10      	subs	r5, #16
  405d26:	f853 6c04 	ldr.w	r6, [r3, #-4]
  405d2a:	f844 6c04 	str.w	r6, [r4, #-4]
  405d2e:	2d0f      	cmp	r5, #15
  405d30:	f103 0310 	add.w	r3, r3, #16
  405d34:	f104 0410 	add.w	r4, r4, #16
  405d38:	d8e8      	bhi.n	405d0c <memmove+0x38>
  405d3a:	f1a2 0310 	sub.w	r3, r2, #16
  405d3e:	f023 030f 	bic.w	r3, r3, #15
  405d42:	f002 0e0f 	and.w	lr, r2, #15
  405d46:	3310      	adds	r3, #16
  405d48:	f1be 0f03 	cmp.w	lr, #3
  405d4c:	4419      	add	r1, r3
  405d4e:	4403      	add	r3, r0
  405d50:	d921      	bls.n	405d96 <memmove+0xc2>
  405d52:	1f1e      	subs	r6, r3, #4
  405d54:	460d      	mov	r5, r1
  405d56:	4674      	mov	r4, lr
  405d58:	3c04      	subs	r4, #4
  405d5a:	f855 7b04 	ldr.w	r7, [r5], #4
  405d5e:	f846 7f04 	str.w	r7, [r6, #4]!
  405d62:	2c03      	cmp	r4, #3
  405d64:	d8f8      	bhi.n	405d58 <memmove+0x84>
  405d66:	f1ae 0404 	sub.w	r4, lr, #4
  405d6a:	f024 0403 	bic.w	r4, r4, #3
  405d6e:	3404      	adds	r4, #4
  405d70:	4421      	add	r1, r4
  405d72:	4423      	add	r3, r4
  405d74:	f002 0203 	and.w	r2, r2, #3
  405d78:	b162      	cbz	r2, 405d94 <memmove+0xc0>
  405d7a:	3b01      	subs	r3, #1
  405d7c:	440a      	add	r2, r1
  405d7e:	f811 4b01 	ldrb.w	r4, [r1], #1
  405d82:	f803 4f01 	strb.w	r4, [r3, #1]!
  405d86:	428a      	cmp	r2, r1
  405d88:	d1f9      	bne.n	405d7e <memmove+0xaa>
  405d8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405d8c:	4603      	mov	r3, r0
  405d8e:	e7f3      	b.n	405d78 <memmove+0xa4>
  405d90:	4603      	mov	r3, r0
  405d92:	e7f2      	b.n	405d7a <memmove+0xa6>
  405d94:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405d96:	4672      	mov	r2, lr
  405d98:	e7ee      	b.n	405d78 <memmove+0xa4>
  405d9a:	bf00      	nop

00405d9c <_realloc_r>:
  405d9c:	2900      	cmp	r1, #0
  405d9e:	f000 8095 	beq.w	405ecc <_realloc_r+0x130>
  405da2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405da6:	460d      	mov	r5, r1
  405da8:	4616      	mov	r6, r2
  405daa:	b083      	sub	sp, #12
  405dac:	4680      	mov	r8, r0
  405dae:	f106 070b 	add.w	r7, r6, #11
  405db2:	f7ff f9a7 	bl	405104 <__malloc_lock>
  405db6:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405dba:	2f16      	cmp	r7, #22
  405dbc:	f02e 0403 	bic.w	r4, lr, #3
  405dc0:	f1a5 0908 	sub.w	r9, r5, #8
  405dc4:	d83c      	bhi.n	405e40 <_realloc_r+0xa4>
  405dc6:	2210      	movs	r2, #16
  405dc8:	4617      	mov	r7, r2
  405dca:	42be      	cmp	r6, r7
  405dcc:	d83d      	bhi.n	405e4a <_realloc_r+0xae>
  405dce:	4294      	cmp	r4, r2
  405dd0:	da43      	bge.n	405e5a <_realloc_r+0xbe>
  405dd2:	4bc4      	ldr	r3, [pc, #784]	; (4060e4 <_realloc_r+0x348>)
  405dd4:	6899      	ldr	r1, [r3, #8]
  405dd6:	eb09 0004 	add.w	r0, r9, r4
  405dda:	4288      	cmp	r0, r1
  405ddc:	f000 80b4 	beq.w	405f48 <_realloc_r+0x1ac>
  405de0:	6843      	ldr	r3, [r0, #4]
  405de2:	f023 0101 	bic.w	r1, r3, #1
  405de6:	4401      	add	r1, r0
  405de8:	6849      	ldr	r1, [r1, #4]
  405dea:	07c9      	lsls	r1, r1, #31
  405dec:	d54c      	bpl.n	405e88 <_realloc_r+0xec>
  405dee:	f01e 0f01 	tst.w	lr, #1
  405df2:	f000 809b 	beq.w	405f2c <_realloc_r+0x190>
  405df6:	4631      	mov	r1, r6
  405df8:	4640      	mov	r0, r8
  405dfa:	f7fe fde3 	bl	4049c4 <_malloc_r>
  405dfe:	4606      	mov	r6, r0
  405e00:	2800      	cmp	r0, #0
  405e02:	d03a      	beq.n	405e7a <_realloc_r+0xde>
  405e04:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405e08:	f023 0301 	bic.w	r3, r3, #1
  405e0c:	444b      	add	r3, r9
  405e0e:	f1a0 0208 	sub.w	r2, r0, #8
  405e12:	429a      	cmp	r2, r3
  405e14:	f000 8121 	beq.w	40605a <_realloc_r+0x2be>
  405e18:	1f22      	subs	r2, r4, #4
  405e1a:	2a24      	cmp	r2, #36	; 0x24
  405e1c:	f200 8107 	bhi.w	40602e <_realloc_r+0x292>
  405e20:	2a13      	cmp	r2, #19
  405e22:	f200 80db 	bhi.w	405fdc <_realloc_r+0x240>
  405e26:	4603      	mov	r3, r0
  405e28:	462a      	mov	r2, r5
  405e2a:	6811      	ldr	r1, [r2, #0]
  405e2c:	6019      	str	r1, [r3, #0]
  405e2e:	6851      	ldr	r1, [r2, #4]
  405e30:	6059      	str	r1, [r3, #4]
  405e32:	6892      	ldr	r2, [r2, #8]
  405e34:	609a      	str	r2, [r3, #8]
  405e36:	4629      	mov	r1, r5
  405e38:	4640      	mov	r0, r8
  405e3a:	f7ff fe4f 	bl	405adc <_free_r>
  405e3e:	e01c      	b.n	405e7a <_realloc_r+0xde>
  405e40:	f027 0707 	bic.w	r7, r7, #7
  405e44:	2f00      	cmp	r7, #0
  405e46:	463a      	mov	r2, r7
  405e48:	dabf      	bge.n	405dca <_realloc_r+0x2e>
  405e4a:	2600      	movs	r6, #0
  405e4c:	230c      	movs	r3, #12
  405e4e:	4630      	mov	r0, r6
  405e50:	f8c8 3000 	str.w	r3, [r8]
  405e54:	b003      	add	sp, #12
  405e56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405e5a:	462e      	mov	r6, r5
  405e5c:	1be3      	subs	r3, r4, r7
  405e5e:	2b0f      	cmp	r3, #15
  405e60:	d81e      	bhi.n	405ea0 <_realloc_r+0x104>
  405e62:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405e66:	f003 0301 	and.w	r3, r3, #1
  405e6a:	4323      	orrs	r3, r4
  405e6c:	444c      	add	r4, r9
  405e6e:	f8c9 3004 	str.w	r3, [r9, #4]
  405e72:	6863      	ldr	r3, [r4, #4]
  405e74:	f043 0301 	orr.w	r3, r3, #1
  405e78:	6063      	str	r3, [r4, #4]
  405e7a:	4640      	mov	r0, r8
  405e7c:	f7ff f948 	bl	405110 <__malloc_unlock>
  405e80:	4630      	mov	r0, r6
  405e82:	b003      	add	sp, #12
  405e84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405e88:	f023 0303 	bic.w	r3, r3, #3
  405e8c:	18e1      	adds	r1, r4, r3
  405e8e:	4291      	cmp	r1, r2
  405e90:	db1f      	blt.n	405ed2 <_realloc_r+0x136>
  405e92:	68c3      	ldr	r3, [r0, #12]
  405e94:	6882      	ldr	r2, [r0, #8]
  405e96:	462e      	mov	r6, r5
  405e98:	60d3      	str	r3, [r2, #12]
  405e9a:	460c      	mov	r4, r1
  405e9c:	609a      	str	r2, [r3, #8]
  405e9e:	e7dd      	b.n	405e5c <_realloc_r+0xc0>
  405ea0:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405ea4:	eb09 0107 	add.w	r1, r9, r7
  405ea8:	f002 0201 	and.w	r2, r2, #1
  405eac:	444c      	add	r4, r9
  405eae:	f043 0301 	orr.w	r3, r3, #1
  405eb2:	4317      	orrs	r7, r2
  405eb4:	f8c9 7004 	str.w	r7, [r9, #4]
  405eb8:	604b      	str	r3, [r1, #4]
  405eba:	6863      	ldr	r3, [r4, #4]
  405ebc:	f043 0301 	orr.w	r3, r3, #1
  405ec0:	3108      	adds	r1, #8
  405ec2:	6063      	str	r3, [r4, #4]
  405ec4:	4640      	mov	r0, r8
  405ec6:	f7ff fe09 	bl	405adc <_free_r>
  405eca:	e7d6      	b.n	405e7a <_realloc_r+0xde>
  405ecc:	4611      	mov	r1, r2
  405ece:	f7fe bd79 	b.w	4049c4 <_malloc_r>
  405ed2:	f01e 0f01 	tst.w	lr, #1
  405ed6:	d18e      	bne.n	405df6 <_realloc_r+0x5a>
  405ed8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405edc:	eba9 0a01 	sub.w	sl, r9, r1
  405ee0:	f8da 1004 	ldr.w	r1, [sl, #4]
  405ee4:	f021 0103 	bic.w	r1, r1, #3
  405ee8:	440b      	add	r3, r1
  405eea:	4423      	add	r3, r4
  405eec:	4293      	cmp	r3, r2
  405eee:	db25      	blt.n	405f3c <_realloc_r+0x1a0>
  405ef0:	68c2      	ldr	r2, [r0, #12]
  405ef2:	6881      	ldr	r1, [r0, #8]
  405ef4:	4656      	mov	r6, sl
  405ef6:	60ca      	str	r2, [r1, #12]
  405ef8:	6091      	str	r1, [r2, #8]
  405efa:	f8da 100c 	ldr.w	r1, [sl, #12]
  405efe:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405f02:	1f22      	subs	r2, r4, #4
  405f04:	2a24      	cmp	r2, #36	; 0x24
  405f06:	60c1      	str	r1, [r0, #12]
  405f08:	6088      	str	r0, [r1, #8]
  405f0a:	f200 8094 	bhi.w	406036 <_realloc_r+0x29a>
  405f0e:	2a13      	cmp	r2, #19
  405f10:	d96f      	bls.n	405ff2 <_realloc_r+0x256>
  405f12:	6829      	ldr	r1, [r5, #0]
  405f14:	f8ca 1008 	str.w	r1, [sl, #8]
  405f18:	6869      	ldr	r1, [r5, #4]
  405f1a:	f8ca 100c 	str.w	r1, [sl, #12]
  405f1e:	2a1b      	cmp	r2, #27
  405f20:	f200 80a2 	bhi.w	406068 <_realloc_r+0x2cc>
  405f24:	3508      	adds	r5, #8
  405f26:	f10a 0210 	add.w	r2, sl, #16
  405f2a:	e063      	b.n	405ff4 <_realloc_r+0x258>
  405f2c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405f30:	eba9 0a03 	sub.w	sl, r9, r3
  405f34:	f8da 1004 	ldr.w	r1, [sl, #4]
  405f38:	f021 0103 	bic.w	r1, r1, #3
  405f3c:	1863      	adds	r3, r4, r1
  405f3e:	4293      	cmp	r3, r2
  405f40:	f6ff af59 	blt.w	405df6 <_realloc_r+0x5a>
  405f44:	4656      	mov	r6, sl
  405f46:	e7d8      	b.n	405efa <_realloc_r+0x15e>
  405f48:	6841      	ldr	r1, [r0, #4]
  405f4a:	f021 0b03 	bic.w	fp, r1, #3
  405f4e:	44a3      	add	fp, r4
  405f50:	f107 0010 	add.w	r0, r7, #16
  405f54:	4583      	cmp	fp, r0
  405f56:	da56      	bge.n	406006 <_realloc_r+0x26a>
  405f58:	f01e 0f01 	tst.w	lr, #1
  405f5c:	f47f af4b 	bne.w	405df6 <_realloc_r+0x5a>
  405f60:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405f64:	eba9 0a01 	sub.w	sl, r9, r1
  405f68:	f8da 1004 	ldr.w	r1, [sl, #4]
  405f6c:	f021 0103 	bic.w	r1, r1, #3
  405f70:	448b      	add	fp, r1
  405f72:	4558      	cmp	r0, fp
  405f74:	dce2      	bgt.n	405f3c <_realloc_r+0x1a0>
  405f76:	4656      	mov	r6, sl
  405f78:	f8da 100c 	ldr.w	r1, [sl, #12]
  405f7c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405f80:	1f22      	subs	r2, r4, #4
  405f82:	2a24      	cmp	r2, #36	; 0x24
  405f84:	60c1      	str	r1, [r0, #12]
  405f86:	6088      	str	r0, [r1, #8]
  405f88:	f200 808f 	bhi.w	4060aa <_realloc_r+0x30e>
  405f8c:	2a13      	cmp	r2, #19
  405f8e:	f240 808a 	bls.w	4060a6 <_realloc_r+0x30a>
  405f92:	6829      	ldr	r1, [r5, #0]
  405f94:	f8ca 1008 	str.w	r1, [sl, #8]
  405f98:	6869      	ldr	r1, [r5, #4]
  405f9a:	f8ca 100c 	str.w	r1, [sl, #12]
  405f9e:	2a1b      	cmp	r2, #27
  405fa0:	f200 808a 	bhi.w	4060b8 <_realloc_r+0x31c>
  405fa4:	3508      	adds	r5, #8
  405fa6:	f10a 0210 	add.w	r2, sl, #16
  405faa:	6829      	ldr	r1, [r5, #0]
  405fac:	6011      	str	r1, [r2, #0]
  405fae:	6869      	ldr	r1, [r5, #4]
  405fb0:	6051      	str	r1, [r2, #4]
  405fb2:	68a9      	ldr	r1, [r5, #8]
  405fb4:	6091      	str	r1, [r2, #8]
  405fb6:	eb0a 0107 	add.w	r1, sl, r7
  405fba:	ebab 0207 	sub.w	r2, fp, r7
  405fbe:	f042 0201 	orr.w	r2, r2, #1
  405fc2:	6099      	str	r1, [r3, #8]
  405fc4:	604a      	str	r2, [r1, #4]
  405fc6:	f8da 3004 	ldr.w	r3, [sl, #4]
  405fca:	f003 0301 	and.w	r3, r3, #1
  405fce:	431f      	orrs	r7, r3
  405fd0:	4640      	mov	r0, r8
  405fd2:	f8ca 7004 	str.w	r7, [sl, #4]
  405fd6:	f7ff f89b 	bl	405110 <__malloc_unlock>
  405fda:	e751      	b.n	405e80 <_realloc_r+0xe4>
  405fdc:	682b      	ldr	r3, [r5, #0]
  405fde:	6003      	str	r3, [r0, #0]
  405fe0:	686b      	ldr	r3, [r5, #4]
  405fe2:	6043      	str	r3, [r0, #4]
  405fe4:	2a1b      	cmp	r2, #27
  405fe6:	d82d      	bhi.n	406044 <_realloc_r+0x2a8>
  405fe8:	f100 0308 	add.w	r3, r0, #8
  405fec:	f105 0208 	add.w	r2, r5, #8
  405ff0:	e71b      	b.n	405e2a <_realloc_r+0x8e>
  405ff2:	4632      	mov	r2, r6
  405ff4:	6829      	ldr	r1, [r5, #0]
  405ff6:	6011      	str	r1, [r2, #0]
  405ff8:	6869      	ldr	r1, [r5, #4]
  405ffa:	6051      	str	r1, [r2, #4]
  405ffc:	68a9      	ldr	r1, [r5, #8]
  405ffe:	6091      	str	r1, [r2, #8]
  406000:	461c      	mov	r4, r3
  406002:	46d1      	mov	r9, sl
  406004:	e72a      	b.n	405e5c <_realloc_r+0xc0>
  406006:	eb09 0107 	add.w	r1, r9, r7
  40600a:	ebab 0b07 	sub.w	fp, fp, r7
  40600e:	f04b 0201 	orr.w	r2, fp, #1
  406012:	6099      	str	r1, [r3, #8]
  406014:	604a      	str	r2, [r1, #4]
  406016:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40601a:	f003 0301 	and.w	r3, r3, #1
  40601e:	431f      	orrs	r7, r3
  406020:	4640      	mov	r0, r8
  406022:	f845 7c04 	str.w	r7, [r5, #-4]
  406026:	f7ff f873 	bl	405110 <__malloc_unlock>
  40602a:	462e      	mov	r6, r5
  40602c:	e728      	b.n	405e80 <_realloc_r+0xe4>
  40602e:	4629      	mov	r1, r5
  406030:	f7ff fe50 	bl	405cd4 <memmove>
  406034:	e6ff      	b.n	405e36 <_realloc_r+0x9a>
  406036:	4629      	mov	r1, r5
  406038:	4630      	mov	r0, r6
  40603a:	461c      	mov	r4, r3
  40603c:	46d1      	mov	r9, sl
  40603e:	f7ff fe49 	bl	405cd4 <memmove>
  406042:	e70b      	b.n	405e5c <_realloc_r+0xc0>
  406044:	68ab      	ldr	r3, [r5, #8]
  406046:	6083      	str	r3, [r0, #8]
  406048:	68eb      	ldr	r3, [r5, #12]
  40604a:	60c3      	str	r3, [r0, #12]
  40604c:	2a24      	cmp	r2, #36	; 0x24
  40604e:	d017      	beq.n	406080 <_realloc_r+0x2e4>
  406050:	f100 0310 	add.w	r3, r0, #16
  406054:	f105 0210 	add.w	r2, r5, #16
  406058:	e6e7      	b.n	405e2a <_realloc_r+0x8e>
  40605a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40605e:	f023 0303 	bic.w	r3, r3, #3
  406062:	441c      	add	r4, r3
  406064:	462e      	mov	r6, r5
  406066:	e6f9      	b.n	405e5c <_realloc_r+0xc0>
  406068:	68a9      	ldr	r1, [r5, #8]
  40606a:	f8ca 1010 	str.w	r1, [sl, #16]
  40606e:	68e9      	ldr	r1, [r5, #12]
  406070:	f8ca 1014 	str.w	r1, [sl, #20]
  406074:	2a24      	cmp	r2, #36	; 0x24
  406076:	d00c      	beq.n	406092 <_realloc_r+0x2f6>
  406078:	3510      	adds	r5, #16
  40607a:	f10a 0218 	add.w	r2, sl, #24
  40607e:	e7b9      	b.n	405ff4 <_realloc_r+0x258>
  406080:	692b      	ldr	r3, [r5, #16]
  406082:	6103      	str	r3, [r0, #16]
  406084:	696b      	ldr	r3, [r5, #20]
  406086:	6143      	str	r3, [r0, #20]
  406088:	f105 0218 	add.w	r2, r5, #24
  40608c:	f100 0318 	add.w	r3, r0, #24
  406090:	e6cb      	b.n	405e2a <_realloc_r+0x8e>
  406092:	692a      	ldr	r2, [r5, #16]
  406094:	f8ca 2018 	str.w	r2, [sl, #24]
  406098:	696a      	ldr	r2, [r5, #20]
  40609a:	f8ca 201c 	str.w	r2, [sl, #28]
  40609e:	3518      	adds	r5, #24
  4060a0:	f10a 0220 	add.w	r2, sl, #32
  4060a4:	e7a6      	b.n	405ff4 <_realloc_r+0x258>
  4060a6:	4632      	mov	r2, r6
  4060a8:	e77f      	b.n	405faa <_realloc_r+0x20e>
  4060aa:	4629      	mov	r1, r5
  4060ac:	4630      	mov	r0, r6
  4060ae:	9301      	str	r3, [sp, #4]
  4060b0:	f7ff fe10 	bl	405cd4 <memmove>
  4060b4:	9b01      	ldr	r3, [sp, #4]
  4060b6:	e77e      	b.n	405fb6 <_realloc_r+0x21a>
  4060b8:	68a9      	ldr	r1, [r5, #8]
  4060ba:	f8ca 1010 	str.w	r1, [sl, #16]
  4060be:	68e9      	ldr	r1, [r5, #12]
  4060c0:	f8ca 1014 	str.w	r1, [sl, #20]
  4060c4:	2a24      	cmp	r2, #36	; 0x24
  4060c6:	d003      	beq.n	4060d0 <_realloc_r+0x334>
  4060c8:	3510      	adds	r5, #16
  4060ca:	f10a 0218 	add.w	r2, sl, #24
  4060ce:	e76c      	b.n	405faa <_realloc_r+0x20e>
  4060d0:	692a      	ldr	r2, [r5, #16]
  4060d2:	f8ca 2018 	str.w	r2, [sl, #24]
  4060d6:	696a      	ldr	r2, [r5, #20]
  4060d8:	f8ca 201c 	str.w	r2, [sl, #28]
  4060dc:	3518      	adds	r5, #24
  4060de:	f10a 0220 	add.w	r2, sl, #32
  4060e2:	e762      	b.n	405faa <_realloc_r+0x20e>
  4060e4:	2040045c 	.word	0x2040045c

004060e8 <__ascii_wctomb>:
  4060e8:	b121      	cbz	r1, 4060f4 <__ascii_wctomb+0xc>
  4060ea:	2aff      	cmp	r2, #255	; 0xff
  4060ec:	d804      	bhi.n	4060f8 <__ascii_wctomb+0x10>
  4060ee:	700a      	strb	r2, [r1, #0]
  4060f0:	2001      	movs	r0, #1
  4060f2:	4770      	bx	lr
  4060f4:	4608      	mov	r0, r1
  4060f6:	4770      	bx	lr
  4060f8:	238a      	movs	r3, #138	; 0x8a
  4060fa:	6003      	str	r3, [r0, #0]
  4060fc:	f04f 30ff 	mov.w	r0, #4294967295
  406100:	4770      	bx	lr
  406102:	bf00      	nop

00406104 <__aeabi_dcmpun>:
  406104:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406108:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40610c:	d102      	bne.n	406114 <__aeabi_dcmpun+0x10>
  40610e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406112:	d10a      	bne.n	40612a <__aeabi_dcmpun+0x26>
  406114:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406118:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40611c:	d102      	bne.n	406124 <__aeabi_dcmpun+0x20>
  40611e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406122:	d102      	bne.n	40612a <__aeabi_dcmpun+0x26>
  406124:	f04f 0000 	mov.w	r0, #0
  406128:	4770      	bx	lr
  40612a:	f04f 0001 	mov.w	r0, #1
  40612e:	4770      	bx	lr

00406130 <__aeabi_uldivmod>:
  406130:	b953      	cbnz	r3, 406148 <__aeabi_uldivmod+0x18>
  406132:	b94a      	cbnz	r2, 406148 <__aeabi_uldivmod+0x18>
  406134:	2900      	cmp	r1, #0
  406136:	bf08      	it	eq
  406138:	2800      	cmpeq	r0, #0
  40613a:	bf1c      	itt	ne
  40613c:	f04f 31ff 	movne.w	r1, #4294967295
  406140:	f04f 30ff 	movne.w	r0, #4294967295
  406144:	f000 b97a 	b.w	40643c <__aeabi_idiv0>
  406148:	f1ad 0c08 	sub.w	ip, sp, #8
  40614c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  406150:	f000 f806 	bl	406160 <__udivmoddi4>
  406154:	f8dd e004 	ldr.w	lr, [sp, #4]
  406158:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40615c:	b004      	add	sp, #16
  40615e:	4770      	bx	lr

00406160 <__udivmoddi4>:
  406160:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406164:	468c      	mov	ip, r1
  406166:	460d      	mov	r5, r1
  406168:	4604      	mov	r4, r0
  40616a:	9e08      	ldr	r6, [sp, #32]
  40616c:	2b00      	cmp	r3, #0
  40616e:	d151      	bne.n	406214 <__udivmoddi4+0xb4>
  406170:	428a      	cmp	r2, r1
  406172:	4617      	mov	r7, r2
  406174:	d96d      	bls.n	406252 <__udivmoddi4+0xf2>
  406176:	fab2 fe82 	clz	lr, r2
  40617a:	f1be 0f00 	cmp.w	lr, #0
  40617e:	d00b      	beq.n	406198 <__udivmoddi4+0x38>
  406180:	f1ce 0c20 	rsb	ip, lr, #32
  406184:	fa01 f50e 	lsl.w	r5, r1, lr
  406188:	fa20 fc0c 	lsr.w	ip, r0, ip
  40618c:	fa02 f70e 	lsl.w	r7, r2, lr
  406190:	ea4c 0c05 	orr.w	ip, ip, r5
  406194:	fa00 f40e 	lsl.w	r4, r0, lr
  406198:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40619c:	0c25      	lsrs	r5, r4, #16
  40619e:	fbbc f8fa 	udiv	r8, ip, sl
  4061a2:	fa1f f987 	uxth.w	r9, r7
  4061a6:	fb0a cc18 	mls	ip, sl, r8, ip
  4061aa:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4061ae:	fb08 f309 	mul.w	r3, r8, r9
  4061b2:	42ab      	cmp	r3, r5
  4061b4:	d90a      	bls.n	4061cc <__udivmoddi4+0x6c>
  4061b6:	19ed      	adds	r5, r5, r7
  4061b8:	f108 32ff 	add.w	r2, r8, #4294967295
  4061bc:	f080 8123 	bcs.w	406406 <__udivmoddi4+0x2a6>
  4061c0:	42ab      	cmp	r3, r5
  4061c2:	f240 8120 	bls.w	406406 <__udivmoddi4+0x2a6>
  4061c6:	f1a8 0802 	sub.w	r8, r8, #2
  4061ca:	443d      	add	r5, r7
  4061cc:	1aed      	subs	r5, r5, r3
  4061ce:	b2a4      	uxth	r4, r4
  4061d0:	fbb5 f0fa 	udiv	r0, r5, sl
  4061d4:	fb0a 5510 	mls	r5, sl, r0, r5
  4061d8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4061dc:	fb00 f909 	mul.w	r9, r0, r9
  4061e0:	45a1      	cmp	r9, r4
  4061e2:	d909      	bls.n	4061f8 <__udivmoddi4+0x98>
  4061e4:	19e4      	adds	r4, r4, r7
  4061e6:	f100 33ff 	add.w	r3, r0, #4294967295
  4061ea:	f080 810a 	bcs.w	406402 <__udivmoddi4+0x2a2>
  4061ee:	45a1      	cmp	r9, r4
  4061f0:	f240 8107 	bls.w	406402 <__udivmoddi4+0x2a2>
  4061f4:	3802      	subs	r0, #2
  4061f6:	443c      	add	r4, r7
  4061f8:	eba4 0409 	sub.w	r4, r4, r9
  4061fc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406200:	2100      	movs	r1, #0
  406202:	2e00      	cmp	r6, #0
  406204:	d061      	beq.n	4062ca <__udivmoddi4+0x16a>
  406206:	fa24 f40e 	lsr.w	r4, r4, lr
  40620a:	2300      	movs	r3, #0
  40620c:	6034      	str	r4, [r6, #0]
  40620e:	6073      	str	r3, [r6, #4]
  406210:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406214:	428b      	cmp	r3, r1
  406216:	d907      	bls.n	406228 <__udivmoddi4+0xc8>
  406218:	2e00      	cmp	r6, #0
  40621a:	d054      	beq.n	4062c6 <__udivmoddi4+0x166>
  40621c:	2100      	movs	r1, #0
  40621e:	e886 0021 	stmia.w	r6, {r0, r5}
  406222:	4608      	mov	r0, r1
  406224:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406228:	fab3 f183 	clz	r1, r3
  40622c:	2900      	cmp	r1, #0
  40622e:	f040 808e 	bne.w	40634e <__udivmoddi4+0x1ee>
  406232:	42ab      	cmp	r3, r5
  406234:	d302      	bcc.n	40623c <__udivmoddi4+0xdc>
  406236:	4282      	cmp	r2, r0
  406238:	f200 80fa 	bhi.w	406430 <__udivmoddi4+0x2d0>
  40623c:	1a84      	subs	r4, r0, r2
  40623e:	eb65 0503 	sbc.w	r5, r5, r3
  406242:	2001      	movs	r0, #1
  406244:	46ac      	mov	ip, r5
  406246:	2e00      	cmp	r6, #0
  406248:	d03f      	beq.n	4062ca <__udivmoddi4+0x16a>
  40624a:	e886 1010 	stmia.w	r6, {r4, ip}
  40624e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406252:	b912      	cbnz	r2, 40625a <__udivmoddi4+0xfa>
  406254:	2701      	movs	r7, #1
  406256:	fbb7 f7f2 	udiv	r7, r7, r2
  40625a:	fab7 fe87 	clz	lr, r7
  40625e:	f1be 0f00 	cmp.w	lr, #0
  406262:	d134      	bne.n	4062ce <__udivmoddi4+0x16e>
  406264:	1beb      	subs	r3, r5, r7
  406266:	0c3a      	lsrs	r2, r7, #16
  406268:	fa1f fc87 	uxth.w	ip, r7
  40626c:	2101      	movs	r1, #1
  40626e:	fbb3 f8f2 	udiv	r8, r3, r2
  406272:	0c25      	lsrs	r5, r4, #16
  406274:	fb02 3318 	mls	r3, r2, r8, r3
  406278:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40627c:	fb0c f308 	mul.w	r3, ip, r8
  406280:	42ab      	cmp	r3, r5
  406282:	d907      	bls.n	406294 <__udivmoddi4+0x134>
  406284:	19ed      	adds	r5, r5, r7
  406286:	f108 30ff 	add.w	r0, r8, #4294967295
  40628a:	d202      	bcs.n	406292 <__udivmoddi4+0x132>
  40628c:	42ab      	cmp	r3, r5
  40628e:	f200 80d1 	bhi.w	406434 <__udivmoddi4+0x2d4>
  406292:	4680      	mov	r8, r0
  406294:	1aed      	subs	r5, r5, r3
  406296:	b2a3      	uxth	r3, r4
  406298:	fbb5 f0f2 	udiv	r0, r5, r2
  40629c:	fb02 5510 	mls	r5, r2, r0, r5
  4062a0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4062a4:	fb0c fc00 	mul.w	ip, ip, r0
  4062a8:	45a4      	cmp	ip, r4
  4062aa:	d907      	bls.n	4062bc <__udivmoddi4+0x15c>
  4062ac:	19e4      	adds	r4, r4, r7
  4062ae:	f100 33ff 	add.w	r3, r0, #4294967295
  4062b2:	d202      	bcs.n	4062ba <__udivmoddi4+0x15a>
  4062b4:	45a4      	cmp	ip, r4
  4062b6:	f200 80b8 	bhi.w	40642a <__udivmoddi4+0x2ca>
  4062ba:	4618      	mov	r0, r3
  4062bc:	eba4 040c 	sub.w	r4, r4, ip
  4062c0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4062c4:	e79d      	b.n	406202 <__udivmoddi4+0xa2>
  4062c6:	4631      	mov	r1, r6
  4062c8:	4630      	mov	r0, r6
  4062ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4062ce:	f1ce 0420 	rsb	r4, lr, #32
  4062d2:	fa05 f30e 	lsl.w	r3, r5, lr
  4062d6:	fa07 f70e 	lsl.w	r7, r7, lr
  4062da:	fa20 f804 	lsr.w	r8, r0, r4
  4062de:	0c3a      	lsrs	r2, r7, #16
  4062e0:	fa25 f404 	lsr.w	r4, r5, r4
  4062e4:	ea48 0803 	orr.w	r8, r8, r3
  4062e8:	fbb4 f1f2 	udiv	r1, r4, r2
  4062ec:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4062f0:	fb02 4411 	mls	r4, r2, r1, r4
  4062f4:	fa1f fc87 	uxth.w	ip, r7
  4062f8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4062fc:	fb01 f30c 	mul.w	r3, r1, ip
  406300:	42ab      	cmp	r3, r5
  406302:	fa00 f40e 	lsl.w	r4, r0, lr
  406306:	d909      	bls.n	40631c <__udivmoddi4+0x1bc>
  406308:	19ed      	adds	r5, r5, r7
  40630a:	f101 30ff 	add.w	r0, r1, #4294967295
  40630e:	f080 808a 	bcs.w	406426 <__udivmoddi4+0x2c6>
  406312:	42ab      	cmp	r3, r5
  406314:	f240 8087 	bls.w	406426 <__udivmoddi4+0x2c6>
  406318:	3902      	subs	r1, #2
  40631a:	443d      	add	r5, r7
  40631c:	1aeb      	subs	r3, r5, r3
  40631e:	fa1f f588 	uxth.w	r5, r8
  406322:	fbb3 f0f2 	udiv	r0, r3, r2
  406326:	fb02 3310 	mls	r3, r2, r0, r3
  40632a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40632e:	fb00 f30c 	mul.w	r3, r0, ip
  406332:	42ab      	cmp	r3, r5
  406334:	d907      	bls.n	406346 <__udivmoddi4+0x1e6>
  406336:	19ed      	adds	r5, r5, r7
  406338:	f100 38ff 	add.w	r8, r0, #4294967295
  40633c:	d26f      	bcs.n	40641e <__udivmoddi4+0x2be>
  40633e:	42ab      	cmp	r3, r5
  406340:	d96d      	bls.n	40641e <__udivmoddi4+0x2be>
  406342:	3802      	subs	r0, #2
  406344:	443d      	add	r5, r7
  406346:	1aeb      	subs	r3, r5, r3
  406348:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40634c:	e78f      	b.n	40626e <__udivmoddi4+0x10e>
  40634e:	f1c1 0720 	rsb	r7, r1, #32
  406352:	fa22 f807 	lsr.w	r8, r2, r7
  406356:	408b      	lsls	r3, r1
  406358:	fa05 f401 	lsl.w	r4, r5, r1
  40635c:	ea48 0303 	orr.w	r3, r8, r3
  406360:	fa20 fe07 	lsr.w	lr, r0, r7
  406364:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  406368:	40fd      	lsrs	r5, r7
  40636a:	ea4e 0e04 	orr.w	lr, lr, r4
  40636e:	fbb5 f9fc 	udiv	r9, r5, ip
  406372:	ea4f 441e 	mov.w	r4, lr, lsr #16
  406376:	fb0c 5519 	mls	r5, ip, r9, r5
  40637a:	fa1f f883 	uxth.w	r8, r3
  40637e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  406382:	fb09 f408 	mul.w	r4, r9, r8
  406386:	42ac      	cmp	r4, r5
  406388:	fa02 f201 	lsl.w	r2, r2, r1
  40638c:	fa00 fa01 	lsl.w	sl, r0, r1
  406390:	d908      	bls.n	4063a4 <__udivmoddi4+0x244>
  406392:	18ed      	adds	r5, r5, r3
  406394:	f109 30ff 	add.w	r0, r9, #4294967295
  406398:	d243      	bcs.n	406422 <__udivmoddi4+0x2c2>
  40639a:	42ac      	cmp	r4, r5
  40639c:	d941      	bls.n	406422 <__udivmoddi4+0x2c2>
  40639e:	f1a9 0902 	sub.w	r9, r9, #2
  4063a2:	441d      	add	r5, r3
  4063a4:	1b2d      	subs	r5, r5, r4
  4063a6:	fa1f fe8e 	uxth.w	lr, lr
  4063aa:	fbb5 f0fc 	udiv	r0, r5, ip
  4063ae:	fb0c 5510 	mls	r5, ip, r0, r5
  4063b2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4063b6:	fb00 f808 	mul.w	r8, r0, r8
  4063ba:	45a0      	cmp	r8, r4
  4063bc:	d907      	bls.n	4063ce <__udivmoddi4+0x26e>
  4063be:	18e4      	adds	r4, r4, r3
  4063c0:	f100 35ff 	add.w	r5, r0, #4294967295
  4063c4:	d229      	bcs.n	40641a <__udivmoddi4+0x2ba>
  4063c6:	45a0      	cmp	r8, r4
  4063c8:	d927      	bls.n	40641a <__udivmoddi4+0x2ba>
  4063ca:	3802      	subs	r0, #2
  4063cc:	441c      	add	r4, r3
  4063ce:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4063d2:	eba4 0408 	sub.w	r4, r4, r8
  4063d6:	fba0 8902 	umull	r8, r9, r0, r2
  4063da:	454c      	cmp	r4, r9
  4063dc:	46c6      	mov	lr, r8
  4063de:	464d      	mov	r5, r9
  4063e0:	d315      	bcc.n	40640e <__udivmoddi4+0x2ae>
  4063e2:	d012      	beq.n	40640a <__udivmoddi4+0x2aa>
  4063e4:	b156      	cbz	r6, 4063fc <__udivmoddi4+0x29c>
  4063e6:	ebba 030e 	subs.w	r3, sl, lr
  4063ea:	eb64 0405 	sbc.w	r4, r4, r5
  4063ee:	fa04 f707 	lsl.w	r7, r4, r7
  4063f2:	40cb      	lsrs	r3, r1
  4063f4:	431f      	orrs	r7, r3
  4063f6:	40cc      	lsrs	r4, r1
  4063f8:	6037      	str	r7, [r6, #0]
  4063fa:	6074      	str	r4, [r6, #4]
  4063fc:	2100      	movs	r1, #0
  4063fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406402:	4618      	mov	r0, r3
  406404:	e6f8      	b.n	4061f8 <__udivmoddi4+0x98>
  406406:	4690      	mov	r8, r2
  406408:	e6e0      	b.n	4061cc <__udivmoddi4+0x6c>
  40640a:	45c2      	cmp	sl, r8
  40640c:	d2ea      	bcs.n	4063e4 <__udivmoddi4+0x284>
  40640e:	ebb8 0e02 	subs.w	lr, r8, r2
  406412:	eb69 0503 	sbc.w	r5, r9, r3
  406416:	3801      	subs	r0, #1
  406418:	e7e4      	b.n	4063e4 <__udivmoddi4+0x284>
  40641a:	4628      	mov	r0, r5
  40641c:	e7d7      	b.n	4063ce <__udivmoddi4+0x26e>
  40641e:	4640      	mov	r0, r8
  406420:	e791      	b.n	406346 <__udivmoddi4+0x1e6>
  406422:	4681      	mov	r9, r0
  406424:	e7be      	b.n	4063a4 <__udivmoddi4+0x244>
  406426:	4601      	mov	r1, r0
  406428:	e778      	b.n	40631c <__udivmoddi4+0x1bc>
  40642a:	3802      	subs	r0, #2
  40642c:	443c      	add	r4, r7
  40642e:	e745      	b.n	4062bc <__udivmoddi4+0x15c>
  406430:	4608      	mov	r0, r1
  406432:	e708      	b.n	406246 <__udivmoddi4+0xe6>
  406434:	f1a8 0802 	sub.w	r8, r8, #2
  406438:	443d      	add	r5, r7
  40643a:	e72b      	b.n	406294 <__udivmoddi4+0x134>

0040643c <__aeabi_idiv0>:
  40643c:	4770      	bx	lr
  40643e:	bf00      	nop

00406440 <sysfont_glyphs>:
	...
  406460:	0030 0030 0030 0030 0030 0030 0000 0030     0.0.0.0.0.0...0.
  406470:	0030 0000 0000 0000 0000 0000 006c 006c     0...........l.l.
  406480:	006c 006c 0000 0000 0000 0000 0000 0000     l.l.............
	...
  406498:	0000 0028 0028 007c 0028 0028 007c 0028     ..(.(.|.(.(.|.(.
  4064a8:	0028 0000 0000 0000 0000 0000 0010 003c     (.............<.
  4064b8:	0040 0020 0010 0008 0004 0078 0010 0000     @. .......x.....
	...
  4064d0:	0000 007c 00a4 00a8 0050 0028 0054 0094     ..|.....P.(.T...
  4064e0:	0088 0000 0000 0000 0000 0000 0060 0090     ............`...
  4064f0:	0090 0090 0060 0094 0088 0088 0070 0000     ....`.......p...
	...
  406508:	0010 0010 0010 0000 0000 0000 0000 0000     ................
	...
  406524:	0008 0010 0020 0020 0020 0020 0020 0020     .... . . . . . .
  406534:	0010 0008 0000 0000 0000 0000 0020 0010     ............ ...
  406544:	0008 0008 0008 0008 0008 0008 0010 0020     .............. .
  406554:	0000 0000 0000 0028 0010 007c 0010 0028     ......(...|...(.
	...
  40657c:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
  4065a4:	0010 0030 0020 0000 0000 0000 0000 0000     ..0. ...........
  4065b4:	0000 0000 0000 007c 0000 0000 0000 0000     ......|.........
	...
  4065d8:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
  4065e8:	0000 0008 0008 0010 0010 0020 0020 0040     .......... . .@.
  4065f8:	0040 0000 0000 0000 0000 0000 0000 0078     @.............x.
  406608:	0084 008c 0094 00a4 00c4 0084 0078 0000     ............x...
	...
  406620:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
  406630:	007c 0000 0000 0000 0000 0000 0000 0070     |.............p.
  406640:	0088 0008 0010 0020 0040 0080 00f8 0000     ...... .@.......
	...
  406658:	0000 0070 0088 0008 0030 0008 0008 0088     ..p.....0.......
  406668:	0070 0000 0000 0000 0000 0000 0000 0008     p...............
  406678:	0018 0028 0048 0088 00fc 0008 0008 0000     ..(.H...........
	...
  406690:	0000 0078 0080 0080 00f0 0008 0008 0008     ..x.............
  4066a0:	00f0 0000 0000 0000 0000 0000 0000 0030     ..............0.
  4066b0:	0040 0080 00f0 0088 0088 0088 0070 0000     @...........p...
	...
  4066c8:	0000 00f8 0008 0010 0010 0020 0020 0040     .......... . .@.
  4066d8:	0040 0000 0000 0000 0000 0000 0000 0070     @.............p.
  4066e8:	0088 0088 0070 0088 0088 0088 0070 0000     ....p.......p...
	...
  406700:	0000 0070 0088 0088 0088 0078 0008 0010     ..p.......x.....
  406710:	0060 0000 0000 0000 0000 0000 0000 0000     `...............
  406720:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
  40673c:	0000 0030 0030 0000 0000 0030 0030 0060     ..0.0.....0.0.`.
  40674c:	0040 0000 0000 0000 0000 0000 0008 0010     @...............
  40675c:	0020 0040 0020 0010 0008 0000 0000 0000      .@. ...........
	...
  406778:	007c 0000 007c 0000 0000 0000 0000 0000     |...|...........
	...
  406790:	0040 0020 0010 0008 0010 0020 0040 0000     @. ....... .@...
	...
  4067a8:	0000 0030 0048 0008 0010 0020 0000 0000     ..0.H..... .....
  4067b8:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
  4067c8:	003c 0042 009a 00aa 00aa 00be 0080 0078     <.B...........x.
	...
  4067e0:	0000 0010 0028 0028 0044 007c 0044 0044     ....(.(.D.|.D.D.
  4067f0:	0044 0000 0000 0000 0000 0000 0000 00f8     D...............
  406800:	0084 0084 00f8 0084 0084 0084 00f8 0000     ................
	...
  406818:	0000 003c 0040 0080 0080 0080 0080 0040     ..<.@.........@.
  406828:	003c 0000 0000 0000 0000 0000 0000 00f0     <...............
  406838:	0088 0084 0084 0084 0084 0088 00f0 0000     ................
	...
  406850:	0000 00f8 0080 0080 00f0 0080 0080 0080     ................
  406860:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406870:	0080 0080 00f8 0080 0080 0080 0080 0000     ................
	...
  406888:	0000 003c 0040 0080 0080 009c 0084 0044     ..<.@.........D.
  406898:	0038 0000 0000 0000 0000 0000 0000 0088     8...............
  4068a8:	0088 0088 00f8 0088 0088 0088 0088 0000     ................
	...
  4068c0:	0000 00f8 0020 0020 0020 0020 0020 0020     .... . . . . . .
  4068d0:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  4068e0:	0008 0008 0008 0008 0008 0008 00f0 0000     ................
	...
  4068f8:	0000 0084 0088 0090 00a0 00d0 0088 0084     ................
  406908:	0084 0000 0000 0000 0000 0000 0000 0080     ................
  406918:	0080 0080 0080 0080 0080 0080 00fc 0000     ................
	...
  406930:	0000 0084 00cc 00cc 00b4 00b4 0084 0084     ................
  406940:	0084 0000 0000 0000 0000 0000 0000 0084     ................
  406950:	00c4 00c4 00a4 00a4 0094 0094 008c 0000     ................
	...
  406968:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  406978:	0078 0000 0000 0000 0000 0000 0000 00f8     x...............
  406988:	0084 0084 0084 00f8 0080 0080 0080 0000     ................
	...
  4069a0:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  4069b0:	0078 0020 0018 0000 0000 0000 0000 00f8     x. .............
  4069c0:	0084 0084 0084 00f8 0088 0084 0084 0000     ................
	...
  4069d8:	0000 007c 0080 0080 0060 0018 0004 0004     ..|.....`.......
  4069e8:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  4069f8:	0020 0020 0020 0020 0020 0020 0020 0000      . . . . . . ...
	...
  406a10:	0000 0084 0084 0084 0084 0084 0084 0084     ................
  406a20:	0078 0000 0000 0000 0000 0000 0000 0084     x...............
  406a30:	0084 0084 0048 0048 0048 0030 0030 0000     ....H.H.H.0.0...
	...
  406a48:	0000 0088 00a8 00a8 00a8 00a8 00a8 0050     ..............P.
  406a58:	0050 0000 0000 0000 0000 0000 0000 0088     P...............
  406a68:	0088 0050 0020 0020 0050 0088 0088 0000     ..P. . .P.......
	...
  406a80:	0000 0088 0088 0088 0050 0050 0020 0020     ........P.P. . .
  406a90:	0020 0000 0000 0000 0000 0000 0000 00fc      ...............
  406aa0:	0004 0008 0010 0020 0040 0080 00fc 0000     ...... .@.......
	...
  406ab8:	0070 0040 0040 0040 0040 0040 0040 0040     p.@.@.@.@.@.@.@.
  406ac8:	0040 0040 0070 0000 0000 0000 0040 0040     @.@.p.......@.@.
  406ad8:	0020 0020 0020 0010 0010 0010 0008 0008      . . ...........
	...
  406af0:	0038 0008 0008 0008 0008 0008 0008 0008     8...............
  406b00:	0008 0008 0038 0000 0000 0000 0010 0028     ....8.........(.
  406b10:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
	...
  406b38:	0038 0000 0000 0000 0000 0000 0000 0020     8............. .
  406b48:	0010 0000 0000 0000 0000 0000 0000 0000     ................
	...
  406b64:	0000 0070 0008 0008 0078 0088 007c 0000     ..p.....x...|...
	...
  406b7c:	0080 0080 0080 00f8 0084 0084 0084 0084     ................
  406b8c:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406b9c:	0000 0078 0080 0080 0080 0080 0078 0000     ..x.........x...
	...
  406bb4:	0004 0004 0004 007c 0084 0084 0084 008c     ......|.........
  406bc4:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
  406bd4:	0000 0078 0084 00fc 0080 0080 007c 0000     ..x.........|...
	...
  406bec:	001c 0020 0020 00fc 0020 0020 0020 0020     .. . ... . . . .
  406bfc:	00fc 0000 0000 0000 0000 0000 0000 0000     ................
  406c0c:	0000 007c 0084 0084 0084 0084 007c 0004     ..|.........|...
  406c1c:	0078 0000 0000 0000 0080 0080 0080 00b8     x...............
  406c2c:	00c4 0084 0084 0084 0084 0000 0000 0000     ................
  406c3c:	0000 0000 0000 0010 0000 0070 0010 0010     ..........p.....
  406c4c:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
  406c5c:	0000 0008 0000 0078 0008 0008 0008 0008     ......x.........
  406c6c:	0008 0008 0008 0070 0000 0000 0080 0080     ......p.........
  406c7c:	0080 0088 0090 00a0 00d0 0088 0088 0000     ................
	...
  406c94:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
  406ca4:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406cb4:	0000 00a4 00fc 00a4 00a4 00a4 00a4 0000     ................
	...
  406cd0:	0000 00b8 00c4 0084 0084 0084 0084 0000     ................
	...
  406cec:	0000 0078 0084 0084 0084 0084 0078 0000     ..x.........x...
	...
  406d08:	0000 00b8 00c4 0084 0084 0084 00f8 0080     ................
  406d18:	0080 0000 0000 0000 0000 0000 0000 007c     ..............|.
  406d28:	0084 0084 0084 0084 007c 0004 0004 0000     ........|.......
	...
  406d40:	0000 00d8 0060 0040 0040 0040 00f0 0000     ....`.@.@.@.....
	...
  406d5c:	0000 0078 0080 0040 0030 0008 00f0 0000     ..x...@.0.......
	...
  406d78:	0020 00fc 0020 0020 0020 0020 001c 0000      ... . . . .....
	...
  406d94:	0000 0088 0088 0088 0088 0088 007c 0000     ............|...
	...
  406db0:	0000 0084 0084 0084 0048 0048 0030 0000     ........H.H.0...
	...
  406dcc:	0000 0088 00a8 00a8 00a8 00a8 0050 0000     ............P...
	...
  406de8:	0000 0088 0050 0020 0020 0050 0088 0000     ....P. . .P.....
	...
  406e04:	0000 0084 0084 0048 0048 0030 0010 0020     ......H.H.0... .
  406e14:	0040 0000 0000 0000 0000 0000 0000 00f8     @...............
  406e24:	0008 0010 0020 0040 00f8 0000 0000 0000     .... .@.........
  406e34:	0000 0000 0010 0020 0020 0010 0020 0020     ...... . ... . .
  406e44:	0010 0020 0020 0010 0000 0000 0000 0000     .. . ...........
  406e54:	0010 0010 0010 0010 0000 0000 0010 0010     ................
  406e64:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
  406e74:	0010 0020 0010 0010 0020 0010 0010 0020     .. ..... ..... .
  406e84:	0000 0000 2020 2020 2020 0020 7245 6f72     ....       .Erro
  406e94:	0000 0000 2e25 6631 0000 0000 2020 2020     ....%.1f....    
  406ea4:	2020 0000                                     ..

00406ea8 <_global_impure_ptr>:
  406ea8:	0030 2040 4e49 0046 6e69 0066 414e 004e     0.@ INF.inf.NAN.
  406eb8:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  406ec8:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  406ed8:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  406ee8:	296c 0000 0030 0000                         l)..0...

00406ef0 <blanks.7223>:
  406ef0:	2020 2020 2020 2020 2020 2020 2020 2020                     

00406f00 <zeroes.7224>:
  406f00:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  406f10:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

00406f20 <__mprec_bigtens>:
  406f20:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  406f30:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  406f40:	bf3c 7f73 4fdd 7515                         <.s..O.u

00406f48 <__mprec_tens>:
  406f48:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  406f58:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  406f68:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  406f78:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  406f88:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  406f98:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  406fa8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  406fb8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  406fc8:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  406fd8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  406fe8:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  406ff8:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  407008:	9db4 79d9 7843 44ea                         ...yCx.D

00407010 <p05.6055>:
  407010:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  407020:	4f50 4953 0058 0000 002e 0000               POSIX.......

0040702c <_ctype_>:
  40702c:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  40703c:	2020 2020 2020 2020 2020 2020 2020 2020                     
  40704c:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  40705c:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  40706c:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  40707c:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  40708c:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  40709c:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  4070ac:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00407130 <_init>:
  407130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407132:	bf00      	nop
  407134:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407136:	bc08      	pop	{r3}
  407138:	469e      	mov	lr, r3
  40713a:	4770      	bx	lr

0040713c <__init_array_start>:
  40713c:	004039cd 	.word	0x004039cd

00407140 <__frame_dummy_init_array_entry>:
  407140:	00400165                                e.@.

00407144 <_fini>:
  407144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407146:	bf00      	nop
  407148:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40714a:	bc08      	pop	{r3}
  40714c:	469e      	mov	lr, r3
  40714e:	4770      	bx	lr

00407150 <__fini_array_start>:
  407150:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 6440 0040 0e0a 7d20               ....@d@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <freq>:
20400020:	e584 469e d658 40c0                         ...FX..@

20400028 <_impure_ptr>:
20400028:	0030 2040 0000 0000                         0.@ ....

20400030 <impure_data>:
20400030:	0000 0000 031c 2040 0384 2040 03ec 2040     ......@ ..@ ..@ 
	...
204000d8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400458 <__atexit_recursive_mutex>:
20400458:	0ce0 2040                                   ..@ 

2040045c <__malloc_av_>:
	...
20400464:	045c 2040 045c 2040 0464 2040 0464 2040     \.@ \.@ d.@ d.@ 
20400474:	046c 2040 046c 2040 0474 2040 0474 2040     l.@ l.@ t.@ t.@ 
20400484:	047c 2040 047c 2040 0484 2040 0484 2040     |.@ |.@ ..@ ..@ 
20400494:	048c 2040 048c 2040 0494 2040 0494 2040     ..@ ..@ ..@ ..@ 
204004a4:	049c 2040 049c 2040 04a4 2040 04a4 2040     ..@ ..@ ..@ ..@ 
204004b4:	04ac 2040 04ac 2040 04b4 2040 04b4 2040     ..@ ..@ ..@ ..@ 
204004c4:	04bc 2040 04bc 2040 04c4 2040 04c4 2040     ..@ ..@ ..@ ..@ 
204004d4:	04cc 2040 04cc 2040 04d4 2040 04d4 2040     ..@ ..@ ..@ ..@ 
204004e4:	04dc 2040 04dc 2040 04e4 2040 04e4 2040     ..@ ..@ ..@ ..@ 
204004f4:	04ec 2040 04ec 2040 04f4 2040 04f4 2040     ..@ ..@ ..@ ..@ 
20400504:	04fc 2040 04fc 2040 0504 2040 0504 2040     ..@ ..@ ..@ ..@ 
20400514:	050c 2040 050c 2040 0514 2040 0514 2040     ..@ ..@ ..@ ..@ 
20400524:	051c 2040 051c 2040 0524 2040 0524 2040     ..@ ..@ $.@ $.@ 
20400534:	052c 2040 052c 2040 0534 2040 0534 2040     ,.@ ,.@ 4.@ 4.@ 
20400544:	053c 2040 053c 2040 0544 2040 0544 2040     <.@ <.@ D.@ D.@ 
20400554:	054c 2040 054c 2040 0554 2040 0554 2040     L.@ L.@ T.@ T.@ 
20400564:	055c 2040 055c 2040 0564 2040 0564 2040     \.@ \.@ d.@ d.@ 
20400574:	056c 2040 056c 2040 0574 2040 0574 2040     l.@ l.@ t.@ t.@ 
20400584:	057c 2040 057c 2040 0584 2040 0584 2040     |.@ |.@ ..@ ..@ 
20400594:	058c 2040 058c 2040 0594 2040 0594 2040     ..@ ..@ ..@ ..@ 
204005a4:	059c 2040 059c 2040 05a4 2040 05a4 2040     ..@ ..@ ..@ ..@ 
204005b4:	05ac 2040 05ac 2040 05b4 2040 05b4 2040     ..@ ..@ ..@ ..@ 
204005c4:	05bc 2040 05bc 2040 05c4 2040 05c4 2040     ..@ ..@ ..@ ..@ 
204005d4:	05cc 2040 05cc 2040 05d4 2040 05d4 2040     ..@ ..@ ..@ ..@ 
204005e4:	05dc 2040 05dc 2040 05e4 2040 05e4 2040     ..@ ..@ ..@ ..@ 
204005f4:	05ec 2040 05ec 2040 05f4 2040 05f4 2040     ..@ ..@ ..@ ..@ 
20400604:	05fc 2040 05fc 2040 0604 2040 0604 2040     ..@ ..@ ..@ ..@ 
20400614:	060c 2040 060c 2040 0614 2040 0614 2040     ..@ ..@ ..@ ..@ 
20400624:	061c 2040 061c 2040 0624 2040 0624 2040     ..@ ..@ $.@ $.@ 
20400634:	062c 2040 062c 2040 0634 2040 0634 2040     ,.@ ,.@ 4.@ 4.@ 
20400644:	063c 2040 063c 2040 0644 2040 0644 2040     <.@ <.@ D.@ D.@ 
20400654:	064c 2040 064c 2040 0654 2040 0654 2040     L.@ L.@ T.@ T.@ 
20400664:	065c 2040 065c 2040 0664 2040 0664 2040     \.@ \.@ d.@ d.@ 
20400674:	066c 2040 066c 2040 0674 2040 0674 2040     l.@ l.@ t.@ t.@ 
20400684:	067c 2040 067c 2040 0684 2040 0684 2040     |.@ |.@ ..@ ..@ 
20400694:	068c 2040 068c 2040 0694 2040 0694 2040     ..@ ..@ ..@ ..@ 
204006a4:	069c 2040 069c 2040 06a4 2040 06a4 2040     ..@ ..@ ..@ ..@ 
204006b4:	06ac 2040 06ac 2040 06b4 2040 06b4 2040     ..@ ..@ ..@ ..@ 
204006c4:	06bc 2040 06bc 2040 06c4 2040 06c4 2040     ..@ ..@ ..@ ..@ 
204006d4:	06cc 2040 06cc 2040 06d4 2040 06d4 2040     ..@ ..@ ..@ ..@ 
204006e4:	06dc 2040 06dc 2040 06e4 2040 06e4 2040     ..@ ..@ ..@ ..@ 
204006f4:	06ec 2040 06ec 2040 06f4 2040 06f4 2040     ..@ ..@ ..@ ..@ 
20400704:	06fc 2040 06fc 2040 0704 2040 0704 2040     ..@ ..@ ..@ ..@ 
20400714:	070c 2040 070c 2040 0714 2040 0714 2040     ..@ ..@ ..@ ..@ 
20400724:	071c 2040 071c 2040 0724 2040 0724 2040     ..@ ..@ $.@ $.@ 
20400734:	072c 2040 072c 2040 0734 2040 0734 2040     ,.@ ,.@ 4.@ 4.@ 
20400744:	073c 2040 073c 2040 0744 2040 0744 2040     <.@ <.@ D.@ D.@ 
20400754:	074c 2040 074c 2040 0754 2040 0754 2040     L.@ L.@ T.@ T.@ 
20400764:	075c 2040 075c 2040 0764 2040 0764 2040     \.@ \.@ d.@ d.@ 
20400774:	076c 2040 076c 2040 0774 2040 0774 2040     l.@ l.@ t.@ t.@ 
20400784:	077c 2040 077c 2040 0784 2040 0784 2040     |.@ |.@ ..@ ..@ 
20400794:	078c 2040 078c 2040 0794 2040 0794 2040     ..@ ..@ ..@ ..@ 
204007a4:	079c 2040 079c 2040 07a4 2040 07a4 2040     ..@ ..@ ..@ ..@ 
204007b4:	07ac 2040 07ac 2040 07b4 2040 07b4 2040     ..@ ..@ ..@ ..@ 
204007c4:	07bc 2040 07bc 2040 07c4 2040 07c4 2040     ..@ ..@ ..@ ..@ 
204007d4:	07cc 2040 07cc 2040 07d4 2040 07d4 2040     ..@ ..@ ..@ ..@ 
204007e4:	07dc 2040 07dc 2040 07e4 2040 07e4 2040     ..@ ..@ ..@ ..@ 
204007f4:	07ec 2040 07ec 2040 07f4 2040 07f4 2040     ..@ ..@ ..@ ..@ 
20400804:	07fc 2040 07fc 2040 0804 2040 0804 2040     ..@ ..@ ..@ ..@ 
20400814:	080c 2040 080c 2040 0814 2040 0814 2040     ..@ ..@ ..@ ..@ 
20400824:	081c 2040 081c 2040 0824 2040 0824 2040     ..@ ..@ $.@ $.@ 
20400834:	082c 2040 082c 2040 0834 2040 0834 2040     ,.@ ,.@ 4.@ 4.@ 
20400844:	083c 2040 083c 2040 0844 2040 0844 2040     <.@ <.@ D.@ D.@ 
20400854:	084c 2040 084c 2040 0854 2040 0854 2040     L.@ L.@ T.@ T.@ 

20400864 <__malloc_sbrk_base>:
20400864:	ffff ffff                                   ....

20400868 <__malloc_trim_threshold>:
20400868:	0000 0002                                   ....

2040086c <__global_locale>:
2040086c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040088c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008ac:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008cc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008ec:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040090c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040092c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040094c:	60e9 0040 5ca9 0040 0000 0000 702c 0040     .`@..\@.....,p@.
2040095c:	7028 0040 6ecc 0040 6ecc 0040 6ecc 0040     (p@..n@..n@..n@.
2040096c:	6ecc 0040 6ecc 0040 6ecc 0040 6ecc 0040     .n@..n@..n@..n@.
2040097c:	6ecc 0040 6ecc 0040 ffff ffff ffff ffff     .n@..n@.........
2040098c:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009b4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
