# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../my_mulitiple_detector.srcs/sources_1/new/my_multiple_detector.vhd" \
"../../../../my_mulitiple_detector.srcs/sim_1/new/tb_my_multiple_detector.vhd" \

# Do not sort compile order
nosort
