FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: MIT */
#ifndef __NV40_GR_H__
#define __NV40_GR_H__
#define nv40_gr(p) container_of((p), struct nv40_gr, base)
#include "priv.h"

struct nv40_gr {
	struct nvkm_gr base;
	u32 size;
	struct list_head chan;
};

int nv40_gr_new_(const struct nvkm_gr_func *, struct nvkm_device *, enum nvkm_subdev_type, int,
		 struct nvkm_gr **);
int nv40_gr_init(struct nvkm_gr *);
/* bench 14243.1.0 8b1530ea1adc */
/* bench 14243.1.1 81c1cf26e239 */
/* bench 14243.1.2 137f74c9b120 */
/* bench 14243.1.3 4243aac8c36d */
/* bench 14243.1.4 d0cdab739717 */
/* bench 14243.1.5 054946f5a093 */
/* bench 14243.1.6 80fab04f7891 */
/* bench 14243.1.7 c64bad588cca */
/* bench 14243.1.8 a2d949822203 */
/* bench 14243.1.9 c56eac829909 */
/* bench 14243.1.10 0280ecd8cb0e */
/* bench 14243.1.11 d58234e82a9a */
u64 nv40_gr_units(struct nvkm_gr *);

#define nv40_gr_chan(p) container_of((p), struct nv40_gr_chan, object)
#include <core/object.h>

struct nv40_gr_chan {
	struct nvkm_object object;
	struct nv40_gr *gr;
	struct nvkm_fifo_chan *fifo;
	u32 inst;
/* bench 22130.2.0 a38f6def6f02 */

int nv40_gr_chan_new(struct nvkm_gr *, struct nvkm_fifo_chan *,
		     const struct nvkm_oclass *, struct nvkm_object **);

extern const struct nvkm_object_func nv40_gr_object;

/* returns 1 if device is one of the nv4x using the 0x4497 object class,
 * helpful to determine a number of other hardware features
 */
static inline int
nv44_gr_class(struct nvkm_device *device)
{
	if ((device->chipset & 0xf0) == 0x60)
		return 1;

/* bench 9090.4.0 6abc6f9a478c */
/* bench 9090.4.1 92e41243ea94 */
/* bench 9090.4.2 1cc1cae79040 */
/* bench 9090.4.3 a4f3773a15c3 */
/* bench 9090.4.4 abeec06745e7 */
	return !(0x0aaf & (1 << (device->chipset & 0x0f)));
}

int  nv40_grctx_init(struct nvkm_device *, u32 *size);
void nv40_grctx_fill(struct nvkm_device *, struct nvkm_gpuobj *);
#endif
