$date
	Mon Jun 16 23:49:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_synchronizer $end
$var wire 4 ! d_out [3:0] $end
$var parameter 32 " CLK_PERIOD $end
$var parameter 32 # WIDTH $end
$var reg 1 $ clk $end
$var reg 4 % d_in [3:0] $end
$var reg 1 & rst_n $end
$scope module ff_sync $end
$var wire 1 $ clk $end
$var wire 4 ' d_in [3:0] $end
$var wire 1 & rst_n $end
$var parameter 32 ( WIDTH $end
$var reg 4 ) d_out [3:0] $end
$var reg 4 * q1 [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b11 #
b1010 "
$end
#0
$dumpvars
bx *
bx )
b0 '
0&
b0 %
0$
bx !
$end
#5000
b0 !
b0 )
b0 *
1$
#10000
0$
#15000
1$
#20000
0$
1&
#25000
1$
#30000
0$
b1010 %
b1010 '
#35000
b1010 *
1$
#40000
0$
#45000
b1010 !
b1010 )
1$
#50000
0$
b11 %
b11 '
#55000
b11 *
1$
#60000
0$
#65000
b11 !
b11 )
1$
#70000
0$
b1111 %
b1111 '
#75000
b1111 *
1$
#76000
b101 %
b101 '
#80000
0$
#85000
b1111 !
b1111 )
b101 *
1$
#90000
0$
#95000
b101 !
b101 )
1$
#96000
b1 %
b1 '
#98000
b10 %
b10 '
#100000
b1110 %
b1110 '
0$
#105000
b1110 *
1$
#110000
0$
#115000
b1110 !
b1110 )
1$
#120000
0$
