# Lab-2-Regfile-design-and-Integration-with-ALU-Datapath
ECE 3710 Lab 2 public repo

Verilog code and Quartus project for Lab 2 assignment. Includes Verilog modules for regfile etc...
Using muxes for implementation
