// EPOS RISC-V IC Mediator Implementation

#include <architecture.h>
#include <machine/machine.h>
#include <machine/ic.h>
#include <machine/timer.h>
#include <process.h>

extern "C" { void _int_entry() __attribute__ ((nothrow, alias("_ZN4EPOS1S2IC5entryEv"))); }
extern "C" { void __exit(); }
extern "C" { static void print_context(); }

__BEGIN_SYS

static CPU::Reg a0;
static CPU::Reg a1;

IC::Interrupt_Handler IC::_int_vector[IC::INTS];

void IC::entry()
{
    // Save context
    CPU::Context::push(true);
    ASM("       la     ra, 1f                   \n"     // set LR to restore context before returning
        "       j      %0                       \n" : : "i"(&dispatch));

    // Entry-point for the dummy contexts used by the first dispatching of newly created threads
    ASM("       .global _int_leave              \n"
        "_int_leave:                            \n"
        "1:                                     \n");
if(Traits<IC>::hysterically_debugged) {
    ASM("       jalr    %0                      \n" : : "r"(print_context));
}

    // Restore context
    CPU::Context::pop(true);
    CPU::iret();
}

void IC::dispatch()
{
    Interrupt_Id id = int_id();

    // Preserve handler's arguments
    a0 = CPU::a0(); // exit passes status through a0
    a1 = CPU::a1(); // syscalls pass messages through a1

    if(((id != INT_SYS_TIMER) && (id != INT_SYSCALL) && ((id == CPU::EXC_IPF) && (CPU::epc() != CPU::Log_Addr(&__exit)))) || Traits<IC>::hysterically_debugged)
        db<IC>(TRC) << "IC::dispatch(i=" << id << ") [sp=" << CPU::sp() << "]" << endl;

    if(multitask) {
        if(id == INT_SYS_TIMER)
            CPU::ecall();  // we can't clear CPU::sipc(CPU::STI) in supervisor mode, so let's ecall int_m2s so it does it for us
    } else {
        // MIP.MTI is a direct logic on (MTIME == MTIMECMP) and reseting the Timer seems to be the only way to clear it
        if(id == INT_SYS_TIMER)
            Timer::reset();
    }

    // Ensure the handler gets the correct arguments
    CPU::a0(a0);
    CPU::a1(a1);
    _int_vector[id](id);

    if(id >= EXCS)
        CPU::fr(0); // tell CPU::Context::pop(true) not to increment PC since it is automatically incremented for hardware interrupts
}

void IC::int_not(Interrupt_Id id)
{
    db<IC>(WRN) << "IC::int_not(i=" << id << ")" << endl;
    if(Traits<Build>::hysterically_debugged)
        Machine::panic();
}

void IC::exception(Interrupt_Id id)
{
    CPU::Log_Addr epc = CPU::epc();
    CPU::Log_Addr sp = CPU::sp();
    CPU::Reg status = CPU::status();
    CPU::Reg cause = CPU::cause();
    CPU::Log_Addr tval = CPU::tval();
    Thread * thread = Thread::self();

    if((id == CPU::EXC_IPF) && (epc == CPU::Log_Addr(&__exit))) { // a page fault on __exit is triggered by MAIN after returing to CRT0
        db<IC, Thread>(TRC) << " => Thread::exit()";
        CPU::a0(a0);
        __exit();
    } else {
        db<IC,System>(WRN) << "IC::Exception(" << id << ") => {" << hex << "thread=" << thread << ",epc=" << epc << ",sp=" << sp << ",status=" << status << ",cause=" << cause << ",tval=" << tval << "}" << dec;

        switch(id) {
        case CPU::EXC_IALIGN: // instruction address misaligned
            db<IC, System>(WRN) << " => unaligned instruction";
            break;
        case CPU::EXC_IFAULT: // instruction access fault
            db<IC, System>(WRN) << " => instruction protection violation";
            break;
        case CPU::EXC_IILLEGAL: // illegal instruction
            db<IC, System>(WRN) << " => illegal instruction";
            break;
        case CPU::EXC_BREAK: // break point
            db<IC, System>(WRN) << " => break point";
            break;
        case CPU::EXC_DRALIGN: // load address misaligned
            db<IC, System>(WRN) << " => unaligned data read";
            break;
        case CPU::EXC_DRFAULT: // load access fault
            db<IC, System>(WRN) << " => data protection violation (read)";
            break;
        case CPU::EXC_DWALIGN: // store/AMO address misaligned
            db<IC, System>(WRN) << " => unaligned data write";
            break;
        case CPU::EXC_DWFAULT: // store/AMO access fault
            db<IC, System>(WRN) << " => data protection violation (write)";
            break;
        case CPU::EXC_ENVU: // ecall from user-mode
        case CPU::EXC_ENVS: // ecall from supervisor-mode
        case CPU::EXC_ENVH: // reserved
        case CPU::EXC_ENVM: // reserved
            db<IC, System>(WRN) << " => bad ecall";
            break;
        case CPU::EXC_IPF: // Instruction page fault
            db<IC, System>(WRN) << " => instruction page fault";
            break;
        case CPU::EXC_DRPF: // load page fault
        case CPU::EXC_RES: // reserved
        case CPU::EXC_DWPF: // store/AMO page fault
            db<IC, System>(WRN) << " => data page fault";
            break;
        default:
            int_not(id);
            break;
        }

        db<IC, System>(WRN) << endl;

        if(Traits<Build>::hysterically_debugged)
            db<IC, System>(ERR) << "Exception stopped execution due to hysterically debugging!" << endl;
    }

    CPU::fr(4); // since exceptions do not increment PC, tell CPU::Context::pop(true) to perform PC = PC + 4 on return
}

__END_SYS

static void print_context() {
    __USING_SYS
    db<IC, System>(TRC) << "IC::leave:ctx=" << /**static_cast<CPU::Context *>(CPU::sp() + 32) << */endl;
    CPU::fr(0);
}

