
---------- Begin Simulation Statistics ----------
host_inst_rate                                 973148                       # Simulator instruction rate (inst/s)
host_mem_usage                                 387552                       # Number of bytes of host memory used
host_seconds                                   180.56                       # Real time elapsed on the host
host_tick_rate                            13280028566                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   175709676                       # Number of instructions simulated
sim_seconds                                  2.397819                       # Number of seconds simulated
sim_ticks                                2397819010000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0       164278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total       164278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0 10115.496873                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency  7115.496873                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0       149888                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total       149888                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency    145562000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.087595                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0        14390                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total        14390                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency    102392000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.087595                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses        14390                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0      10571468                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     10571468                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 18047.322527                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 15047.320372                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0           9179129                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total       9179129                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency  25127991000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.131707                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0         1392339                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total      1392339                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency  20950971000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.131707                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses       1392339                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency    662054000                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0       123257                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total       123257                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0 34449.300943                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency 31548.795826                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0       101728                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total       101728                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency    741659000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.174668                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0        21529                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total        21529                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency    677258000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.174165                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses        21467                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0      4665382                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total      4665382                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 52652.676925                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 49652.676925                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0          4434296                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total      4434296                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency  12167296500                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.049532                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0         231086                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total       231086                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency  11474038500                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.049532                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses       231086                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency   1751813500                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs                 9.027236                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0       15236850                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     15236850                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 22973.212498                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 19973.210650                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0           13613425                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       13613425                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency   37295287500                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.106546                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0          1623425                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total      1623425                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency  32425009500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.106546                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses        1623425                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.964999                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.000029                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          988.158690                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1           -0.029361                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0      15236850                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     15236850                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 22973.212498                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 19973.210650                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0          13613425                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total      13613425                       # number of overall hits
system.cpu00.dcache.overall_miss_latency  37295287500                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.106546                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0         1623425                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total      1623425                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency  32425009500                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.106546                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses       1623425                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency   2413867500                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements              1529132                       # number of replacements
system.cpu00.dcache.sampled_refs              1529132                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              988.129328                       # Cycle average of tags in use
system.cpu00.dcache.total_refs               13803835                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle            131345000                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                 222950                       # number of writebacks
system.cpu00.dtb.data_accesses                   1550                       # DTB accesses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_hits                   15523184                       # DTB hits
system.cpu00.dtb.data_misses                       46                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                   1042                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                   10730759                       # DTB read hits
system.cpu00.dtb.read_misses                       44                       # DTB read misses
system.cpu00.dtb.write_accesses                   508                       # DTB write accesses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_hits                   4792425                       # DTB write hits
system.cpu00.dtb.write_misses                       2                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0      62034542                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total     62034542                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 14980.484448                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 11975.901220                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0          61528894                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total      61528894                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency   7574852000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.008151                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0          505648                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total       505648                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency   6055590500                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.008151                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses        505648                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs               121.576493                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0       62034542                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total     62034542                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 14980.484448                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 11975.901220                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0           61528894                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total       61528894                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency    7574852000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.008151                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0           505648                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total       505648                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency   6055590500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.008151                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses         505648                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                 0.997879                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0          510.913862                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0      62034542                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total     62034542                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 14980.484448                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 11975.901220                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0          61528894                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total      61528894                       # number of overall hits
system.cpu00.icache.overall_miss_latency   7574852000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.008151                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0          505648                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total       505648                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency   6055590500                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.008151                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses        505648                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements               505134                       # number of replacements
system.cpu00.icache.sampled_refs               505134                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse              510.913862                       # Cycle average of tags in use
system.cpu00.icache.total_refs               61412420                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle          24192609000                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.948450                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses               1537641                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                   1537617                       # ITB hits
system.cpu00.itb.fetch_misses                      24                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu00.kern.callpal::wripir                1859      1.33%      1.34% # number of callpals executed
system.cpu00.kern.callpal::wrmces                   1      0.00%      1.34% # number of callpals executed
system.cpu00.kern.callpal::wrfen                    1      0.00%      1.34% # number of callpals executed
system.cpu00.kern.callpal::wrvptptr                 1      0.00%      1.34% # number of callpals executed
system.cpu00.kern.callpal::swpctx                2049      1.47%      2.81% # number of callpals executed
system.cpu00.kern.callpal::tbi                      1      0.00%      2.81% # number of callpals executed
system.cpu00.kern.callpal::wrent                    7      0.01%      2.81% # number of callpals executed
system.cpu00.kern.callpal::swpipl              126687     90.96%     93.77% # number of callpals executed
system.cpu00.kern.callpal::rdps                  5206      3.74%     97.51% # number of callpals executed
system.cpu00.kern.callpal::wrkgp                    1      0.00%     97.51% # number of callpals executed
system.cpu00.kern.callpal::rdusp                    2      0.00%     97.51% # number of callpals executed
system.cpu00.kern.callpal::whami                    2      0.00%     97.51% # number of callpals executed
system.cpu00.kern.callpal::rti                   3457      2.48%    100.00% # number of callpals executed
system.cpu00.kern.callpal::callsys                  4      0.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::imb                      2      0.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total               139281                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                   142634                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                   7313                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                  51717     38.76%     38.76% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    14      0.01%     38.77% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                  2439      1.83%     40.60% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                   829      0.62%     41.22% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                 78427     58.78%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total             133426                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                   51536     48.84%     48.84% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     14      0.01%     48.85% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                   2439      2.31%     51.16% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                    829      0.79%     51.95% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                  50708     48.05%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total              105526                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           2348385551500     97.95%     97.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               6750000      0.00%     97.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22             994092000      0.04%     97.99% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30             644984500      0.03%     98.02% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31           47433481000      1.98%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       2397464859000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                0.996500                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.646563                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                 5                      
system.cpu00.kern.mode_good::user                   5                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel            5337                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 5                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel     0.000937                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel     2367987280000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user           16497000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                   2050                       # number of times the context was actually changed
system.cpu00.kern.syscall::3                        1     33.33%     33.33% # number of syscalls executed
system.cpu00.kern.syscall::45                       1     33.33%     66.67% # number of syscalls executed
system.cpu00.kern.syscall::71                       1     33.33%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    3                       # number of syscalls executed
system.cpu00.not_idle_fraction               0.051550                       # Percentage of non-idle cycles
system.cpu00.numCycles                     4794929746                       # number of cpu cycles simulated
system.cpu00.num_insts                       62034496                       # Number of instructions executed
system.cpu00.num_refs                        15596939                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0        54112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total        54112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0  7075.394361                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency  4075.394361                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0        38010                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total        38010                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency    113928000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.297568                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0        16102                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total        16102                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency     65622000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.297568                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses        16102                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0       4638571                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      4638571                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0  8217.018986                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency  5217.018986                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu01.dcache.ReadReq_hits::0           4403557                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       4403557                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency   1931114500                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.050665                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0          235014                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       235014                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency   1226072500                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.050665                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses        235014                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_uncacheable_latency       524000                       # number of ReadReq MSHR uncacheable cycles
system.cpu01.dcache.StoreCondReq_accesses::0        50217                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total        50217                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0 21570.259466                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency 18635.534877                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0        23701                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total        23701                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency    571957000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.528028                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0        26516                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total        26516                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency    492649000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.526435                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses        26436                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0      2416655                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total      2416655                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 44186.951417                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 41186.951417                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0          2294864                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total      2294864                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency   5381573000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.050397                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0         121791                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total       121791                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency   5016200000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.050397                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses       121791                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency   1036623500                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs                28.981595                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0        7055226                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      7055226                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 20494.913188                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 17494.913188                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0            6698421                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        6698421                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency    7312687500                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.050573                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0           356805                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       356805                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency   6242272500                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.050573                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses         356805                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.570046                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          583.726679                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0       7055226                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      7055226                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 20494.913188                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 17494.913188                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0           6698421                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total       6698421                       # number of overall hits
system.cpu01.dcache.overall_miss_latency   7312687500                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.050573                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0          356805                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total       356805                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency   6242272500                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.050573                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses        356805                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency   1037147500                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements               218577                       # number of replacements
system.cpu01.dcache.sampled_refs               218577                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              583.726679                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                6334710                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                  53998                       # number of writebacks
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_hits                    7139580                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                    4677023                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_hits                   2462557                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0      23444724                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total     23444724                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 14423.661075                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 11421.993154                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0          23226788                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total      23226788                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency   3143435000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.009296                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0          217936                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total       217936                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency   2489263500                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.009296                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses        217936                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs                71.178794                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0       23444724                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total     23444724                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 14423.661075                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 11421.993154                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0           23226788                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total       23226788                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency    3143435000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.009296                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0           217936                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total       217936                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency   2489263500                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.009296                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses         217936                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                 0.965143                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0          494.153350                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0      23444724                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total     23444724                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 14423.661075                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 11421.993154                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0          23226788                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total      23226788                       # number of overall hits
system.cpu01.icache.overall_miss_latency   3143435000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.009296                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0          217936                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total       217936                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency   2489263500                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.009296                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses        217936                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements               217434                       # number of replacements
system.cpu01.icache.sampled_refs               217434                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse              494.153350                       # Cycle average of tags in use
system.cpu01.icache.total_refs               15476690                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.982409                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses               1102890                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                   1102890                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu01.kern.callpal::wripir                1546      1.91%      1.92% # number of callpals executed
system.cpu01.kern.callpal::wrmces                   1      0.00%      1.92% # number of callpals executed
system.cpu01.kern.callpal::wrfen                    1      0.00%      1.92% # number of callpals executed
system.cpu01.kern.callpal::swpctx                3132      3.88%      5.80% # number of callpals executed
system.cpu01.kern.callpal::wrent                    7      0.01%      5.81% # number of callpals executed
system.cpu01.kern.callpal::swpipl               66314     82.13%     87.93% # number of callpals executed
system.cpu01.kern.callpal::rdps                  4862      6.02%     93.96% # number of callpals executed
system.cpu01.kern.callpal::wrkgp                    1      0.00%     93.96% # number of callpals executed
system.cpu01.kern.callpal::whami                    3      0.00%     93.96% # number of callpals executed
system.cpu01.kern.callpal::rti                   4876      6.04%    100.00% # number of callpals executed
system.cpu01.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                80745                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                    84819                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                   4157                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                  28276     37.57%     37.57% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                  2431      3.23%     40.80% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                  1641      2.18%     42.98% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                 42915     57.02%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total              75263                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                   27472     47.88%     47.88% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                   2431      4.24%     52.12% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                   1641      2.86%     54.98% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                  25831     45.02%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total               57375                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           2348464317500     97.96%     97.96% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22             981992500      0.04%     98.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30             996749000      0.04%     98.04% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31           47020568000      1.96%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       2397463627000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                0.971566                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.601911                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel              1564                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                1564                      
system.cpu01.kern.mode_switch::kernel            1593                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle              5614                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel     0.981795                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.278589                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel      32217928000      1.37%      1.37% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0      0.00%      1.37% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle       2324810499000     98.63%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                   3133                       # number of times the context was actually changed
system.cpu01.not_idle_fraction               0.017591                       # Percentage of non-idle cycles
system.cpu01.numCycles                     4794927282                       # number of cpu cycles simulated
system.cpu01.num_insts                       23444724                       # Number of instructions executed
system.cpu01.num_refs                         7175081                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0       105272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total       105272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0  8645.616486                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency  5645.616486                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0        90957                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        90957                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency    123762000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.135981                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0        14315                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        14315                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency     80817000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.135981                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses        14315                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0       4734136                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      4734136                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 13408.957561                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency 10408.881333                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu02.dcache.ReadReq_hits::0           4517682                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       4517682                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency   2902422500                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.045722                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0          216454                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       216454                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency   2253044000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.045722                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses        216454                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_uncacheable_latency    379318000                       # number of ReadReq MSHR uncacheable cycles
system.cpu02.dcache.StoreCondReq_accesses::0        77593                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        77593                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0 24626.735551                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency 21698.510363                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0        52817                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total        52817                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency    610152000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.319307                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0        24776                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total        24776                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency    536040000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.318379                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses        24704                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0      2720779                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      2720779                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0 36093.409760                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency 33093.409760                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0          2595867                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      2595867                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency   4508500000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.045910                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0         124912                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total       124912                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency   4133764000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.045910                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses       124912                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency   1349680000                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs                28.825285                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0        7454915                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      7454915                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 21709.609334                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 18709.560999                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0            7113549                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        7113549                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency    7410922500                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.045791                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0           341366                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       341366                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency   6386808000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.045791                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses         341366                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.930420                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          952.750556                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0       7454915                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      7454915                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 21709.609334                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 18709.560999                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0           7113549                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total       7113549                       # number of overall hits
system.cpu02.dcache.overall_miss_latency   7410922500                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.045791                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0          341366                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total       341366                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency   6386808000                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.045791                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses        341366                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency   1728998000                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements               253790                       # number of replacements
system.cpu02.dcache.sampled_refs               253790                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              952.750556                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                7315569                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle         2354739828000                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                 115016                       # number of writebacks
system.cpu02.dtb.data_accesses                 549122                       # DTB accesses
system.cpu02.dtb.data_acv                          56                       # DTB access violations
system.cpu02.dtb.data_hits                    7633527                       # DTB hits
system.cpu02.dtb.data_misses                     4627                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                 410715                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                    4831490                       # DTB read hits
system.cpu02.dtb.read_misses                     4190                       # DTB read misses
system.cpu02.dtb.write_accesses                138407                       # DTB write accesses
system.cpu02.dtb.write_acv                         56                       # DTB write access violations
system.cpu02.dtb.write_hits                   2802037                       # DTB write hits
system.cpu02.dtb.write_misses                     437                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0      24966796                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total     24966796                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0 15124.213585                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency 12122.239488                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0          24516970                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total      24516970                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency   6803264500                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.018017                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0          449826                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total       449826                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency   5452898500                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.018017                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses        449826                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs                54.477163                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0       24966796                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total     24966796                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0 15124.213585                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency 12122.239488                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0           24516970                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total       24516970                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency    6803264500                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.018017                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0           449826                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total       449826                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency   5452898500                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.018017                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses         449826                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                 0.971934                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0          497.630045                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0      24966796                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total     24966796                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0 15124.213585                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency 12122.239488                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0          24516970                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total      24516970                       # number of overall hits
system.cpu02.icache.overall_miss_latency   6803264500                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.018017                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0          449826                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total       449826                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency   5452898500                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.018017                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses        449826                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements               449211                       # number of replacements
system.cpu02.icache.sampled_refs               449211                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse              497.630045                       # Cycle average of tags in use
system.cpu02.icache.total_refs               24471741                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle         2352480895000                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.979782                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses               2683289                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                   2680912                       # ITB hits
system.cpu02.itb.fetch_misses                    2377                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu02.kern.callpal::wripir                 862      0.79%      0.80% # number of callpals executed
system.cpu02.kern.callpal::wrmces                   1      0.00%      0.80% # number of callpals executed
system.cpu02.kern.callpal::wrfen                    1      0.00%      0.80% # number of callpals executed
system.cpu02.kern.callpal::swpctx                1804      1.66%      2.46% # number of callpals executed
system.cpu02.kern.callpal::tbi                     12      0.01%      2.47% # number of callpals executed
system.cpu02.kern.callpal::wrent                    7      0.01%      2.48% # number of callpals executed
system.cpu02.kern.callpal::swpipl               94917     87.54%     90.01% # number of callpals executed
system.cpu02.kern.callpal::rdps                  5863      5.41%     95.42% # number of callpals executed
system.cpu02.kern.callpal::wrkgp                    1      0.00%     95.42% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    2      0.00%     95.42% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    6      0.01%     95.43% # number of callpals executed
system.cpu02.kern.callpal::whami                    3      0.00%     95.43% # number of callpals executed
system.cpu02.kern.callpal::rti                   4636      4.28%     99.71% # number of callpals executed
system.cpu02.kern.callpal::callsys                210      0.19%     99.90% # number of callpals executed
system.cpu02.kern.callpal::imb                    106      0.10%    100.00% # number of callpals executed
system.cpu02.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total               108433                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                   118898                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                   4548                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                  35207     34.20%     34.20% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                   234      0.23%     34.42% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                  2430      2.36%     36.78% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                   740      0.72%     37.50% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                 64346     62.50%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total             102957                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                   34569     48.14%     48.14% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                    234      0.33%     48.47% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                   2430      3.38%     51.85% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                    740      1.03%     52.88% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                  33831     47.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total               71804                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           2347873440000     97.93%     97.93% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21             121418000      0.01%     97.94% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22             969559000      0.04%     97.98% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30             510020500      0.02%     98.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31           47989161500      2.00%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       2397463599000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.981879                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.525767                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel               598                      
system.cpu02.kern.mode_good::user                 598                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel            5813                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               598                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel     0.102873                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel     2388893108000     99.88%     99.88% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user         2803379000      0.12%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                   1805                       # number of times the context was actually changed
system.cpu02.kern.syscall::2                        6      4.80%      4.80% # number of syscalls executed
system.cpu02.kern.syscall::3                       12      9.60%     14.40% # number of syscalls executed
system.cpu02.kern.syscall::4                        4      3.20%     17.60% # number of syscalls executed
system.cpu02.kern.syscall::6                       12      9.60%     27.20% # number of syscalls executed
system.cpu02.kern.syscall::17                       8      6.40%     33.60% # number of syscalls executed
system.cpu02.kern.syscall::19                       7      5.60%     39.20% # number of syscalls executed
system.cpu02.kern.syscall::20                       3      2.40%     41.60% # number of syscalls executed
system.cpu02.kern.syscall::23                       1      0.80%     42.40% # number of syscalls executed
system.cpu02.kern.syscall::24                       3      2.40%     44.80% # number of syscalls executed
system.cpu02.kern.syscall::33                       6      4.80%     49.60% # number of syscalls executed
system.cpu02.kern.syscall::45                      20     16.00%     65.60% # number of syscalls executed
system.cpu02.kern.syscall::47                       3      2.40%     68.00% # number of syscalls executed
system.cpu02.kern.syscall::48                       3      2.40%     70.40% # number of syscalls executed
system.cpu02.kern.syscall::54                       3      2.40%     72.80% # number of syscalls executed
system.cpu02.kern.syscall::58                       1      0.80%     73.60% # number of syscalls executed
system.cpu02.kern.syscall::71                      16     12.80%     86.40% # number of syscalls executed
system.cpu02.kern.syscall::73                       3      2.40%     88.80% # number of syscalls executed
system.cpu02.kern.syscall::74                       4      3.20%     92.00% # number of syscalls executed
system.cpu02.kern.syscall::87                       1      0.80%     92.80% # number of syscalls executed
system.cpu02.kern.syscall::90                       1      0.80%     93.60% # number of syscalls executed
system.cpu02.kern.syscall::92                       4      3.20%     96.80% # number of syscalls executed
system.cpu02.kern.syscall::97                       1      0.80%     97.60% # number of syscalls executed
system.cpu02.kern.syscall::98                       1      0.80%     98.40% # number of syscalls executed
system.cpu02.kern.syscall::132                      1      0.80%     99.20% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      0.80%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                  125                       # number of syscalls executed
system.cpu02.not_idle_fraction               0.020218                       # Percentage of non-idle cycles
system.cpu02.numCycles                     4794927226                       # number of cpu cycles simulated
system.cpu02.num_insts                       24962113                       # Number of instructions executed
system.cpu02.num_refs                         7669193                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0        37986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        37986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0 10310.856865                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency  7310.856865                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0        33878                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total        33878                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency     42357000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.108145                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0         4108                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total         4108                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency     30033000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.108145                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses         4108                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0       1756025                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      1756025                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0 12933.760404                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency  9933.665984                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu03.dcache.ReadReq_hits::0           1687184                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       1687184                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency    890373000                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.039203                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0           68841                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        68841                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency    683843500                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.039203                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses         68841                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_uncacheable_latency     28284500                       # number of ReadReq MSHR uncacheable cycles
system.cpu03.dcache.StoreCondReq_accesses::0        25754                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        25754                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0 25855.824176                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency 23330.349150                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0        18929                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total        18929                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency    176466000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.265007                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0         6825                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total         6825                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency    156360000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.260231                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses         6702                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0       980438                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       980438                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0 38731.708754                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency 35731.708754                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0           946501                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       946501                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency   1314438000                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.034614                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0          33937                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        33937                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency   1212627000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.034614                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses        33937                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency    761708000                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs                38.603135                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0        2736463                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      2736463                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 21452.168752                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency 18452.105509                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0            2633685                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        2633685                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency    2204811000                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.037559                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0           102778                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       102778                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency   1896470500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.037559                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses         102778                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.872419                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          893.356558                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0       2736463                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      2736463                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 21452.168752                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency 18452.105509                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0           2633685                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total       2633685                       # number of overall hits
system.cpu03.dcache.overall_miss_latency   2204811000                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.037559                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0          102778                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total       102778                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency   1896470500                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.037559                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses        102778                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency    789992500                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                67935                       # number of replacements
system.cpu03.dcache.sampled_refs                67935                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              893.356558                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                2622504                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle         2367404344000                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                  27849                       # number of writebacks
system.cpu03.dtb.data_accesses                  37734                       # DTB accesses
system.cpu03.dtb.data_acv                         125                       # DTB access violations
system.cpu03.dtb.data_hits                    2797084                       # DTB hits
system.cpu03.dtb.data_misses                     2692                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                  25874                       # DTB read accesses
system.cpu03.dtb.read_acv                          72                       # DTB read access violations
system.cpu03.dtb.read_hits                    1788889                       # DTB read hits
system.cpu03.dtb.read_misses                     2430                       # DTB read misses
system.cpu03.dtb.write_accesses                 11860                       # DTB write accesses
system.cpu03.dtb.write_acv                         53                       # DTB write access violations
system.cpu03.dtb.write_hits                   1008195                       # DTB write hits
system.cpu03.dtb.write_misses                     262                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0       8511410                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      8511410                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0 15421.093166                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency 12419.899196                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0           8401692                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       8401692                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency   1691971500                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.012891                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0          109718                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total       109718                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency   1362686500                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.012891                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses        109718                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs                76.427650                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0        8511410                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      8511410                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0 15421.093166                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency 12419.899196                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0            8401692                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        8401692                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency    1691971500                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.012891                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0           109718                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total       109718                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency   1362686500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.012891                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses         109718                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                 0.967155                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0          495.183208                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0       8511410                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      8511410                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0 15421.093166                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency 12419.899196                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0           8401692                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total       8401692                       # number of overall hits
system.cpu03.icache.overall_miss_latency   1691971500                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.012891                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0          109718                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total       109718                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency   1362686500                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.012891                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses        109718                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements               109192                       # number of replacements
system.cpu03.icache.sampled_refs               109192                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse              495.183208                       # Cycle average of tags in use
system.cpu03.icache.total_refs                8345288                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle         2359759480000                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.993326                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses                880243                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                    879257                       # ITB hits
system.cpu03.itb.fetch_misses                     986                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu03.kern.callpal::wripir                 136      0.24%      0.25% # number of callpals executed
system.cpu03.kern.callpal::wrmces                   1      0.00%      0.25% # number of callpals executed
system.cpu03.kern.callpal::wrfen                    1      0.00%      0.25% # number of callpals executed
system.cpu03.kern.callpal::swpctx                 721      1.29%      1.54% # number of callpals executed
system.cpu03.kern.callpal::tbi                     29      0.05%      1.59% # number of callpals executed
system.cpu03.kern.callpal::wrent                    7      0.01%      1.61% # number of callpals executed
system.cpu03.kern.callpal::swpipl               46369     83.06%     84.67% # number of callpals executed
system.cpu03.kern.callpal::rdps                  5120      9.17%     93.84% # number of callpals executed
system.cpu03.kern.callpal::wrkgp                    1      0.00%     93.84% # number of callpals executed
system.cpu03.kern.callpal::wrusp                    1      0.00%     93.84% # number of callpals executed
system.cpu03.kern.callpal::rdusp                    1      0.00%     93.85% # number of callpals executed
system.cpu03.kern.callpal::whami                    3      0.01%     93.85% # number of callpals executed
system.cpu03.kern.callpal::rti                   3303      5.92%     99.77% # number of callpals executed
system.cpu03.kern.callpal::callsys                106      0.19%     99.96% # number of callpals executed
system.cpu03.kern.callpal::imb                     22      0.04%    100.00% # number of callpals executed
system.cpu03.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                55823                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                    62307                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                   2946                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                  16137     30.82%     30.82% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                  2430      4.64%     35.47% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                   249      0.48%     35.94% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                 33536     64.06%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total              52352                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                   16001     46.47%     46.47% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                   2430      7.06%     53.53% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                    249      0.72%     54.25% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                  15752     45.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total               34432                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           2363029110500     98.56%     98.56% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22             951606500      0.04%     98.60% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30             165576000      0.01%     98.61% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31           33317150000      1.39%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       2397463443000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                0.991572                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.469704                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel               488                      
system.cpu03.kern.mode_good::user                 488                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel            3894                       # number of protection mode switches
system.cpu03.kern.mode_switch::user               488                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel     0.125321                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel     2391465544000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user          357051000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                    722                       # number of times the context was actually changed
system.cpu03.kern.syscall::2                        1      1.61%      1.61% # number of syscalls executed
system.cpu03.kern.syscall::3                        3      4.84%      6.45% # number of syscalls executed
system.cpu03.kern.syscall::6                       15     24.19%     30.65% # number of syscalls executed
system.cpu03.kern.syscall::12                       1      1.61%     32.26% # number of syscalls executed
system.cpu03.kern.syscall::17                       1      1.61%     33.87% # number of syscalls executed
system.cpu03.kern.syscall::33                       1      1.61%     35.48% # number of syscalls executed
system.cpu03.kern.syscall::41                       2      3.23%     38.71% # number of syscalls executed
system.cpu03.kern.syscall::45                      10     16.13%     54.84% # number of syscalls executed
system.cpu03.kern.syscall::48                       5      8.06%     62.90% # number of syscalls executed
system.cpu03.kern.syscall::54                       6      9.68%     72.58% # number of syscalls executed
system.cpu03.kern.syscall::59                       4      6.45%     79.03% # number of syscalls executed
system.cpu03.kern.syscall::71                       6      9.68%     88.71% # number of syscalls executed
system.cpu03.kern.syscall::74                       2      3.23%     91.94% # number of syscalls executed
system.cpu03.kern.syscall::90                       1      1.61%     93.55% # number of syscalls executed
system.cpu03.kern.syscall::92                       2      3.23%     96.77% # number of syscalls executed
system.cpu03.kern.syscall::147                      2      3.23%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                   62                       # number of syscalls executed
system.cpu03.not_idle_fraction               0.006674                       # Percentage of non-idle cycles
system.cpu03.numCycles                     4794926914                       # number of cpu cycles simulated
system.cpu03.num_insts                        8508593                       # Number of instructions executed
system.cpu03.num_refs                         2813011                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0        24036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total        24036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0 18579.104478                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency 15579.104478                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0        22696                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total        22696                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency     24896000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.055750                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0         1340                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total         1340                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency     20876000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.055750                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses         1340                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0       1412492                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      1412492                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 18980.575817                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 15980.575817                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu04.dcache.ReadReq_hits::0           1363275                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       1363275                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency    934167000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.034844                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0           49217                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        49217                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency    786516000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.034844                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses         49217                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_uncacheable_latency     10545000                       # number of ReadReq MSHR uncacheable cycles
system.cpu04.dcache.StoreCondReq_accesses::0        14631                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total        14631                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0 42586.484312                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency 41784.263959                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0        12145                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total        12145                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency    105870000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.169913                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0         2486                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total         2486                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency     98778000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.161575                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses         2364                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0       762904                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       762904                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 53329.929768                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 50329.929768                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0           744394                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       744394                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency    987137000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.024263                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0          18510                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        18510                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency    931607000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.024263                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses        18510                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency    657636500                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs                42.251454                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0        2175396                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      2175396                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0 28368.361215                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency 25368.361215                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0            2107669                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        2107669                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency    1921304000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.031133                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0            67727                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        67727                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency   1718123000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.031133                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses          67727                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.474055                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          485.432190                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0       2175396                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      2175396                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0 28368.361215                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency 25368.361215                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0           2107669                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total       2107669                       # number of overall hits
system.cpu04.dcache.overall_miss_latency   1921304000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.031133                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0           67727                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total        67727                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency   1718123000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.031133                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses         67727                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency    668181500                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                49850                       # number of replacements
system.cpu04.dcache.sampled_refs                49850                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              485.432190                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                2106235                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle         2368857052000                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                  17994                       # number of writebacks
system.cpu04.dtb.data_accesses                 303707                       # DTB accesses
system.cpu04.dtb.data_acv                          51                       # DTB access violations
system.cpu04.dtb.data_hits                    2212932                       # DTB hits
system.cpu04.dtb.data_misses                     3483                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                 211522                       # DTB read accesses
system.cpu04.dtb.read_acv                          14                       # DTB read access violations
system.cpu04.dtb.read_hits                    1433226                       # DTB read hits
system.cpu04.dtb.read_misses                     3189                       # DTB read misses
system.cpu04.dtb.write_accesses                 92185                       # DTB write accesses
system.cpu04.dtb.write_acv                         37                       # DTB write access violations
system.cpu04.dtb.write_hits                    779706                       # DTB write hits
system.cpu04.dtb.write_misses                     294                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0       6654413                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      6654413                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0 17343.802112                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency 14342.704280                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0           6618433                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       6618433                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency    624030000                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.005407                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0           35980                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total        35980                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency    516050500                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.005407                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses         35980                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs               186.083893                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0        6654413                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      6654413                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0 17343.802112                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency 14342.704280                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0            6618433                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        6618433                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency     624030000                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.005407                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0            35980                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total        35980                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency    516050500                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.005407                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses          35980                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                 0.794692                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0          406.882524                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0       6654413                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      6654413                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0 17343.802112                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency 14342.704280                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0           6618433                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total       6618433                       # number of overall hits
system.cpu04.icache.overall_miss_latency    624030000                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.005407                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0           35980                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total        35980                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency    516050500                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.005407                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses         35980                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                35426                       # number of replacements
system.cpu04.icache.sampled_refs                35426                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse              406.882524                       # Cycle average of tags in use
system.cpu04.icache.total_refs                6592208                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle         2369076903000                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.994948                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses               1529302                       # ITB accesses
system.cpu04.itb.fetch_acv                          1                       # ITB acv
system.cpu04.itb.fetch_hits                   1527959                       # ITB hits
system.cpu04.itb.fetch_misses                    1343                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu04.kern.callpal::wripir                  46      0.11%      0.11% # number of callpals executed
system.cpu04.kern.callpal::wrmces                   1      0.00%      0.11% # number of callpals executed
system.cpu04.kern.callpal::wrfen                    1      0.00%      0.11% # number of callpals executed
system.cpu04.kern.callpal::swpctx                 374      0.86%      0.97% # number of callpals executed
system.cpu04.kern.callpal::tbi                     13      0.03%      1.00% # number of callpals executed
system.cpu04.kern.callpal::wrent                    7      0.02%      1.02% # number of callpals executed
system.cpu04.kern.callpal::swpipl               35011     80.43%     81.45% # number of callpals executed
system.cpu04.kern.callpal::rdps                  4902     11.26%     92.71% # number of callpals executed
system.cpu04.kern.callpal::wrkgp                    1      0.00%     92.71% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    3      0.01%     92.72% # number of callpals executed
system.cpu04.kern.callpal::whami                    3      0.01%     92.72% # number of callpals executed
system.cpu04.kern.callpal::rti                   2990      6.87%     99.59% # number of callpals executed
system.cpu04.kern.callpal::callsys                131      0.30%     99.89% # number of callpals executed
system.cpu04.kern.callpal::imb                     45      0.10%    100.00% # number of callpals executed
system.cpu04.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                43530                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                    50926                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                   2722                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                  11281     27.84%     27.84% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                  2429      5.99%     33.84% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    87      0.21%     34.05% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                 26721     65.95%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total              40518                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                   11271     45.14%     45.14% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                   2429      9.73%     54.86% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     87      0.35%     55.21% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                  11184     44.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total               24971                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           2365922594000     98.68%     98.68% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22             942802000      0.04%     98.72% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              58336000      0.00%     98.73% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31           30545964000      1.27%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       2397469696000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.999114                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.418547                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel               465                      
system.cpu04.kern.mode_good::user                 465                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel            3366                       # number of protection mode switches
system.cpu04.kern.mode_switch::user               465                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel     0.138146                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel     2391642258000     99.93%     99.93% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user         1762316000      0.07%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                    375                       # number of times the context was actually changed
system.cpu04.kern.syscall::3                       10      9.90%      9.90% # number of syscalls executed
system.cpu04.kern.syscall::6                       10      9.90%     19.80% # number of syscalls executed
system.cpu04.kern.syscall::15                       1      0.99%     20.79% # number of syscalls executed
system.cpu04.kern.syscall::17                       5      4.95%     25.74% # number of syscalls executed
system.cpu04.kern.syscall::20                       1      0.99%     26.73% # number of syscalls executed
system.cpu04.kern.syscall::23                       3      2.97%     29.70% # number of syscalls executed
system.cpu04.kern.syscall::24                       3      2.97%     32.67% # number of syscalls executed
system.cpu04.kern.syscall::33                       3      2.97%     35.64% # number of syscalls executed
system.cpu04.kern.syscall::45                      18     17.82%     53.47% # number of syscalls executed
system.cpu04.kern.syscall::47                       3      2.97%     56.44% # number of syscalls executed
system.cpu04.kern.syscall::59                       2      1.98%     58.42% # number of syscalls executed
system.cpu04.kern.syscall::71                      27     26.73%     85.15% # number of syscalls executed
system.cpu04.kern.syscall::74                       9      8.91%     94.06% # number of syscalls executed
system.cpu04.kern.syscall::92                       1      0.99%     95.05% # number of syscalls executed
system.cpu04.kern.syscall::97                       1      0.99%     96.04% # number of syscalls executed
system.cpu04.kern.syscall::98                       1      0.99%     97.03% # number of syscalls executed
system.cpu04.kern.syscall::132                      3      2.97%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                  101                       # number of syscalls executed
system.cpu04.not_idle_fraction               0.005052                       # Percentage of non-idle cycles
system.cpu04.numCycles                     4794939420                       # number of cpu cycles simulated
system.cpu04.num_insts                        6650879                       # Number of instructions executed
system.cpu04.num_refs                         2224497                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0        33592                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total        33592                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0 19337.006428                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency 16337.006428                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0        32503                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total        32503                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency     21058000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.032418                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0         1089                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total         1089                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency     17791000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.032418                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses         1089                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0       1216884                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      1216884                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 16438.298166                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 13438.298166                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu05.dcache.ReadReq_hits::0           1180629                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       1180629                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency    595970500                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.029793                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0           36255                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        36255                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency    487205500                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.029793                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses         36255                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_uncacheable_latency       504000                       # number of ReadReq MSHR uncacheable cycles
system.cpu05.dcache.StoreCondReq_accesses::0        11541                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total        11541                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0 40628.014366                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency 40603.524229                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0         9592                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         9592                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency     79184000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.168876                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0         1949                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total         1949                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency     73736000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.157352                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses         1816                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0       644878                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       644878                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 54155.563967                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 51155.563967                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0           634310                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       634310                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency    572316000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.016388                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0          10568                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        10568                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency    540612000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.016388                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses        10568                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency    632979500                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs                60.084373                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0        1861762                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      1861762                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 24951.124447                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 21951.124447                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0            1814939                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        1814939                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency    1168286500                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.025150                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0            46823                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total        46823                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency   1027817500                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.025150                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses          46823                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.464228                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.000009                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          475.369305                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1           -0.008825                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0       1861762                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      1861762                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 24951.124447                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 21951.124447                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0           1814939                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total       1814939                       # number of overall hits
system.cpu05.dcache.overall_miss_latency   1168286500                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.025150                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0           46823                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total        46823                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency   1027817500                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.025150                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses         46823                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency    633483500                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                30697                       # number of replacements
system.cpu05.dcache.sampled_refs                30697                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              475.360480                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                1844410                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                   9889                       # number of writebacks
system.cpu05.dtb.data_accesses                 239510                       # DTB accesses
system.cpu05.dtb.data_acv                          16                       # DTB access violations
system.cpu05.dtb.data_hits                    1907568                       # DTB hits
system.cpu05.dtb.data_misses                     2257                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                 159793                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                    1248723                       # DTB read hits
system.cpu05.dtb.read_misses                     2078                       # DTB read misses
system.cpu05.dtb.write_accesses                 79717                       # DTB write accesses
system.cpu05.dtb.write_acv                         16                       # DTB write access violations
system.cpu05.dtb.write_hits                    658845                       # DTB write hits
system.cpu05.dtb.write_misses                     179                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0       5821863                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      5821863                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_avg_miss_latency::0 18550.870225                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency 15550.831289                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_hits::0           5796180                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       5796180                       # number of ReadReq hits
system.cpu05.icache.ReadReq_miss_latency    476442000                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_rate::0     0.004411                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_misses::0           25683                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total        25683                       # number of ReadReq misses
system.cpu05.icache.ReadReq_mshr_miss_latency    399392000                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::0     0.004411                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_misses         25683                       # number of ReadReq MSHR misses
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs               229.187926                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0        5821863                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      5821863                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0 18550.870225                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency 15550.831289                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0            5796180                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        5796180                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency     476442000                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0      0.004411                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0            25683                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total        25683                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency    399392000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0     0.004411                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses          25683                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                 0.793070                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0          406.051831                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0       5821863                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      5821863                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0 18550.870225                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency 15550.831289                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0           5796180                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total       5796180                       # number of overall hits
system.cpu05.icache.overall_miss_latency    476442000                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0     0.004411                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0           25683                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total        25683                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency    399392000                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0     0.004411                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses         25683                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                25111                       # number of replacements
system.cpu05.icache.sampled_refs                25111                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse              406.051831                       # Cycle average of tags in use
system.cpu05.icache.total_refs                5755138                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle         2393647872000                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.995813                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses               1321665                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                   1320406                       # ITB hits
system.cpu05.itb.fetch_misses                    1259                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu05.kern.callpal::wripir                  16      0.04%      0.04% # number of callpals executed
system.cpu05.kern.callpal::wrmces                   1      0.00%      0.04% # number of callpals executed
system.cpu05.kern.callpal::wrfen                    1      0.00%      0.05% # number of callpals executed
system.cpu05.kern.callpal::swpctx                 188      0.45%      0.50% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      0.01%      0.51% # number of callpals executed
system.cpu05.kern.callpal::wrent                    7      0.02%      0.52% # number of callpals executed
system.cpu05.kern.callpal::swpipl               33663     80.75%     81.27% # number of callpals executed
system.cpu05.kern.callpal::rdps                  4859     11.66%     92.93% # number of callpals executed
system.cpu05.kern.callpal::wrkgp                    1      0.00%     92.93% # number of callpals executed
system.cpu05.kern.callpal::wrusp                    1      0.00%     92.93% # number of callpals executed
system.cpu05.kern.callpal::rdusp                    1      0.00%     92.94% # number of callpals executed
system.cpu05.kern.callpal::whami                    3      0.01%     92.94% # number of callpals executed
system.cpu05.kern.callpal::rti                   2783      6.68%     99.62% # number of callpals executed
system.cpu05.kern.callpal::callsys                 98      0.24%     99.85% # number of callpals executed
system.cpu05.kern.callpal::imb                     60      0.14%    100.00% # number of callpals executed
system.cpu05.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                41688                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                    47736                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                   2646                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                  10528     27.02%     27.02% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                  2430      6.24%     33.26% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    85      0.22%     33.48% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                 25918     66.52%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total              38961                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                   10522     44.82%     44.82% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                   2430     10.35%     55.17% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     85      0.36%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                  10438     44.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total               23475                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           2365900092000     98.68%     98.68% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22             932480000      0.04%     98.72% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              56605000      0.00%     98.72% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31           30574479000      1.28%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       2397463656000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                0.999430                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.402732                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel               263                      
system.cpu05.kern.mode_good::user                 263                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel            2973                       # number of protection mode switches
system.cpu05.kern.mode_switch::user               263                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel     0.088463                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel     2395059839000     99.94%     99.94% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user         1375564000      0.06%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                    189                       # number of times the context was actually changed
system.cpu05.kern.syscall::2                        1      1.59%      1.59% # number of syscalls executed
system.cpu05.kern.syscall::3                        6      9.52%     11.11% # number of syscalls executed
system.cpu05.kern.syscall::4                        3      4.76%     15.87% # number of syscalls executed
system.cpu05.kern.syscall::6                        6      9.52%     25.40% # number of syscalls executed
system.cpu05.kern.syscall::17                       3      4.76%     30.16% # number of syscalls executed
system.cpu05.kern.syscall::19                       4      6.35%     36.51% # number of syscalls executed
system.cpu05.kern.syscall::20                       2      3.17%     39.68% # number of syscalls executed
system.cpu05.kern.syscall::24                       2      3.17%     42.86% # number of syscalls executed
system.cpu05.kern.syscall::33                       1      1.59%     44.44% # number of syscalls executed
system.cpu05.kern.syscall::45                      10     15.87%     60.32% # number of syscalls executed
system.cpu05.kern.syscall::47                       2      3.17%     63.49% # number of syscalls executed
system.cpu05.kern.syscall::48                       1      1.59%     65.08% # number of syscalls executed
system.cpu05.kern.syscall::54                       3      4.76%     69.84% # number of syscalls executed
system.cpu05.kern.syscall::58                       1      1.59%     71.43% # number of syscalls executed
system.cpu05.kern.syscall::71                       9     14.29%     85.71% # number of syscalls executed
system.cpu05.kern.syscall::73                       2      3.17%     88.89% # number of syscalls executed
system.cpu05.kern.syscall::74                       2      3.17%     92.06% # number of syscalls executed
system.cpu05.kern.syscall::87                       1      1.59%     93.65% # number of syscalls executed
system.cpu05.kern.syscall::90                       1      1.59%     95.24% # number of syscalls executed
system.cpu05.kern.syscall::92                       2      3.17%     98.41% # number of syscalls executed
system.cpu05.kern.syscall::144                      1      1.59%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                   63                       # number of syscalls executed
system.cpu05.not_idle_fraction               0.004187                       # Percentage of non-idle cycles
system.cpu05.numCycles                     4794927340                       # number of cpu cycles simulated
system.cpu05.num_insts                        5819590                       # Number of instructions executed
system.cpu05.num_refs                         1915329                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0        15303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total        15303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0 19152.795031                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency 16152.795031                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0        14498                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total        14498                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency     15418000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.052604                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0          805                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          805                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency     13003000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.052604                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses          805                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0        963253                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total       963253                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0 12628.121538                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency  9628.121538                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu06.dcache.ReadReq_hits::0            939787                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        939787                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency    296331500                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.024361                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0           23466                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        23466                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency    225933500                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.024361                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses         23466                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_uncacheable_latency       505000                       # number of ReadReq MSHR uncacheable cycles
system.cpu06.dcache.StoreCondReq_accesses::0         8604                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         8604                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0 35800.613497                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency 36629.881154                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0         7300                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         7300                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency     46684000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.151557                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0         1304                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total         1304                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency     43150000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.136913                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses         1178                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0       481424                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       481424                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 51431.758530                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 48431.758530                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0           477995                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total       477995                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency    176359500                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.007123                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0           3429                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         3429                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency    166072500                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.007123                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses         3429                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency    623731000                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs               112.767394                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0        1444677                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      1444677                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 17575.422941                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency 14575.422941                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0            1417782                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        1417782                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency     472691000                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.018617                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0            26895                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        26895                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency    392006000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.018617                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses          26895                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.464967                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          476.126408                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0       1444677                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      1444677                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 17575.422941                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency 14575.422941                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0           1417782                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total       1417782                       # number of overall hits
system.cpu06.dcache.overall_miss_latency    472691000                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.018617                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0           26895                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total        26895                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency    392006000                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.018617                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses         26895                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency    624236000                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                11685                       # number of replacements
system.cpu06.dcache.sampled_refs                11685                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              476.126408                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                1317687                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                   2303                       # number of writebacks
system.cpu06.dtb.data_accesses                   2700                       # DTB accesses
system.cpu06.dtb.data_acv                          21                       # DTB access violations
system.cpu06.dtb.data_hits                    1470488                       # DTB hits
system.cpu06.dtb.data_misses                      365                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                   1828                       # DTB read accesses
system.cpu06.dtb.read_acv                          12                       # DTB read access violations
system.cpu06.dtb.read_hits                     977908                       # DTB read hits
system.cpu06.dtb.read_misses                      330                       # DTB read misses
system.cpu06.dtb.write_accesses                   872                       # DTB write accesses
system.cpu06.dtb.write_acv                          9                       # DTB write access violations
system.cpu06.dtb.write_hits                    492580                       # DTB write hits
system.cpu06.dtb.write_misses                      35                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0       4485873                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      4485873                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0 17844.649792                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency 14844.515870                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0           4478406                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       4478406                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency    133246000                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.001665                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0            7467                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         7467                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency    110844000                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.001665                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses          7467                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs               598.183465                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0        4485873                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      4485873                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0 17844.649792                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency 14844.515870                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0            4478406                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        4478406                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency     133246000                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.001665                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0             7467                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         7467                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency    110844000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.001665                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses           7467                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                 0.792114                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0          405.562391                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0       4485873                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      4485873                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0 17844.649792                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency 14844.515870                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0           4478406                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total       4478406                       # number of overall hits
system.cpu06.icache.overall_miss_latency    133246000                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.001665                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0            7467                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total         7467                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency    110844000                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.001665                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses          7467                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                 6955                       # number of replacements
system.cpu06.icache.sampled_refs                 6955                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse              405.562391                       # Cycle average of tags in use
system.cpu06.icache.total_refs                4160366                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.996990                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses                535488                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                    535363                       # ITB hits
system.cpu06.itb.fetch_misses                     125                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu06.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu06.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu06.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  78      0.19%      0.20% # number of callpals executed
system.cpu06.kern.callpal::tbi                      4      0.01%      0.21% # number of callpals executed
system.cpu06.kern.callpal::wrent                    7      0.02%      0.23% # number of callpals executed
system.cpu06.kern.callpal::swpipl               32700     81.24%     81.48% # number of callpals executed
system.cpu06.kern.callpal::rdps                  4859     12.07%     93.55% # number of callpals executed
system.cpu06.kern.callpal::wrkgp                    1      0.00%     93.55% # number of callpals executed
system.cpu06.kern.callpal::whami                    3      0.01%     93.56% # number of callpals executed
system.cpu06.kern.callpal::rti                   2582      6.42%     99.97% # number of callpals executed
system.cpu06.kern.callpal::callsys                  9      0.02%    100.00% # number of callpals executed
system.cpu06.kern.callpal::imb                      1      0.00%    100.00% # number of callpals executed
system.cpu06.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                40249                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                    43277                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                   2652                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                   9947     26.32%     26.32% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                  2429      6.43%     32.74% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    86      0.23%     32.97% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                 25336     67.03%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total              37798                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                    9947     44.56%     44.56% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                   2429     10.88%     55.44% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     86      0.39%     55.83% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                   9861     44.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total               22323                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           2365648905000     98.67%     98.67% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22             924046500      0.04%     98.71% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              56236500      0.00%     98.71% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31           30836328000      1.29%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       2397465516000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.389209                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                68                      
system.cpu06.kern.mode_good::user                  68                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel            2662                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                68                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel     0.025545                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel     2396529155000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           25334000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     79                       # number of times the context was actually changed
system.cpu06.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu06.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    3                       # number of syscalls executed
system.cpu06.not_idle_fraction               0.003010                       # Percentage of non-idle cycles
system.cpu06.numCycles                     4794931060                       # number of cpu cycles simulated
system.cpu06.num_insts                        4485487                       # Number of instructions executed
system.cpu06.num_refs                         1474579                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0        26611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total        26611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0 18484.525080                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency 15484.525080                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0        25674                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total        25674                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency     17320000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.035211                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0          937                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          937                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency     14509000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.035211                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses          937                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0       1022106                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      1022106                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 14764.669561                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 11764.669561                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu07.dcache.ReadReq_hits::0            995384                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        995384                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency    394541500                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.026144                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0           26722                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        26722                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency    314375500                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.026144                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses         26722                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_uncacheable_latency       507000                       # number of ReadReq MSHR uncacheable cycles
system.cpu07.dcache.StoreCondReq_accesses::0         9478                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         9478                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0 35720.316623                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency 37142.327650                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0         7962                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         7962                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency     54152000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.159949                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0         1516                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total         1516                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency     50105000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.142330                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses         1349                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0       553610                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       553610                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0 54182.614200                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency 51182.614200                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0           544131                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       544131                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency    513597000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.017122                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0           9479                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         9479                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency    485160000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.017122                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses         9479                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency    613559500                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs                75.166262                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0        1575716                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      1575716                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0 25086.005911                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency 22086.005911                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0            1539515                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1539515                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency     908138500                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.022974                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0            36201                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total        36201                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency    799535500                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.022974                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses          36201                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.461897                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          472.982184                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0       1575716                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      1575716                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0 25086.005911                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency 22086.005911                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0           1539515                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1539515                       # number of overall hits
system.cpu07.dcache.overall_miss_latency    908138500                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.022974                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0           36201                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total        36201                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency    799535500                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.022974                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses         36201                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency    614066500                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                20600                       # number of replacements
system.cpu07.dcache.sampled_refs                20600                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              472.982184                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                1548425                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle         2396974430000                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                   8083                       # number of writebacks
system.cpu07.dtb.data_accesses                  49579                       # DTB accesses
system.cpu07.dtb.data_acv                           5                       # DTB access violations
system.cpu07.dtb.data_hits                    1613834                       # DTB hits
system.cpu07.dtb.data_misses                      477                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                  34064                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                    1048149                       # DTB read hits
system.cpu07.dtb.read_misses                      371                       # DTB read misses
system.cpu07.dtb.write_accesses                 15515                       # DTB write accesses
system.cpu07.dtb.write_acv                          5                       # DTB write access violations
system.cpu07.dtb.write_hits                    565685                       # DTB write hits
system.cpu07.dtb.write_misses                     106                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0       4853797                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      4853797                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 18290.969743                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 15290.922759                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0           4843155                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       4843155                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency    194652500                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.002193                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0           10642                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total        10642                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency    162726000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.002193                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses         10642                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs               461.055885                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0        4853797                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      4853797                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 18290.969743                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 15290.922759                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0            4843155                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        4843155                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency     194652500                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.002193                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0            10642                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total        10642                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency    162726000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.002193                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses          10642                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                 0.792101                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0          405.555884                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0       4853797                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      4853797                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 18290.969743                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 15290.922759                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0           4843155                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total       4843155                       # number of overall hits
system.cpu07.icache.overall_miss_latency    194652500                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.002193                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0           10642                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total        10642                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency    162726000                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.002193                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses         10642                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                10128                       # number of replacements
system.cpu07.icache.sampled_refs                10128                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse              405.555884                       # Cycle average of tags in use
system.cpu07.icache.total_refs                4669574                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle         2396745826000                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.996575                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses                674028                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                    673876                       # ITB hits
system.cpu07.itb.fetch_misses                     152                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu07.kern.callpal::wripir                  15      0.04%      0.04% # number of callpals executed
system.cpu07.kern.callpal::wrmces                   1      0.00%      0.04% # number of callpals executed
system.cpu07.kern.callpal::wrfen                    1      0.00%      0.04% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  73      0.18%      0.22% # number of callpals executed
system.cpu07.kern.callpal::wrent                    7      0.02%      0.24% # number of callpals executed
system.cpu07.kern.callpal::swpipl               32932     81.27%     81.51% # number of callpals executed
system.cpu07.kern.callpal::rdps                  4857     11.99%     93.50% # number of callpals executed
system.cpu07.kern.callpal::wrkgp                    1      0.00%     93.50% # number of callpals executed
system.cpu07.kern.callpal::wrusp                    1      0.00%     93.50% # number of callpals executed
system.cpu07.kern.callpal::whami                    3      0.01%     93.51% # number of callpals executed
system.cpu07.kern.callpal::rti                   2612      6.45%     99.96% # number of callpals executed
system.cpu07.kern.callpal::callsys                 15      0.04%     99.99% # number of callpals executed
system.cpu07.kern.callpal::imb                      2      0.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                40522                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                    43671                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                   2651                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                  10086     26.50%     26.50% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                  2428      6.38%     32.88% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    85      0.22%     33.10% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                 25459     66.90%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total              38058                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                   10084     44.63%     44.63% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                   2428     10.75%     55.37% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     85      0.38%     55.75% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                   9999     44.25%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total               22596                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           2365607522000     98.66%     98.66% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22             912152500      0.04%     98.69% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              54984500      0.00%     98.70% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31           31243143000      1.30%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       2397817802000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                0.999802                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.392749                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                96                      
system.cpu07.kern.mode_good::user                  97                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel            2686                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel     0.035741                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel     2397535047000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user          282753000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     74                       # number of times the context was actually changed
system.cpu07.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu07.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu07.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu07.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu07.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu07.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu07.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                   12                       # number of syscalls executed
system.cpu07.not_idle_fraction               0.003425                       # Percentage of non-idle cycles
system.cpu07.numCycles                     4795638020                       # number of cpu cycles simulated
system.cpu07.num_insts                        4853314                       # Number of instructions executed
system.cpu07.num_refs                         1618062                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0         9427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total         9427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0 18364.238411                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency 15364.238411                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0         8672                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         8672                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency     13865000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.080089                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0          755                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          755                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency     11600000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.080089                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses          755                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0        937593                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       937593                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0 13925.164104                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency 10925.164104                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu08.dcache.ReadReq_hits::0            915351                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        915351                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency    309723500                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.023722                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0           22242                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        22242                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency    242997500                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.023722                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses         22242                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_uncacheable_latency       509000                       # number of ReadReq MSHR uncacheable cycles
system.cpu08.dcache.StoreCondReq_accesses::0         8121                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total         8121                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0 35308.068460                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency 36277.425204                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0         6894                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         6894                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency     43323000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.151090                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0         1227                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total         1227                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency     40014000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.135821                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses         1103                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0       464140                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       464140                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0 51281.299525                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency 48281.299525                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0           461616                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       461616                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency    129434000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.005438                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0           2524                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         2524                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency    121862000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.005438                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses         2524                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency    391589000                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs                45.457238                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0        1401733                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      1401733                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0 17732.274085                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency 14732.274085                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0            1376967                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1376967                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency     439157500                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.017668                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0            24766                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        24766                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency    364859500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.017668                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses          24766                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.462193                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.001871                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          473.285591                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1           -1.915693                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0       1401733                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      1401733                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0 17732.274085                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency 14732.274085                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0           1376967                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1376967                       # number of overall hits
system.cpu08.dcache.overall_miss_latency    439157500                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.017668                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0           24766                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total        24766                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency    364859500                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.017668                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses         24766                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency    392098000                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                10804                       # number of replacements
system.cpu08.dcache.sampled_refs                10804                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              471.369898                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                 491120                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                   1628                       # number of writebacks
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_hits                    1421838                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_hits                     946920                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_hits                    474918                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0       4342277                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      4342277                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 18282.647585                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 15282.484957                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0           4336128                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       4336128                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency    112420000                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.001416                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0            6149                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         6149                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency     93972000                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.001416                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses          6149                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs               320.728879                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0        4342277                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      4342277                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 18282.647585                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 15282.484957                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0            4336128                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        4336128                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency     112420000                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.001416                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0             6149                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         6149                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency     93972000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.001416                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses           6149                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                 0.792801                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0          405.914275                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0       4342277                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      4342277                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 18282.647585                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 15282.484957                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0           4336128                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total       4336128                       # number of overall hits
system.cpu08.icache.overall_miss_latency    112420000                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.001416                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0            6149                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total         6149                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency     93972000                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.001416                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses          6149                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                 5717                       # number of replacements
system.cpu08.icache.sampled_refs                 5717                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse              405.914275                       # Cycle average of tags in use
system.cpu08.icache.total_refs                1833607                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.997191                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses                511918                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                    511918                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu08.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu08.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu08.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu08.kern.callpal::swpipl               32539     81.46%     81.54% # number of callpals executed
system.cpu08.kern.callpal::rdps                  4856     12.16%     93.70% # number of callpals executed
system.cpu08.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu08.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu08.kern.callpal::rti                   2513      6.29%    100.00% # number of callpals executed
system.cpu08.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                39943                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                    42458                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                   2655                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                   9839     26.19%     26.19% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                  2428      6.46%     32.65% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                 25214     67.12%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total              37566                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                    9839     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                   2428     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                   9754     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total               22106                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           2365090014000     98.65%     98.65% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22             691835500      0.03%     98.68% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              57837500      0.00%     98.68% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31           31623864000      1.32%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       2397463551000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.386849                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel            2535                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu08.not_idle_fraction               0.002809                       # Percentage of non-idle cycles
system.cpu08.numCycles                     4794927130                       # number of cpu cycles simulated
system.cpu08.num_insts                        4342277                       # Number of instructions executed
system.cpu08.num_refs                         1424803                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0         9219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total         9219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0 17687.578419                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency 14687.578419                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0         8422                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         8422                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency     14097000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.086452                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0          797                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total          797                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency     11706000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.086452                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses          797                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0        938517                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       938517                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0 14220.026261                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency 11220.003622                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu09.dcache.ReadReq_hits::0            916431                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        916431                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency    314063500                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.023533                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0           22086                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        22086                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency    247805000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.023533                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses         22086                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_uncacheable_latency       657000                       # number of ReadReq MSHR uncacheable cycles
system.cpu09.dcache.StoreCondReq_accesses::0         8183                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total         8183                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0 33246.522411                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency 35206.927176                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0         6889                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         6889                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency     43021000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.158133                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0         1294                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total         1294                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency     39643000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.137602                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses         1126                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0       463975                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       463975                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0 50325.343986                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency 47325.343986                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0           461722                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       461722                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency    113383000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.004856                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0           2253                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         2253                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency    106624000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.004856                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses         2253                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency    388868500                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs                21.958459                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0        1402492                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      1402492                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0 17562.204692                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency 14562.184149                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0            1378153                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1378153                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency     427446500                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.017354                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0            24339                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total        24339                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency    354429000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.017354                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses          24339                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.472020                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.000940                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          483.348051                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1           -0.962530                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0       1402492                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      1402492                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0 17562.204692                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency 14562.184149                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0           1378153                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1378153                       # number of overall hits
system.cpu09.dcache.overall_miss_latency    427446500                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.017354                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0           24339                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total        24339                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency    354429000                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.017354                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses         24339                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency    389525500                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                10279                       # number of replacements
system.cpu09.dcache.sampled_refs                10279                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              482.385520                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                 225711                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                   1347                       # number of writebacks
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_hits                    1422451                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                     947637                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_hits                    474814                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0       4342511                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      4342511                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 18150.391262                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 15150.309749                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0           4336377                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       4336377                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency    111334500                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.001413                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0            6134                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         6134                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency     92932000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.001413                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses          6134                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs               321.326552                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0        4342511                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      4342511                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 18150.391262                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 15150.309749                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0            4336377                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        4336377                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency     111334500                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.001413                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0             6134                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         6134                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency     92932000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.001413                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses           6134                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                 0.792026                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0          405.517482                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0       4342511                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      4342511                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 18150.391262                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 15150.309749                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0           4336377                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total       4336377                       # number of overall hits
system.cpu09.icache.overall_miss_latency    111334500                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.001413                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0            6134                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total         6134                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency     92932000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.001413                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses          6134                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                 5702                       # number of replacements
system.cpu09.icache.sampled_refs                 5702                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse              405.517482                       # Cycle average of tags in use
system.cpu09.icache.total_refs                1832204                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.997197                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses                511714                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                    511714                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu09.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu09.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu09.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu09.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu09.kern.callpal::swpipl               32526     81.46%     81.54% # number of callpals executed
system.cpu09.kern.callpal::rdps                  4854     12.16%     93.70% # number of callpals executed
system.cpu09.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu09.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu09.kern.callpal::rti                   2512      6.29%    100.00% # number of callpals executed
system.cpu09.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                39927                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                    42441                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                   2656                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                   9835     26.19%     26.19% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                  2427      6.46%     32.65% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                 25204     67.12%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total              37551                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                    9835     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                   2427     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                   9750     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total               22097                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           2364707183000     98.63%     98.63% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22             688719500      0.03%     98.66% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              55460500      0.00%     98.66% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31           32012154000      1.34%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       2397463517000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.386843                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel            2534                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu09.not_idle_fraction               0.002803                       # Percentage of non-idle cycles
system.cpu09.numCycles                     4794927062                       # number of cpu cycles simulated
system.cpu09.num_insts                        4342511                       # Number of instructions executed
system.cpu09.num_refs                         1425415                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0        23546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total        23546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0 17978.313253                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency 14978.313253                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0        22716                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total        22716                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency     14922000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.035250                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0          830                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          830                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency     12432000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.035250                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses          830                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0        937868                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       937868                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 14086.206112                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 11086.183373                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu10.dcache.ReadReq_hits::0            915880                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        915880                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency    309727500                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.023445                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0           21988                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        21988                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency    243763000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.023445                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses         21988                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_uncacheable_latency       656000                       # number of ReadReq MSHR uncacheable cycles
system.cpu10.dcache.StoreCondReq_accesses::0         8150                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         8150                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0 33346.645367                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency 35232.600733                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0         6898                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         6898                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency     41750000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.153620                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0         1252                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total         1252                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency     38474000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.133988                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses         1092                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0       463758                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       463758                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0 50571.130580                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency 47571.130580                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0           461361                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       461361                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency    121219000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.005169                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0           2397                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         2397                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency    114028000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.005169                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses         2397                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency    384119000                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs                33.660248                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0        1401626                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      1401626                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 17672.606110                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 14672.585606                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0            1377241                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1377241                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency     430946500                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.017398                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0            24385                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total        24385                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency    357791000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.017398                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses          24385                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.466114                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          477.300493                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0       1401626                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      1401626                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 17672.606110                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 14672.585606                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0           1377241                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1377241                       # number of overall hits
system.cpu10.dcache.overall_miss_latency    430946500                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.017398                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0           24385                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total        24385                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency    357791000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.017398                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses         24385                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency    384775000                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                10178                       # number of replacements
system.cpu10.dcache.sampled_refs                10178                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              477.300493                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                 342594                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                   1256                       # number of writebacks
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_hits                    1435881                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                     961315                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_hits                    474566                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0       4395972                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      4395972                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 17753.316953                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 14753.153153                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0           4389867                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       4389867                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency    108384000                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.001389                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0            6105                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         6105                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency     90068000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.001389                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses          6105                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs               327.712850                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0        4395972                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      4395972                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 17753.316953                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 14753.153153                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0            4389867                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        4389867                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency     108384000                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.001389                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0             6105                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         6105                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency     90068000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.001389                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses           6105                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                 0.792015                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0          405.511605                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0       4395972                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      4395972                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 17753.316953                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 14753.153153                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0           4389867                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total       4389867                       # number of overall hits
system.cpu10.icache.overall_miss_latency    108384000                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.001389                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0            6105                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total         6105                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency     90068000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.001389                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses          6105                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                 5673                       # number of replacements
system.cpu10.icache.sampled_refs                 5673                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse              405.511605                       # Cycle average of tags in use
system.cpu10.icache.total_refs                1859115                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.997171                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses                511714                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                    511714                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu10.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu10.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu10.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu10.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu10.kern.callpal::swpipl               32526     81.46%     81.54% # number of callpals executed
system.cpu10.kern.callpal::rdps                  4854     12.16%     93.70% # number of callpals executed
system.cpu10.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu10.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu10.kern.callpal::rti                   2512      6.29%    100.00% # number of callpals executed
system.cpu10.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                39927                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                    42441                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                   2658                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                   9836     26.19%     26.19% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                  2427      6.46%     32.66% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                 25203     67.12%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total              37551                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                    9836     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                   2427     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                   9751     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total               22099                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           2364252620000     98.61%     98.61% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22             683779500      0.03%     98.64% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              54726500      0.00%     98.65% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31           32472384000      1.35%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       2397463510000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.386898                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel            2534                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu10.not_idle_fraction               0.002829                       # Percentage of non-idle cycles
system.cpu10.numCycles                     4794927048                       # number of cpu cycles simulated
system.cpu10.num_insts                        4395972                       # Number of instructions executed
system.cpu10.num_refs                         1438845                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0        12444                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total        12444                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0 19991.336634                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency 16991.336634                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0        11636                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total        11636                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency     16153000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.064931                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0          808                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total          808                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency     13729000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.064931                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses          808                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0        937149                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       937149                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 13675.423244                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 10675.406415                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu11.dcache.ReadReq_hits::0            907438                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        907438                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency    406310500                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.031704                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0           29711                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        29711                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency    317177000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.031704                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses         29711                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_uncacheable_latency       653000                       # number of ReadReq MSHR uncacheable cycles
system.cpu11.dcache.StoreCondReq_accesses::0         8135                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         8135                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0 34625.806452                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency 35820.976492                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0         6895                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         6895                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency     42936000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.152428                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0         1240                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total         1240                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency     39618000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.135956                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses         1106                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0       463787                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       463787                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 88845.989305                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 85845.989305                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0           459112                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       459112                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency    415355000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.010080                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0           4675                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         4675                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency    401330000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.010080                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses         4675                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency    381559500                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs                20.864116                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0        1400936                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      1400936                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 23895.349852                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 20895.335311                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0            1366550                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        1366550                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency     821665500                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.024545                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0            34386                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total        34386                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency    718507000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.024545                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses          34386                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.453488                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          464.372120                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0       1400936                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      1400936                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 23895.349852                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 20895.335311                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0           1366550                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total       1366550                       # number of overall hits
system.cpu11.dcache.overall_miss_latency    821665500                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.024545                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0           34386                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total        34386                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency    718507000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.024545                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses         34386                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency    382212500                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                17537                       # number of replacements
system.cpu11.dcache.sampled_refs                17537                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              464.372120                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                 365894                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                   3782                       # number of writebacks
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_hits                    1424074                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                     949494                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_hits                    474580                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0       4350659                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      4350659                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0 17010.527175                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency 14010.445569                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0           4344532                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       4344532                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency    104223500                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.001408                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0            6127                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         6127                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency     85842000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.001408                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses          6127                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs               322.908867                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0        4350659                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      4350659                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0 17010.527175                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency 14010.445569                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0            4344532                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        4344532                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency     104223500                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.001408                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0             6127                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         6127                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency     85842000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.001408                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses           6127                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                 0.792038                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0          405.523271                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0       4350659                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      4350659                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0 17010.527175                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency 14010.445569                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0           4344532                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total       4344532                       # number of overall hits
system.cpu11.icache.overall_miss_latency    104223500                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.001408                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0            6127                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total         6127                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency     85842000                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.001408                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses          6127                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                 5695                       # number of replacements
system.cpu11.icache.sampled_refs                 5695                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse              405.523271                       # Cycle average of tags in use
system.cpu11.icache.total_refs                1838966                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.997037                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses                511714                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                    511714                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu11.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu11.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu11.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu11.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu11.kern.callpal::swpipl               32526     81.46%     81.54% # number of callpals executed
system.cpu11.kern.callpal::rdps                  4854     12.16%     93.70% # number of callpals executed
system.cpu11.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu11.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu11.kern.callpal::rti                   2512      6.29%    100.00% # number of callpals executed
system.cpu11.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                39927                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                    42441                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                   2660                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                   9836     26.19%     26.19% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                  2427      6.46%     32.66% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                 25203     67.12%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total              37551                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                    9836     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                   2427     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                   9751     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total               22099                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           2363540844000     98.59%     98.59% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22             979691500      0.04%     98.63% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              55461500      0.00%     98.63% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31           32887520000      1.37%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       2397463517000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.386898                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel            2534                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu11.not_idle_fraction               0.002963                       # Percentage of non-idle cycles
system.cpu11.numCycles                     4794927062                       # number of cpu cycles simulated
system.cpu11.num_insts                        4350659                       # Number of instructions executed
system.cpu11.num_refs                         1427038                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0        15227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total        15227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0 17006.337136                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency 14006.337136                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0        14438                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total        14438                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency     13418000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.051816                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0          789                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total          789                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency     11051000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.051816                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses          789                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0        937483                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       937483                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 14129.222167                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency 11129.199436                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu12.dcache.ReadReq_hits::0            915486                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        915486                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency    310800500                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.023464                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0           21997                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        21997                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency    244809000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.023464                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses         21997                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_uncacheable_latency       657000                       # number of ReadReq MSHR uncacheable cycles
system.cpu12.dcache.StoreCondReq_accesses::0         8186                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total         8186                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0 32733.852140                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency 34962.996390                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0         6901                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         6901                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency     42063000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.156975                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0         1285                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total         1285                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency     38739000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.135353                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses         1108                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0       463630                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       463630                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 50105.335157                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 47105.335157                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0           461437                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total       461437                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency    109881000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.004730                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0           2193                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         2193                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency    103302000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.004730                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses         2193                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency    378973500                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs                21.058019                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0        1401113                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      1401113                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 17390.719305                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 14390.698636                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0            1376923                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1376923                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency     420681500                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.017265                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0            24190                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total        24190                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency    348111000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.017265                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses          24190                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.479572                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.000960                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          491.082107                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1           -0.982894                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0       1401113                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      1401113                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 17390.719305                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 14390.698636                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0           1376923                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1376923                       # number of overall hits
system.cpu12.dcache.overall_miss_latency    420681500                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.017265                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0           24190                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total        24190                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency    348111000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.017265                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses         24190                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency    379630500                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                10169                       # number of replacements
system.cpu12.dcache.sampled_refs                10169                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              490.099213                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                 214139                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                   1296                       # number of writebacks
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_hits                    1427084                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                     952611                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_hits                    474473                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0       4361737                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      4361737                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0 17646.751551                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency 14646.588312                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0           4355611                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       4355611                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency    108104000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.001404                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0            6126                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         6126                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency     89725000                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.001404                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses          6126                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs               327.104145                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0        4361737                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      4361737                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0 17646.751551                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency 14646.588312                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0            4355611                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        4355611                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency     108104000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.001404                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0             6126                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         6126                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency     89725000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.001404                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses           6126                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                 0.792799                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0          405.913004                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0       4361737                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      4361737                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0 17646.751551                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency 14646.588312                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0           4355611                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total       4355611                       # number of overall hits
system.cpu12.icache.overall_miss_latency    108104000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.001404                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0            6126                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total         6126                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency     89725000                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.001404                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses          6126                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                 5694                       # number of replacements
system.cpu12.icache.sampled_refs                 5694                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse              405.913004                       # Cycle average of tags in use
system.cpu12.icache.total_refs                1862531                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.997195                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses                511510                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                    511510                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu12.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu12.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu12.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu12.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu12.kern.callpal::swpipl               32513     81.46%     81.54% # number of callpals executed
system.cpu12.kern.callpal::rdps                  4852     12.16%     93.70% # number of callpals executed
system.cpu12.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu12.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu12.kern.callpal::rti                   2511      6.29%    100.00% # number of callpals executed
system.cpu12.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                39911                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                    42424                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                   2661                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                   9832     26.19%     26.19% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                  2426      6.46%     32.66% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                 25193     67.12%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total              37536                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                    9832     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                   2426     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                   9747     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total               22090                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           2363514490500     98.58%     98.58% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22             678415000      0.03%     98.61% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              53795500      0.00%     98.61% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31           33216777000      1.39%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       2397463478000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.386893                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel            2533                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu12.not_idle_fraction               0.002805                       # Percentage of non-idle cycles
system.cpu12.numCycles                     4794926984                       # number of cpu cycles simulated
system.cpu12.num_insts                        4361737                       # Number of instructions executed
system.cpu12.num_refs                         1430047                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0        17992                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total        17992                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0 17434.620174                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency 14434.620174                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0        17189                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total        17189                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency     14000000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.044631                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0          803                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total          803                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency     11591000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.044631                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses          803                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0        937647                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       937647                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 13568.450486                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 10568.427753                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu13.dcache.ReadReq_hits::0            915653                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        915653                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency    298424500                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.023457                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0           21994                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        21994                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency    232442000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.023457                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses         21994                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_uncacheable_latency       632000                       # number of ReadReq MSHR uncacheable cycles
system.cpu13.dcache.StoreCondReq_accesses::0         8183                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total         8183                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0 32846.573209                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency 35445.761167                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0         6899                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         6899                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency     42175000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.156911                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0         1284                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total         1284                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency     38884000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.134058                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses         1097                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0       463608                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       463608                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0 50384.100045                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency 47384.100045                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0           461369                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       461369                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency    112810000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.004830                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0           2239                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         2239                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency    106093000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.004830                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses         2239                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency    376429000                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs                29.615242                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0        1401255                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      1401255                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 16970.020220                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 13969.999587                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0            1377022                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1377022                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency     411234500                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.017294                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0            24233                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        24233                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency    338535000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.017294                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses          24233                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.470982                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.000010                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          482.285183                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1           -0.010330                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0       1401255                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      1401255                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 16970.020220                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 13969.999587                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0           1377022                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1377022                       # number of overall hits
system.cpu13.dcache.overall_miss_latency    411234500                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.017294                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0           24233                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total        24233                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency    338535000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.017294                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses         24233                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency    377061000                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                10235                       # number of replacements
system.cpu13.dcache.sampled_refs                10235                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              482.274853                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                 303112                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                   1335                       # number of writebacks
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_hits                    1429988                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                     955540                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_hits                    474448                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0       4372698                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      4372698                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0 17328.398495                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency 14328.316702                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0           4366585                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       4366585                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency    105928500                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.001398                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0            6113                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         6113                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency     87589000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.001398                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses          6113                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs               325.212111                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0        4372698                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      4372698                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0 17328.398495                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency 14328.316702                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0            4366585                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        4366585                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency     105928500                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.001398                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0             6113                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         6113                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency     87589000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.001398                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses           6113                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                 0.792043                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0          405.526060                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0       4372698                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      4372698                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0 17328.398495                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency 14328.316702                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0           4366585                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total       4366585                       # number of overall hits
system.cpu13.icache.overall_miss_latency    105928500                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.001398                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0            6113                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total         6113                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency     87589000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.001398                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses          6113                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                 5681                       # number of replacements
system.cpu13.icache.sampled_refs                 5681                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse              405.526060                       # Cycle average of tags in use
system.cpu13.icache.total_refs                1847530                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.997195                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses                511492                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                    511492                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu13.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu13.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu13.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu13.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu13.kern.callpal::swpipl               32511     81.46%     81.54% # number of callpals executed
system.cpu13.kern.callpal::rdps                  4852     12.16%     93.70% # number of callpals executed
system.cpu13.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu13.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu13.kern.callpal::rti                   2511      6.29%    100.00% # number of callpals executed
system.cpu13.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                39909                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                    42422                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                   2663                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                   9831     26.19%     26.19% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                  2426      6.46%     32.66% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                 25192     67.12%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total              37534                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                    9831     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                   2426     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                   9746     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total               22088                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           2363115327500     98.57%     98.57% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22             675948000      0.03%     98.60% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              54210500      0.00%     98.60% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31           33617987000      1.40%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       2397463473000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.386869                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel            2533                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu13.not_idle_fraction               0.002805                       # Percentage of non-idle cycles
system.cpu13.numCycles                     4794926974                       # number of cpu cycles simulated
system.cpu13.num_insts                        4372698                       # Number of instructions executed
system.cpu13.num_refs                         1432951                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0        20631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total        20631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0 16107.382550                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency 13107.382550                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0        19886                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total        19886                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency     12000000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.036111                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0          745                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total          745                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency      9765000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.036111                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses          745                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0        935528                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       935528                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 12732.461602                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency  9732.438541                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu14.dcache.ReadReq_hits::0            913847                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        913847                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency    276052500                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.023175                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0           21681                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        21681                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency    211009000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.023175                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses         21681                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_uncacheable_latency       652000                       # number of ReadReq MSHR uncacheable cycles
system.cpu14.dcache.StoreCondReq_accesses::0         8136                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total         8136                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0 35456.538171                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency 37196.229649                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0         6813                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         6813                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency     46909000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.162611                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0         1323                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total         1323                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency     43408000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.143437                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses         1167                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0       463454                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       463454                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0 50623.715753                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency 47623.715753                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0           461118                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       461118                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency    118257000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.005040                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0           2336                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         2336                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency    111249000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.005040                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses         2336                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency    373769500                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs                18.166585                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0        1398982                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      1398982                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 16417.933131                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 13417.912312                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0            1374965                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1374965                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency     394309500                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.017167                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0            24017                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total        24017                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency    322258000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.017167                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses          24017                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.476373                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          487.805944                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0       1398982                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      1398982                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 16417.933131                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 13417.912312                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0           1374965                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1374965                       # number of overall hits
system.cpu14.dcache.overall_miss_latency    394309500                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.017167                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0           24017                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total        24017                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency    322258000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.017167                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses         24017                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency    374421500                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                10151                       # number of replacements
system.cpu14.dcache.sampled_refs                10151                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              487.805944                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                 184409                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                   1266                       # number of writebacks
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_hits                    1430306                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                     956060                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_hits                    474246                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0       4378325                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      4378325                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 17134.501966                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 14134.338139                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0           4372221                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       4372221                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency    104589000                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.001394                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0            6104                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         6104                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency     86276000                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.001394                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses          6104                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs               326.601023                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0        4378325                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      4378325                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 17134.501966                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 14134.338139                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0            4372221                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        4372221                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency     104589000                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.001394                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0             6104                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         6104                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency     86276000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.001394                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses           6104                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                 0.792044                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0          405.526668                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0       4378325                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      4378325                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 17134.501966                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 14134.338139                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0           4372221                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total       4372221                       # number of overall hits
system.cpu14.icache.overall_miss_latency    104589000                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.001394                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0            6104                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total         6104                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency     86276000                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.001394                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses          6104                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                 5672                       # number of replacements
system.cpu14.icache.sampled_refs                 5672                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse              405.526668                       # Cycle average of tags in use
system.cpu14.icache.total_refs                1852481                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.997200                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses                511288                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                    511288                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu14.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu14.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu14.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu14.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu14.kern.callpal::swpipl               32498     81.46%     81.54% # number of callpals executed
system.cpu14.kern.callpal::rdps                  4850     12.16%     93.70% # number of callpals executed
system.cpu14.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu14.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu14.kern.callpal::rti                   2510      6.29%    100.00% # number of callpals executed
system.cpu14.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                39893                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                    42405                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                   2664                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                   9827     26.19%     26.19% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                  2425      6.46%     32.66% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                 25182     67.12%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total              37519                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                    9827     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                   2425     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                   9742     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total               22079                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           2362710832500     98.55%     98.55% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22             673018000      0.03%     98.58% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              67030500      0.00%     98.58% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31           34012590000      1.42%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       2397463471000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.386864                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel            2532                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu14.not_idle_fraction               0.002800                       # Percentage of non-idle cycles
system.cpu14.numCycles                     4794926970                       # number of cpu cycles simulated
system.cpu14.num_insts                        4378325                       # Number of instructions executed
system.cpu14.num_refs                         1433268                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0        26031                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total        26031                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0 12275.862069                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency  9275.862069                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0        25393                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total        25393                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency      7832000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.024509                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0          638                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total          638                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency      5918000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.024509                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses          638                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0        934554                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total       934554                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 11925.116368                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency  8925.092375                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu15.dcache.ReadReq_hits::0            913715                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        913715                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency    248507500                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.022298                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0           20839                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        20839                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency    185990000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.022298                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses         20839                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_uncacheable_latency       655000                       # number of ReadReq MSHR uncacheable cycles
system.cpu15.dcache.StoreCondReq_accesses::0         8063                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total         8063                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0 39085.072231                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency 37181.518152                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0         6817                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         6817                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency     48700000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.154533                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0         1246                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total         1246                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency     45064000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.150316                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses         1212                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0       465665                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       465665                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 49864.028777                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 46864.028777                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0           462885                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total       462885                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency    138622000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.005970                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0           2780                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         2780                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency    130282000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.005970                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses         2780                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency    371089000                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs                25.479352                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0        1400219                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      1400219                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 16390.596554                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 13390.575384                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0            1376600                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        1376600                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency     387129500                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.016868                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0            23619                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total        23619                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency    316272000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.016868                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses          23619                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.598741                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          613.110766                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0       1400219                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      1400219                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 16390.596554                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 13390.575384                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0           1376600                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total       1376600                       # number of overall hits
system.cpu15.dcache.overall_miss_latency    387129500                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.016868                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0           23619                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total        23619                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency    316272000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.016868                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses         23619                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency    371744000                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                10316                       # number of replacements
system.cpu15.dcache.sampled_refs                10316                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              613.110766                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                 262845                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                   1411                       # number of writebacks
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_hits                    1436870                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                     960486                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_hits                    476384                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0       4406301                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      4406301                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 16369.000979                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 13368.919360                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0           4400175                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       4400175                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency    100276500                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.001390                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0            6126                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         6126                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency     81898000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.001390                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses          6126                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs               328.379438                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0        4406301                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      4406301                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 16369.000979                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 13368.919360                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0            4400175                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        4400175                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency     100276500                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.001390                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0             6126                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         6126                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency     81898000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.001390                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses           6126                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                 0.802989                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0          411.130300                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0       4406301                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      4406301                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 16369.000979                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 13368.919360                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0           4400175                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total       4400175                       # number of overall hits
system.cpu15.icache.overall_miss_latency    100276500                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.001390                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0            6126                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total         6126                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency     81898000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.001390                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses          6126                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                 5690                       # number of replacements
system.cpu15.icache.sampled_refs                 5690                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse              411.130300                       # Cycle average of tags in use
system.cpu15.icache.total_refs                1868479                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.997193                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses                514834                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                    514834                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu15.kern.callpal::wrmces                   1      0.00%      0.00% # number of callpals executed
system.cpu15.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu15.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu15.kern.callpal::wrent                    7      0.02%      0.07% # number of callpals executed
system.cpu15.kern.callpal::swpipl               32892     81.64%     81.72% # number of callpals executed
system.cpu15.kern.callpal::rdps                  4850     12.04%     93.76% # number of callpals executed
system.cpu15.kern.callpal::wrkgp                    1      0.00%     93.76% # number of callpals executed
system.cpu15.kern.callpal::whami                    3      0.01%     93.77% # number of callpals executed
system.cpu15.kern.callpal::rti                   2510      6.23%    100.00% # number of callpals executed
system.cpu15.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                40287                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                    42799                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                   2666                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                   9945     26.23%     26.23% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                  2425      6.40%     32.63% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                   164      0.43%     33.06% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                 25379     66.94%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total              37913                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                    9945     44.25%     44.25% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                   2425     10.79%     55.04% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                    164      0.73%     55.77% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                   9939     44.23%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total               22473                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           2362259629500     98.53%     98.53% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22             670643000      0.03%     98.56% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              94553500      0.00%     98.56% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31           34438993000      1.44%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       2397463819000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.391623                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel            2532                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu15.not_idle_fraction               0.002807                       # Percentage of non-idle cycles
system.cpu15.numCycles                     4794927666                       # number of cpu cycles simulated
system.cpu15.num_insts                        4406301                       # Number of instructions executed
system.cpu15.num_refs                         1439908                       # Number of memory references
system.disk0.dma_read_bytes                      1024                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  2731008                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 308                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        459                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.iocache.ReadReq_accesses::1                285                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            285                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_avg_miss_latency::0          inf                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::1 34554.378947                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.iocache.ReadReq_avg_mshr_miss_latency 22554.378947                       # average ReadReq mshr miss latency
system.iocache.ReadReq_miss_latency           9847998                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_rate::1                 1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_misses::1                  285                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              285                       # number of ReadReq misses
system.iocache.ReadReq_mshr_miss_latency      6427998                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::0          inf                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::1            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_misses                285                       # number of ReadReq MSHR misses
system.iocache.WriteReq_accesses::1             42800                       # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total         42800                       # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_avg_miss_latency::0          inf                       # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::1 98490.622664                       # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.iocache.WriteReq_avg_mshr_miss_latency 86484.621636                       # average WriteReq mshr miss latency
system.iocache.WriteReq_miss_latency       4215398650                       # number of WriteReq miss cycles
system.iocache.WriteReq_miss_rate::1                1                       # miss rate for WriteReq accesses
system.iocache.WriteReq_misses::1               42800                       # number of WriteReq misses
system.iocache.WriteReq_misses::total           42800                       # number of WriteReq misses
system.iocache.WriteReq_mshr_miss_latency   3701541806                       # number of WriteReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_rate::0          inf                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::1            1                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_misses             42800                       # number of WriteReq MSHR misses
system.iocache.avg_blocked_cycles::no_mshrs  3632.193297                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                             0                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                16917                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs      61445814                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1               43085                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           43085                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0          inf                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1 98067.695207                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency 86061.733875                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency         4225246648                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1                  1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                 43085                       # number of demand (read+write) misses
system.iocache.demand_misses::total             43085                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency    3707969804                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0           inf                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1             1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses               43085                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                      0.018442                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                 0.295068                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1              43085                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          43085                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0          inf                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1 98067.695207                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency 86061.733875                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency        4225246648                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1                 1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                43085                       # number of overall misses
system.iocache.overall_misses::total            43085                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency   3707969804                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0          inf                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses              43085                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                     43053                       # number of replacements
system.iocache.sampled_refs                     43053                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                     0.295068                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle              2352390971000                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                       42768                       # number of writebacks
system.l2.ReadExReq_accesses::0                157758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                 74085                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                 50206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                 14558                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                 13422                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                  7127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                  1354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                  7089                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                   455                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                   512                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                  430                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                  463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                  437                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                  511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                  433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                  552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            329392                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0  108590.290191                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1  231234.217453                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2  341213.938573                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3  1176740.417640                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4  1276336.388020                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  2403674.337028                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6  12652132.200886                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  2416559.035125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  37650520.879121                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9  33458958.984375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10 39839504.651163                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11 36999971.922246                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12 39201343.249428                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13 33524436.399217                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14 39563480.369515                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 31034396.739130                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40007.862972                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency          17130987000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                  157758                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                   74085                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                   50206                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                   14558                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                   13422                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                    7127                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                    1354                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                    7089                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                     455                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                     512                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                    430                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                    463                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                    437                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                    511                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                    433                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                    552                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              329392                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency     13178270000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0        2.087958                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1        4.446136                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2        6.560809                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3       22.626185                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4       24.541201                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5       46.217483                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6      243.273264                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7       46.465228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8      723.938462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9      643.343750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10     766.027907                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11     711.429806                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12     753.757437                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13     644.602740                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14     760.720554                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15     596.724638                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                329392                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                 1821664                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                  290416                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                  577261                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                  147622                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                   72938                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                   49893                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                   18700                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                   24863                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                   15498                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                   15106                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                  15090                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                  23407                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                  15117                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                  15157                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                  15197                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                  15204                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             3133133                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    68919.127844                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1    7384864.457831                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2    427933.732837                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3    1757124.940277                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4    1195858.172556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5    2066876.639191                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6    28435534.793814                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7    5535869.292524                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    54083272.058824                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9    62687428.977273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10   63407974.137931                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11   64145276.162791                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12   63407974.137931                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13   66065793.413174                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14   61636801.675978                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15   21506798.245614                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  39976.286803                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                     1661578                       # number of ReadReq hits
system.l2.ReadReq_hits::1                      288922                       # number of ReadReq hits
system.l2.ReadReq_hits::2                      551479                       # number of ReadReq hits
system.l2.ReadReq_hits::3                      141343                       # number of ReadReq hits
system.l2.ReadReq_hits::4                       63712                       # number of ReadReq hits
system.l2.ReadReq_hits::5                       44555                       # number of ReadReq hits
system.l2.ReadReq_hits::6                       18312                       # number of ReadReq hits
system.l2.ReadReq_hits::7                       22870                       # number of ReadReq hits
system.l2.ReadReq_hits::8                       15294                       # number of ReadReq hits
system.l2.ReadReq_hits::9                       14930                       # number of ReadReq hits
system.l2.ReadReq_hits::10                      14916                       # number of ReadReq hits
system.l2.ReadReq_hits::11                      23235                       # number of ReadReq hits
system.l2.ReadReq_hits::12                      14943                       # number of ReadReq hits
system.l2.ReadReq_hits::13                      14990                       # number of ReadReq hits
system.l2.ReadReq_hits::14                      15018                       # number of ReadReq hits
system.l2.ReadReq_hits::15                      14691                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2920788                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            11032987500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.087879                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::1               0.005144                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.044663                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::3               0.042534                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::4               0.126491                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.106989                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.020749                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.080159                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.013163                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::9               0.011651                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::10              0.011531                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::11              0.007348                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::12              0.011510                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::13              0.011018                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.011779                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.033741                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                    160086                       # number of ReadReq misses
system.l2.ReadReq_misses::1                      1494                       # number of ReadReq misses
system.l2.ReadReq_misses::2                     25782                       # number of ReadReq misses
system.l2.ReadReq_misses::3                      6279                       # number of ReadReq misses
system.l2.ReadReq_misses::4                      9226                       # number of ReadReq misses
system.l2.ReadReq_misses::5                      5338                       # number of ReadReq misses
system.l2.ReadReq_misses::6                       388                       # number of ReadReq misses
system.l2.ReadReq_misses::7                      1993                       # number of ReadReq misses
system.l2.ReadReq_misses::8                       204                       # number of ReadReq misses
system.l2.ReadReq_misses::9                       176                       # number of ReadReq misses
system.l2.ReadReq_misses::10                      174                       # number of ReadReq misses
system.l2.ReadReq_misses::11                      172                       # number of ReadReq misses
system.l2.ReadReq_misses::12                      174                       # number of ReadReq misses
system.l2.ReadReq_misses::13                      167                       # number of ReadReq misses
system.l2.ReadReq_misses::14                      179                       # number of ReadReq misses
system.l2.ReadReq_misses::15                      513                       # number of ReadReq misses
system.l2.ReadReq_misses::total                212345                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       269                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        8478011000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0          0.116419                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1          0.730249                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2          0.367383                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3          1.436615                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4          2.907620                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5          4.250616                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6         11.340963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7          8.529783                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8         13.684088                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9         14.039190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10        14.054076                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11         9.060367                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12        14.028974                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13        13.991951                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14        13.955123                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15        13.948698                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  212076                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency    973528000                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                70360                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                27922                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                35076                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                10498                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                 5851                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                 4343                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                 2494                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                 2910                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                 2459                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                 2131                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                2349                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                4588                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                2123                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                2104                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                2377                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                2665                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           180250                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 108731.566231                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 273990.151135                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 218107.908541                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 728743.855973                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 1307529.140318                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 1761536.495510                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 3067503.207698                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 2628987.285223                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 3111164.294429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 3590029.563585                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 3256855.257556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 1667470.139494                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 3603557.701366                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 3636099.334601                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 3218490.954985                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 2870676.547842                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40054.224688                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          7650353000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                  70360                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                  27922                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                  35076                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                  10498                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                   5851                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                   4343                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                   2494                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                   2910                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                   2459                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                   2131                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                  2349                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                  4588                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                  2123                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                  2104                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                  2377                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                  2665                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             180250                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     7219774000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0       2.561825                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1       6.455483                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2       5.138841                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3      17.169937                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4      30.806700                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5      41.503569                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6      72.273456                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7      61.941581                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8      73.302155                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9      84.584702                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10     76.734781                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11     39.287271                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12     84.903439                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13     85.670152                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14     75.830879                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15     67.636023                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               180250                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency   7115958000                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                471399                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            471399                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                    471399                       # number of Writeback hits
system.l2.Writeback_hits::total                471399                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets 13615.384615                       # average number of cycles each access was blocked
system.l2.avg_refs                           7.504021                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                      13                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets           177000                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                  1979422                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                   364501                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                   627467                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                   162180                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                    86360                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                    57020                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                    20054                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                    31952                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                    15953                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                    15618                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                   15520                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                   23870                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                   15554                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                   15668                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                   15630                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                   15756                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3462525                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     88609.426322                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     372642.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::2     370637.133495                       # average overall miss latency
system.l2.demand_avg_miss_latency::3     1351632.888612                       # average overall miss latency
system.l2.demand_avg_miss_latency::4     1243552.388732                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     2259444.404332                       # average overall miss latency
system.l2.demand_avg_miss_latency::6     16167608.783008                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     3101076.249725                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     42737442.336874                       # average overall miss latency
system.l2.demand_avg_miss_latency::9     40936009.447674                       # average overall miss latency
system.l2.demand_avg_miss_latency::10    46629096.854305                       # average overall miss latency
system.l2.demand_avg_miss_latency::11    44352715.748031                       # average overall miss latency
system.l2.demand_avg_miss_latency::12    46094884.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::13    41539785.398230                       # average overall miss latency
system.l2.demand_avg_miss_latency::14    46019566.176471                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    26445046.478873                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   39995.495579                       # average overall mshr miss latency
system.l2.demand_hits::0                      1661578                       # number of demand (read+write) hits
system.l2.demand_hits::1                       288922                       # number of demand (read+write) hits
system.l2.demand_hits::2                       551479                       # number of demand (read+write) hits
system.l2.demand_hits::3                       141343                       # number of demand (read+write) hits
system.l2.demand_hits::4                        63712                       # number of demand (read+write) hits
system.l2.demand_hits::5                        44555                       # number of demand (read+write) hits
system.l2.demand_hits::6                        18312                       # number of demand (read+write) hits
system.l2.demand_hits::7                        22870                       # number of demand (read+write) hits
system.l2.demand_hits::8                        15294                       # number of demand (read+write) hits
system.l2.demand_hits::9                        14930                       # number of demand (read+write) hits
system.l2.demand_hits::10                       14916                       # number of demand (read+write) hits
system.l2.demand_hits::11                       23235                       # number of demand (read+write) hits
system.l2.demand_hits::12                       14943                       # number of demand (read+write) hits
system.l2.demand_hits::13                       14990                       # number of demand (read+write) hits
system.l2.demand_hits::14                       15018                       # number of demand (read+write) hits
system.l2.demand_hits::15                       14691                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2920788                       # number of demand (read+write) hits
system.l2.demand_miss_latency             28163974500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.160574                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.207349                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.121103                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.128481                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.262251                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.218608                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.086865                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.284239                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.041309                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.044052                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.038918                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.026602                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.039282                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.043273                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.039155                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.067593                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                     317844                       # number of demand (read+write) misses
system.l2.demand_misses::1                      75579                       # number of demand (read+write) misses
system.l2.demand_misses::2                      75988                       # number of demand (read+write) misses
system.l2.demand_misses::3                      20837                       # number of demand (read+write) misses
system.l2.demand_misses::4                      22648                       # number of demand (read+write) misses
system.l2.demand_misses::5                      12465                       # number of demand (read+write) misses
system.l2.demand_misses::6                       1742                       # number of demand (read+write) misses
system.l2.demand_misses::7                       9082                       # number of demand (read+write) misses
system.l2.demand_misses::8                        659                       # number of demand (read+write) misses
system.l2.demand_misses::9                        688                       # number of demand (read+write) misses
system.l2.demand_misses::10                       604                       # number of demand (read+write) misses
system.l2.demand_misses::11                       635                       # number of demand (read+write) misses
system.l2.demand_misses::12                       611                       # number of demand (read+write) misses
system.l2.demand_misses::13                       678                       # number of demand (read+write) misses
system.l2.demand_misses::14                       612                       # number of demand (read+write) misses
system.l2.demand_misses::15                      1065                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                 541737                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        269                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        21656281000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0           0.273549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1           1.485505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2           0.862943                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3           3.338685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4           6.269893                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5           9.496107                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6          27.000499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7          16.946294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8          33.941453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9          34.669484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10         34.888402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11         22.684039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12         34.812138                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13         34.558846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14         34.642866                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15         34.365829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   541468                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.124312                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.009379                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.017128                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.004878                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.002892                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.002376                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.002166                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.003964                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.002085                       # Average percentage of cache occupancy
system.l2.occ_%::9                           0.001982                       # Average percentage of cache occupancy
system.l2.occ_%::10                          0.001980                       # Average percentage of cache occupancy
system.l2.occ_%::11                          0.002090                       # Average percentage of cache occupancy
system.l2.occ_%::12                          0.002039                       # Average percentage of cache occupancy
system.l2.occ_%::13                          0.002033                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.001999                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.007622                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.380408                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4073.441359                       # Average occupied blocks per context
system.l2.occ_blocks::1                    307.338295                       # Average occupied blocks per context
system.l2.occ_blocks::2                    561.250738                       # Average occupied blocks per context
system.l2.occ_blocks::3                    159.844991                       # Average occupied blocks per context
system.l2.occ_blocks::4                     94.749279                       # Average occupied blocks per context
system.l2.occ_blocks::5                     77.865721                       # Average occupied blocks per context
system.l2.occ_blocks::6                     70.969329                       # Average occupied blocks per context
system.l2.occ_blocks::7                    129.885472                       # Average occupied blocks per context
system.l2.occ_blocks::8                     68.328540                       # Average occupied blocks per context
system.l2.occ_blocks::9                     64.959717                       # Average occupied blocks per context
system.l2.occ_blocks::10                    64.884934                       # Average occupied blocks per context
system.l2.occ_blocks::11                    68.484189                       # Average occupied blocks per context
system.l2.occ_blocks::12                    66.825528                       # Average occupied blocks per context
system.l2.occ_blocks::13                    66.630419                       # Average occupied blocks per context
system.l2.occ_blocks::14                    65.512483                       # Average occupied blocks per context
system.l2.occ_blocks::15                   249.756253                       # Average occupied blocks per context
system.l2.occ_blocks::16                 12465.221683                       # Average occupied blocks per context
system.l2.overall_accesses::0                 1979422                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                  364501                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                  627467                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                  162180                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                   86360                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                   57020                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                   20054                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                   31952                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                   15953                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                   15618                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                  15520                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                  23870                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                  15554                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                  15668                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                  15630                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                  15756                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3462525                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    88609.426322                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    372642.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::2    370637.133495                       # average overall miss latency
system.l2.overall_avg_miss_latency::3    1351632.888612                       # average overall miss latency
system.l2.overall_avg_miss_latency::4    1243552.388732                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    2259444.404332                       # average overall miss latency
system.l2.overall_avg_miss_latency::6    16167608.783008                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    3101076.249725                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    42737442.336874                       # average overall miss latency
system.l2.overall_avg_miss_latency::9    40936009.447674                       # average overall miss latency
system.l2.overall_avg_miss_latency::10   46629096.854305                       # average overall miss latency
system.l2.overall_avg_miss_latency::11   44352715.748031                       # average overall miss latency
system.l2.overall_avg_miss_latency::12   46094884.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::13   41539785.398230                       # average overall miss latency
system.l2.overall_avg_miss_latency::14   46019566.176471                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   26445046.478873                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  39995.495579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                     1661578                       # number of overall hits
system.l2.overall_hits::1                      288922                       # number of overall hits
system.l2.overall_hits::2                      551479                       # number of overall hits
system.l2.overall_hits::3                      141343                       # number of overall hits
system.l2.overall_hits::4                       63712                       # number of overall hits
system.l2.overall_hits::5                       44555                       # number of overall hits
system.l2.overall_hits::6                       18312                       # number of overall hits
system.l2.overall_hits::7                       22870                       # number of overall hits
system.l2.overall_hits::8                       15294                       # number of overall hits
system.l2.overall_hits::9                       14930                       # number of overall hits
system.l2.overall_hits::10                      14916                       # number of overall hits
system.l2.overall_hits::11                      23235                       # number of overall hits
system.l2.overall_hits::12                      14943                       # number of overall hits
system.l2.overall_hits::13                      14990                       # number of overall hits
system.l2.overall_hits::14                      15018                       # number of overall hits
system.l2.overall_hits::15                      14691                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                 2920788                       # number of overall hits
system.l2.overall_miss_latency            28163974500                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.160574                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.207349                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.121103                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.128481                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.262251                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.218608                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.086865                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.284239                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.041309                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.044052                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.038918                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.026602                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.039282                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.043273                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.039155                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.067593                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                    317844                       # number of overall misses
system.l2.overall_misses::1                     75579                       # number of overall misses
system.l2.overall_misses::2                     75988                       # number of overall misses
system.l2.overall_misses::3                     20837                       # number of overall misses
system.l2.overall_misses::4                     22648                       # number of overall misses
system.l2.overall_misses::5                     12465                       # number of overall misses
system.l2.overall_misses::6                      1742                       # number of overall misses
system.l2.overall_misses::7                      9082                       # number of overall misses
system.l2.overall_misses::8                       659                       # number of overall misses
system.l2.overall_misses::9                       688                       # number of overall misses
system.l2.overall_misses::10                      604                       # number of overall misses
system.l2.overall_misses::11                      635                       # number of overall misses
system.l2.overall_misses::12                      611                       # number of overall misses
system.l2.overall_misses::13                      678                       # number of overall misses
system.l2.overall_misses::14                      612                       # number of overall misses
system.l2.overall_misses::15                     1065                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                541737                       # number of overall misses
system.l2.overall_mshr_hits                       269                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       21656281000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0          0.273549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1          1.485505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2          0.862943                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3          3.338685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4          6.269893                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5          9.496107                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6         27.000499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7         16.946294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8         33.941453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9         34.669484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10        34.888402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11        22.684039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12        34.812138                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13        34.558846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14        34.642866                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15        34.365829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  541468                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency   8089486000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                         354789                       # number of replacements
system.l2.sampled_refs                         354789                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      18655.948931                       # Cycle average of tags in use
system.l2.total_refs                          2662344                       # Total number of references to valid blocks.
system.l2.warmup_cycle                     6028361000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           172567                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
host_inst_rate                               16089628                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389576                       # Number of bytes of host memory used
host_seconds                                    11.71                       # Real time elapsed on the host
host_tick_rate                             1650457603                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   188420722                       # Number of instructions simulated
sim_seconds                                  0.019328                       # Number of seconds simulated
sim_ticks                                 19328372000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0          407                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          407                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0 15816.666667                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency 12816.666667                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0          347                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          347                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency       949000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.147420                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0           60                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           60                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency       769000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.147420                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses           60                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0         20656                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        20656                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 18666.666667                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 15666.666667                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0             20215                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         20215                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency      8232000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.021350                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0             441                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          441                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency      6909000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.021350                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses           441                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency     29411500                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0          307                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          307                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0 22150.537634                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency        22750                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0          214                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          214                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency      2060000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.302932                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0           93                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           93                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency      1820000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.260586                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses           80                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0         9803                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total         9803                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 49885.906040                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 46885.906040                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0             9654                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         9654                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency      7433000                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.015199                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0            149                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total          149                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency      6986000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.015199                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses          149                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency     18005000                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs                34.161677                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0          30459                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        30459                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 26550.847458                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 23550.847458                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0              29869                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          29869                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency      15665000                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.019370                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0              590                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total          590                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency     13895000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.019370                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses            590                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.818636                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.002930                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          838.283676                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1                  -3                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0         30459                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        30459                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 26550.847458                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 23550.847458                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0             29869                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total         29869                       # number of overall hits
system.cpu00.dcache.overall_miss_latency     15665000                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.019370                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0             590                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total          590                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency     13895000                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.019370                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses           590                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency     47416500                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements                  167                       # number of replacements
system.cpu00.dcache.sampled_refs                  167                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              835.283676                       # Cycle average of tags in use
system.cpu00.dcache.total_refs                   5705                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                     34                       # number of writebacks
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_hits                      31528                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                      21290                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_hits                     10238                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0        101779                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       101779                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 16972.602740                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 13972.602740                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0            101487                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        101487                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency      4956000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.002869                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0             292                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          292                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency      4080000                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.002869                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses           292                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs                70.260274                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0         101779                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       101779                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 16972.602740                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 13972.602740                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0             101487                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         101487                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency       4956000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.002869                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0              292                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          292                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency      4080000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.002869                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses            292                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0        101779                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       101779                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 16972.602740                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 13972.602740                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0            101487                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total        101487                       # number of overall hits
system.cpu00.icache.overall_miss_latency      4956000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.002869                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0             292                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total          292                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency      4080000                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.002869                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses           292                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements                  292                       # number of replacements
system.cpu00.icache.sampled_refs                  292                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu00.icache.total_refs                  20516                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.989448                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses                  7812                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                      7812                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::swpipl                 539     87.22%     87.22% # number of callpals executed
system.cpu00.kern.callpal::rdps                    45      7.28%     94.50% # number of callpals executed
system.cpu00.kern.callpal::rti                     34      5.50%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  618                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                      652                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                     33                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                    188     30.97%     30.97% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                     5      0.82%     31.80% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    20      3.29%     35.09% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     9      1.48%     36.57% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   385     63.43%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                607                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     188     46.88%     46.88% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                      5      1.25%     48.13% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     20      4.99%     53.12% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      9      2.24%     55.36% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    179     44.64%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 401                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            19389625500     99.27%     99.27% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               2346500      0.01%     99.28% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               7975500      0.04%     99.32% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30               5831500      0.03%     99.35% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             126315000      0.65%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        19532094000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.464935                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel              34                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.not_idle_fraction               0.010552                       # Percentage of non-idle cycles
system.cpu00.numCycles                       39064188                       # number of cpu cycles simulated
system.cpu00.num_insts                         101779                       # Number of instructions executed
system.cpu00.num_refs                           31585                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0          144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0 19916.666667                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency 16916.666667                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0          108                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          108                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency       717000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0           36                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           36                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency       609000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses           36                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0         10538                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        10538                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0 17848.717949                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency 14848.717949                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_hits::0             10148                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         10148                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency      6961000                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.037009                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0             390                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          390                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency      5791000                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.037009                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses           390                       # number of ReadReq MSHR misses
system.cpu01.dcache.StoreCondReq_accesses::0          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0 16870.370370                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency 18690.476190                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0           70                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           70                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency       911000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.435484                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0           54                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           54                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency       785000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.338710                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses           42                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0         4920                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         4920                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 55608.695652                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 52608.695652                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0             4874                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         4874                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency      2558000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.009350                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0             46                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           46                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency      2420000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.009350                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses           46                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency      6299000                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs                11.130769                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0          15458                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        15458                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 21832.568807                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 18832.568807                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0              15022                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          15022                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency       9519000                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.028205                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0              436                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          436                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency      8211000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.028205                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses            436                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.452470                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_%::1                -0.000748                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          463.328833                       # Average occupied blocks per context
system.cpu01.dcache.occ_blocks::1           -0.765780                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0         15458                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        15458                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 21832.568807                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 18832.568807                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0             15022                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total         15022                       # number of overall hits
system.cpu01.dcache.overall_miss_latency      9519000                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.028205                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0             436                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total          436                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency      8211000                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.028205                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses           436                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency      6299000                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements                  130                       # number of replacements
system.cpu01.dcache.sampled_refs                  130                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              462.563053                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                   1447                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                     21                       # number of writebacks
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_hits                      15755                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                      10682                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_hits                      5073                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0         49297                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        49297                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 15702.970297                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 12702.970297                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0             49196                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         49196                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency      1586000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.002049                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0             101                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          101                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency      1283000                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.002049                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses           101                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs               176.346535                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0          49297                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        49297                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 15702.970297                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 12702.970297                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0              49196                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          49196                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency       1586000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.002049                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0              101                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          101                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency      1283000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.002049                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses            101                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                 0.980469                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0                 502                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0         49297                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        49297                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 15702.970297                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 12702.970297                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0             49196                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total         49196                       # number of overall hits
system.cpu01.icache.overall_miss_latency      1586000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.002049                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0             101                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total          101                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency      1283000                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.002049                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses           101                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements                  101                       # number of replacements
system.cpu01.icache.sampled_refs                  101                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse                     502                       # Cycle average of tags in use
system.cpu01.icache.total_refs                  17811                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.995679                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses                  5025                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                      5025                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::swpipl                 286     80.56%     80.56% # number of callpals executed
system.cpu01.kern.callpal::rdps                    40     11.27%     91.83% # number of callpals executed
system.cpu01.kern.callpal::rti                     29      8.17%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  355                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                      384                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                     28                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                     89     25.87%     25.87% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    20      5.81%     31.69% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     9      2.62%     34.30% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   226     65.70%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                344                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                      89     44.95%     44.95% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     20     10.10%     55.05% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      9      4.55%     59.60% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                     80     40.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 198                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            19486782000     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               7921000      0.04%     99.80% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               6003000      0.03%     99.83% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              32298000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        19533004000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.353982                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                29                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.not_idle_fraction               0.004321                       # Percentage of non-idle cycles
system.cpu01.numCycles                       39066008                       # number of cpu cycles simulated
system.cpu01.num_insts                          49297                       # Number of instructions executed
system.cpu01.num_refs                           15802                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0         5082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total         5082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0 13978.552279                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency 10978.552279                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0         4709                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total         4709                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency      5214000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.073396                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0          373                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total          373                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency      4095000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.073396                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses          373                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0        294061                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       294061                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 16718.050630                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency 13717.622600                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu02.dcache.ReadReq_hits::0            285884                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        285884                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency    136703500                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.027807                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0            8177                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         8177                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency    112169000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.027807                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses          8177                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_uncacheable_latency     75530500                       # number of ReadReq MSHR uncacheable cycles
system.cpu02.dcache.StoreCondReq_accesses::0         5045                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total         5045                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0 44092.827004                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency 41342.291372                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0         4334                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         4334                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency     31350000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.140932                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0          711                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          711                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency     29229000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.140139                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses          707                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0       168490                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       168490                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0 53089.258233                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency 50089.258233                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0           161992                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       161992                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency    344974000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.038566                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0           6498                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         6498                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency    325480000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.038566                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses         6498                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency    130222000                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs                37.854554                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0         462551                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total       462551                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 32822.998296                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 29822.759796                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0             447876                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total         447876                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency     481677500                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.031726                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0            14675                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        14675                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency    437649000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.031726                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses          14675                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.910510                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_%::1                -0.000008                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          932.361745                       # Average occupied blocks per context
system.cpu02.dcache.occ_blocks::1           -0.007897                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0        462551                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total       462551                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 32822.998296                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 29822.759796                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0            447876                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total        447876                       # number of overall hits
system.cpu02.dcache.overall_miss_latency    481677500                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.031726                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0           14675                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total        14675                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency    437649000                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.031726                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses         14675                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency    205752500                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements                12252                       # number of replacements
system.cpu02.dcache.sampled_refs                12252                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              932.353848                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                 463794                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                   6493                       # number of writebacks
system.cpu02.dtb.data_accesses                  48390                       # DTB accesses
system.cpu02.dtb.data_acv                          10                       # DTB access violations
system.cpu02.dtb.data_hits                     473501                       # DTB hits
system.cpu02.dtb.data_misses                      406                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                  32732                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                     299033                       # DTB read hits
system.cpu02.dtb.read_misses                      333                       # DTB read misses
system.cpu02.dtb.write_accesses                 15658                       # DTB write accesses
system.cpu02.dtb.write_acv                         10                       # DTB write access violations
system.cpu02.dtb.write_hits                    174468                       # DTB write hits
system.cpu02.dtb.write_misses                      73                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0       1439242                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      1439242                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0 16051.873664                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency 13050.134188                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0           1399000                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       1399000                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency    645959500                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.027961                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0           40242                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        40242                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency    525163500                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.027961                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses         40242                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs                34.902117                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0        1439242                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      1439242                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0 16051.873664                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency 13050.134188                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0            1399000                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        1399000                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency     645959500                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.027961                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0            40242                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        40242                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency    525163500                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.027961                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses          40242                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0       1439242                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      1439242                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0 16051.873664                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency 13050.134188                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0           1399000                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total       1399000                       # number of overall hits
system.cpu02.icache.overall_miss_latency    645959500                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.027961                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0           40242                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total        40242                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency    525163500                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.027961                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses         40242                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements                40242                       # number of replacements
system.cpu02.icache.sampled_refs                40242                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu02.icache.total_refs                1404531                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.832895                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses                194117                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                    193804                       # ITB hits
system.cpu02.itb.fetch_misses                     313                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::wripir                  18      0.35%      0.35% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  78      1.50%      1.85% # number of callpals executed
system.cpu02.kern.callpal::tbi                      5      0.10%      1.94% # number of callpals executed
system.cpu02.kern.callpal::swpipl                4523     86.98%     88.92% # number of callpals executed
system.cpu02.kern.callpal::rdps                   319      6.13%     95.06% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.02%     95.08% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    1      0.02%     95.10% # number of callpals executed
system.cpu02.kern.callpal::rti                    182      3.50%     98.60% # number of callpals executed
system.cpu02.kern.callpal::callsys                 36      0.69%     99.29% # number of callpals executed
system.cpu02.kern.callpal::imb                      1      0.02%     99.31% # number of callpals executed
system.cpu02.kern.callpal::rdunique                35      0.67%     99.98% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.02%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                 5200                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                     6015                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                    193                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                   1506     31.43%     31.43% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                    57      1.19%     32.62% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    20      0.42%     33.04% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     9      0.19%     33.23% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  3199     66.77%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               4791                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    1504     48.75%     48.75% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                     57      1.85%     50.60% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     20      0.65%     51.25% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      9      0.29%     51.54% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   1495     48.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                3085                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            18123927000     92.79%     92.79% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21              30881000      0.16%     92.95% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               8352000      0.04%     92.99% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               7205000      0.04%     93.03% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31            1362152000      6.97%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        19532517000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.998672                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.467334                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel                95                      
system.cpu02.kern.mode_good::user                  95                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel             260                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                95                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel     0.365385                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      23752105000     98.78%     98.78% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user          293004000      1.22%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     78                       # number of times the context was actually changed
system.cpu02.kern.syscall::2                        1      5.56%      5.56% # number of syscalls executed
system.cpu02.kern.syscall::4                        6     33.33%     38.89% # number of syscalls executed
system.cpu02.kern.syscall::17                       4     22.22%     61.11% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      5.56%     66.67% # number of syscalls executed
system.cpu02.kern.syscall::71                       2     11.11%     77.78% # number of syscalls executed
system.cpu02.kern.syscall::74                       1      5.56%     83.33% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      5.56%     88.89% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      5.56%     94.44% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      5.56%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   18                       # number of syscalls executed
system.cpu02.not_idle_fraction               0.167105                       # Percentage of non-idle cycles
system.cpu02.numCycles                       39065034                       # number of cpu cycles simulated
system.cpu02.num_insts                        1438826                       # Number of instructions executed
system.cpu02.num_refs                          476039                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0        70086                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        70086                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0  8497.237569                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency  5497.237569                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0        69905                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total        69905                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency      1538000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.002583                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0          181                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total          181                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency       995000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.002583                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses          181                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0       2478946                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      2478946                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0 25013.157895                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency 22012.918660                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu03.dcache.ReadReq_hits::0           2476856                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       2476856                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency     52277500                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.000843                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0            2090                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         2090                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency     46007000                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.000843                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses          2090                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_uncacheable_latency       992000                       # number of ReadReq MSHR uncacheable cycles
system.cpu03.dcache.StoreCondReq_accesses::0        70072                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        70072                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0 18622.317597                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency 16370.535714                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0        69839                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total        69839                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency      4339000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.003325                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0          233                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total          233                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency      3667000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.003197                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses          224                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0      1509518                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total      1509518                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0 47777.381724                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency 44777.381724                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0          1507975                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total      1507975                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency     73720500                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.001022                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0           1543                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         1543                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency     69091500                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.001022                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses         1543                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency     19934500                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs              1521.911471                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0        3988464                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      3988464                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 34681.530416                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency 31681.392788                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0            3984831                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        3984831                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency     125998000                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.000911                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0             3633                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         3633                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency    115098500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.000911                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses           3633                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.743474                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          761.317180                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0       3988464                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      3988464                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 34681.530416                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency 31681.392788                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0           3984831                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total       3984831                       # number of overall hits
system.cpu03.dcache.overall_miss_latency    125998000                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.000911                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0            3633                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total         3633                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency    115098500                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.000911                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses          3633                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency     20926500                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                 2406                       # number of replacements
system.cpu03.dcache.sampled_refs                 2406                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              761.317180                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                3661719                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                   1370                       # number of writebacks
system.cpu03.dtb.data_accesses                4091967                       # DTB accesses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_hits                    4128532                       # DTB hits
system.cpu03.dtb.data_misses                       90                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                2528537                       # DTB read accesses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_hits                    2548916                       # DTB read hits
system.cpu03.dtb.read_misses                       79                       # DTB read misses
system.cpu03.dtb.write_accesses               1563430                       # DTB write accesses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_hits                   1579616                       # DTB write hits
system.cpu03.dtb.write_misses                      11                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0       9698787                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      9698787                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0 20939.318666                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency 17938.254081                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0           9695969                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       9695969                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency     59007000                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.000291                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0            2818                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         2818                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency     50550000                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.000291                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses          2818                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs              2815.128151                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0        9698787                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      9698787                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0 20939.318666                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency 17938.254081                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0            9695969                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        9695969                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency      59007000                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.000291                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0             2818                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         2818                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency     50550000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.000291                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses           2818                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                 0.999923                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0          511.960531                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0       9698787                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      9698787                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0 20939.318666                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency 17938.254081                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0           9695969                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total       9695969                       # number of overall hits
system.cpu03.icache.overall_miss_latency     59007000                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.000291                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0            2818                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total         2818                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency     50550000                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.000291                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses          2818                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements                 2817                       # number of replacements
system.cpu03.icache.sampled_refs                 2817                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse              511.960531                       # Cycle average of tags in use
system.cpu03.icache.total_refs                7930216                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.273984                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses               9587933                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                   9587894                       # ITB hits
system.cpu03.itb.fetch_misses                      39                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::wripir                 106     14.54%     14.54% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  12      1.65%     16.19% # number of callpals executed
system.cpu03.kern.callpal::tbi                      1      0.14%     16.32% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 494     67.76%     84.09% # number of callpals executed
system.cpu03.kern.callpal::rdps                    57      7.82%     91.91% # number of callpals executed
system.cpu03.kern.callpal::rti                     36      4.94%     96.84% # number of callpals executed
system.cpu03.kern.callpal::callsys                  2      0.27%     97.12% # number of callpals executed
system.cpu03.kern.callpal::imb                      1      0.14%     97.26% # number of callpals executed
system.cpu03.kern.callpal::rdunique                20      2.74%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  729                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                      882                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                     15                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                    178     32.13%     32.13% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    20      3.61%     35.74% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     4      0.72%     36.46% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   352     63.54%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                554                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                     178     47.34%     47.34% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     20      5.32%     52.66% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      4      1.06%     53.72% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                    174     46.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 376                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            19425267500     99.46%     99.46% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               8890000      0.05%     99.50% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               4057500      0.02%     99.52% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              92853000      0.48%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        19531068000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.494318                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel                26                      
system.cpu03.kern.mode_good::user                  26                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel              48                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                26                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel     0.541667                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel       9464809000     40.78%     40.78% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user        13742200000     59.22%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu03.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    1                       # number of syscalls executed
system.cpu03.not_idle_fraction               0.726016                       # Percentage of non-idle cycles
system.cpu03.numCycles                       39062136                       # number of cpu cycles simulated
system.cpu03.num_insts                        9698697                       # Number of instructions executed
system.cpu03.num_refs                         4128977                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0          605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0 16456.140351                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency 13456.140351                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0          548                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          548                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency       938000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.094215                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0           57                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           57                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency       767000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.094215                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses           57                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0         34017                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        34017                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 15477.173913                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 12477.173913                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_hits::0             32177                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         32177                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency     28478000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.054091                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0            1840                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         1840                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency     22958000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.054091                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses          1840                       # number of ReadReq MSHR misses
system.cpu04.dcache.StoreCondReq_accesses::0          600                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          600                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0 37511.111111                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency 35363.636364                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0          465                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          465                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency      5064000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.225000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0          135                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total          135                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency      4668000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.220000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses          132                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0        20810                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        20810                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 54863.284609                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 51863.284609                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0            19647                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        19647                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency     63806000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.055887                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0           1163                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         1163                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency     60317000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.055887                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses         1163                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency      6305500                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs                30.402075                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0          54827                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        54827                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0 30730.602731                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency 27730.602731                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0              51824                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          51824                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency      92284000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.054772                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0             3003                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         3003                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency     83275000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.054772                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses           3003                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.616246                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_%::1                -0.000008                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          631.036084                       # Average occupied blocks per context
system.cpu04.dcache.occ_blocks::1           -0.007905                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0         54827                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        54827                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0 30730.602731                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency 27730.602731                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0             51824                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total         51824                       # number of overall hits
system.cpu04.dcache.overall_miss_latency     92284000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.054772                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0            3003                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total         3003                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency     83275000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.054772                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses          3003                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency      6305500                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                 2313                       # number of replacements
system.cpu04.dcache.sampled_refs                 2313                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              631.028178                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                  70320                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                    925                       # number of writebacks
system.cpu04.dtb.data_accesses                   2701                       # DTB accesses
system.cpu04.dtb.data_acv                          21                       # DTB access violations
system.cpu04.dtb.data_hits                      55409                       # DTB hits
system.cpu04.dtb.data_misses                      365                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                   1826                       # DTB read accesses
system.cpu04.dtb.read_acv                          12                       # DTB read access violations
system.cpu04.dtb.read_hits                      34076                       # DTB read hits
system.cpu04.dtb.read_misses                      327                       # DTB read misses
system.cpu04.dtb.write_accesses                   875                       # DTB write accesses
system.cpu04.dtb.write_acv                          9                       # DTB write access violations
system.cpu04.dtb.write_hits                     21333                       # DTB write hits
system.cpu04.dtb.write_misses                      38                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0        158291                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       158291                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0 16156.076251                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency 13156.076251                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0            157032                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        157032                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency     20340500                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.007954                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0            1259                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         1259                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency     16563500                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.007954                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses          1259                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs               103.312947                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0         158291                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       158291                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0 16156.076251                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency 13156.076251                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0             157032                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         157032                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency      20340500                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.007954                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0             1259                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         1259                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency     16563500                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.007954                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses           1259                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0        158291                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       158291                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0 16156.076251                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency 13156.076251                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0            157032                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total        157032                       # number of overall hits
system.cpu04.icache.overall_miss_latency     20340500                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.007954                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0            1259                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total         1259                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency     16563500                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.007954                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses          1259                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                 1259                       # number of replacements
system.cpu04.icache.sampled_refs                 1259                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu04.icache.total_refs                 130071                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.982674                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses                 28501                       # ITB accesses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_hits                     28376                       # ITB hits
system.cpu04.itb.fetch_misses                     125                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::wripir                   1      0.15%      0.15% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  58      8.87%      9.02% # number of callpals executed
system.cpu04.kern.callpal::tbi                      5      0.76%      9.79% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 441     67.43%     77.22% # number of callpals executed
system.cpu04.kern.callpal::rdps                    41      6.27%     83.49% # number of callpals executed
system.cpu04.kern.callpal::rti                     97     14.83%     98.32% # number of callpals executed
system.cpu04.kern.callpal::callsys                  9      1.38%     99.69% # number of callpals executed
system.cpu04.kern.callpal::imb                      2      0.31%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  654                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                     1195                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                     30                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                    200     35.21%     35.21% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    20      3.52%     38.73% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    10      1.76%     40.49% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   338     59.51%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                568                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     200     47.62%     47.62% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     20      4.76%     52.38% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     10      2.38%     54.76% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    190     45.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 420                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            19446650500     99.60%     99.60% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               7965500      0.04%     99.64% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               7075000      0.04%     99.67% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              64031000      0.33%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        19525722000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.562130                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel                67                      
system.cpu04.kern.mode_good::user                  67                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel             155                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel     0.432258                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel      22439535000     99.89%     99.89% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           25723000      0.11%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu04.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    3                       # number of syscalls executed
system.cpu04.not_idle_fraction               0.017326                       # Percentage of non-idle cycles
system.cpu04.numCycles                       39051444                       # number of cpu cycles simulated
system.cpu04.num_insts                         157905                       # Number of instructions executed
system.cpu04.num_refs                           56600                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0         1461                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total         1461                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0 15243.243243                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency 12243.243243                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0         1313                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total         1313                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency      2256000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.101300                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0          148                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total          148                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency      1812000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.101300                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses          148                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0         89673                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        89673                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 32525.927487                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 29525.927487                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_hits::0             84929                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         84929                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency    154303000                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.052903                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0            4744                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         4744                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency    140071000                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.052903                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses          4744                       # number of ReadReq MSHR misses
system.cpu05.dcache.StoreCondReq_accesses::0         1439                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total         1439                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0 41471.380471                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency 39767.361111                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0         1142                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         1142                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency     12317000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.206393                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0          297                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total          297                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency     11453000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.200139                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses          288                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0        92439                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        92439                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 55689.631273                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 52689.631273                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0            85225                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        85225                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency    401745000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.078041                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0           7214                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         7214                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency    380103000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.078041                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses         7214                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency      7765000                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs                14.832408                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0         182112                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total       182112                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 46500.083626                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 43500.083626                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0             170154                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total         170154                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency     556048000                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.065663                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0            11958                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total        11958                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency    520174000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.065663                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses          11958                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.676402                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          692.635472                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0        182112                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total       182112                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 46500.083626                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 43500.083626                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0            170154                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total        170154                       # number of overall hits
system.cpu05.dcache.overall_miss_latency    556048000                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.065663                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0           11958                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total        11958                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency    520174000                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.065663                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses         11958                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency      7765000                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                10985                       # number of replacements
system.cpu05.dcache.sampled_refs                10985                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              691.635472                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                 162934                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                   6944                       # number of writebacks
system.cpu05.dtb.data_accesses                  49579                       # DTB accesses
system.cpu05.dtb.data_acv                           5                       # DTB access violations
system.cpu05.dtb.data_hits                     184513                       # DTB hits
system.cpu05.dtb.data_misses                      477                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                  34064                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                      90666                       # DTB read hits
system.cpu05.dtb.read_misses                      371                       # DTB read misses
system.cpu05.dtb.write_accesses                 15515                       # DTB write accesses
system.cpu05.dtb.write_acv                          5                       # DTB write access violations
system.cpu05.dtb.write_hits                     93847                       # DTB write hits
system.cpu05.dtb.write_misses                     106                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0        473533                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       473533                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_avg_miss_latency::0 19767.645769                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency 16767.645769                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_hits::0            468971                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        468971                       # number of ReadReq hits
system.cpu05.icache.ReadReq_miss_latency     90180000                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_rate::0     0.009634                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_misses::0            4562                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         4562                       # number of ReadReq misses
system.cpu05.icache.ReadReq_mshr_miss_latency     76494000                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::0     0.009634                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_misses          4562                       # number of ReadReq MSHR misses
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs                78.750055                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0         473533                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       473533                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0 19767.645769                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency 16767.645769                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0             468971                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         468971                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency      90180000                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0      0.009634                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0             4562                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         4562                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency     76494000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0     0.009634                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses           4562                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                 0.999998                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0          511.998979                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0        473533                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       473533                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0 19767.645769                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency 16767.645769                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0            468971                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total        468971                       # number of overall hits
system.cpu05.icache.overall_miss_latency     90180000                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0     0.009634                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0            4562                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total         4562                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency     76494000                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0     0.009634                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses          4562                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                 4561                       # number of replacements
system.cpu05.icache.sampled_refs                 4561                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse              511.998979                       # Cycle average of tags in use
system.cpu05.icache.total_refs                 359179                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.932211                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses                167351                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                    167199                       # ITB hits
system.cpu05.itb.fetch_misses                     152                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::wripir                  15      1.57%      1.57% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  53      5.53%      7.10% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 703     73.38%     80.48% # number of callpals executed
system.cpu05.kern.callpal::rdps                    41      4.28%     84.76% # number of callpals executed
system.cpu05.kern.callpal::wrusp                    1      0.10%     84.86% # number of callpals executed
system.cpu05.kern.callpal::rti                    128     13.36%     98.23% # number of callpals executed
system.cpu05.kern.callpal::callsys                 15      1.57%     99.79% # number of callpals executed
system.cpu05.kern.callpal::imb                      2      0.21%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  958                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                     1621                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                     26                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                    352     40.93%     40.93% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    20      2.33%     43.26% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     9      1.05%     44.30% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   479     55.70%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                860                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     350     48.61%     48.61% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     20      2.78%     51.39% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      9      1.25%     52.64% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    341     47.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 720                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            19577569000     99.47%     99.47% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               8144500      0.04%     99.51% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30               5846500      0.03%     99.54% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              91139000      0.46%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        19682699000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                0.994318                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.711900                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel                96                      
system.cpu05.kern.mode_good::user                  97                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel             180                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel     0.533333                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel      20395823000     98.48%     98.48% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user          315127000      1.52%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu05.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu05.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu05.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu05.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu05.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu05.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                   12                       # number of syscalls executed
system.cpu05.not_idle_fraction               0.067789                       # Percentage of non-idle cycles
system.cpu05.numCycles                       39367424                       # number of cpu cycles simulated
system.cpu05.num_insts                         473050                       # Number of instructions executed
system.cpu05.num_refs                          185870                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0          111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0        13450                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency        10450                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0           91                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           91                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency       269000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.180180                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0           20                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           20                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency       209000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.180180                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses           20                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0          6929                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         6929                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0 14151.515152                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency 11151.515152                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_hits::0              6863                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          6863                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency       934000                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.009525                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0              66                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency       736000                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.009525                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses            66                       # number of ReadReq MSHR misses
system.cpu06.dcache.StoreCondReq_accesses::0          105                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          105                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0 25052.631579                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency 22052.631579                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0           67                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           67                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency       952000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.361905                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0           38                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           38                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency       838000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.361905                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses           38                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0         3858                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         3858                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 61133.333333                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 58133.333333                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0             3828                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         3828                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency      1834000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.007776                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0             30                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency      1744000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.007776                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses           30                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency      5950500                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs                11.111111                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0          10787                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        10787                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 28833.333333                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency 25833.333333                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0              10691                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          10691                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency       2768000                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.008900                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0               96                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total           96                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency      2480000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.008900                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses             96                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.802870                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          822.138940                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0         10787                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        10787                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 28833.333333                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency 25833.333333                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0             10691                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total         10691                       # number of overall hits
system.cpu06.dcache.overall_miss_latency      2768000                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.008900                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0              96                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total           96                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency      2480000                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.008900                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses            96                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency      5950500                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                   18                       # number of replacements
system.cpu06.dcache.sampled_refs                   18                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              822.138940                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                    200                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                      7                       # number of writebacks
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_hits                      11032                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_hits                       7040                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_hits                      3992                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0         31420                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        31420                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0        21000                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency        18000                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0             31412                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         31412                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency       168000                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.000255                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0               8                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total            8                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency       144000                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.000255                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses             8                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs                       59                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0          31420                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        31420                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0        21000                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency        18000                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0              31412                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          31412                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency        168000                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.000255                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0                8                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total            8                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency       144000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.000255                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses              8                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0         31420                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        31420                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0        21000                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency        18000                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0             31412                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total         31412                       # number of overall hits
system.cpu06.icache.overall_miss_latency       168000                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.000255                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0               8                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total            8                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency       144000                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.000255                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses             8                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                    8                       # number of replacements
system.cpu06.icache.sampled_refs                    8                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu06.icache.total_refs                    472                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.997287                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses                  4935                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                      4935                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::swpipl                 276     80.00%     80.00% # number of callpals executed
system.cpu06.kern.callpal::rdps                    40     11.59%     91.59% # number of callpals executed
system.cpu06.kern.callpal::rti                     29      8.41%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  345                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                      374                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                     29                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                     88     26.35%     26.35% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    20      5.99%     32.34% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     9      2.69%     35.03% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   217     64.97%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                334                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                      88     44.90%     44.90% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     20     10.20%     55.10% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      9      4.59%     59.69% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                     79     40.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 196                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            19484891500     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               7567000      0.04%     99.81% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               6086500      0.03%     99.84% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              30790000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        19529335000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.364055                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel              29                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.not_idle_fraction               0.002713                       # Percentage of non-idle cycles
system.cpu06.numCycles                       39058670                       # number of cpu cycles simulated
system.cpu06.num_insts                          31420                       # Number of instructions executed
system.cpu06.num_refs                           11079                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0          769                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          769                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0 15654.411765                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency 12654.411765                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0          633                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          633                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency      2129000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.176853                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0          136                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          136                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency      1721000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.176853                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses          136                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0         40595                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        40595                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 14053.134557                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 11053.134557                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_hits::0             37979                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         37979                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency     36763000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.064441                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0            2616                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         2616                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency     28915000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.064441                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses          2616                       # number of ReadReq MSHR misses
system.cpu07.dcache.StoreCondReq_accesses::0          747                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          747                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0 44870.833333                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency 42825.531915                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0          507                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          507                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency     10769000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.321285                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0          240                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          240                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency     10064000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.314592                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses          235                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0        30556                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        30556                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0 54014.228546                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency 51014.228546                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0            28307                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        28307                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency    121478000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.073603                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0           2249                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         2249                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency    114731000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.073603                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses         2249                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency      5886500                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs                16.707031                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0          71151                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        71151                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0 32526.413155                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency 29526.413155                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0              66286                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          66286                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency     158241000                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.068376                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0             4865                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         4865                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency    143646000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.068376                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses           4865                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.937668                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_%::1                -0.000008                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          960.171980                       # Average occupied blocks per context
system.cpu07.dcache.occ_blocks::1           -0.007906                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0         71151                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        71151                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0 32526.413155                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency 29526.413155                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0             66286                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total         66286                       # number of overall hits
system.cpu07.dcache.overall_miss_latency    158241000                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.068376                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0            4865                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total         4865                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency    143646000                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.068376                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses          4865                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency      5886500                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                 4352                       # number of replacements
system.cpu07.dcache.sampled_refs                 4352                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              960.164074                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                  72709                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                   2893                       # number of writebacks
system.cpu07.dtb.data_accesses                   6267                       # DTB accesses
system.cpu07.dtb.data_acv                           7                       # DTB access violations
system.cpu07.dtb.data_hits                      72566                       # DTB hits
system.cpu07.dtb.data_misses                       96                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                   4023                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                      41256                       # DTB read hits
system.cpu07.dtb.read_misses                       82                       # DTB read misses
system.cpu07.dtb.write_accesses                  2244                       # DTB write accesses
system.cpu07.dtb.write_acv                          7                       # DTB write access violations
system.cpu07.dtb.write_hits                     31310                       # DTB write hits
system.cpu07.dtb.write_misses                      14                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0        204743                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       204743                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 23107.200322                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 20106.999195                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0            202257                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        202257                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency     57444500                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.012142                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0            2486                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         2486                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency     49986000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.012142                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses          2486                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs               121.853521                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0         204743                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       204743                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 23107.200322                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 20106.999195                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0             202257                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         202257                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency      57444500                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.012142                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0             2486                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         2486                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency     49986000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.012142                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses           2486                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                 1.000000                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0          511.999931                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0        204743                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       204743                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 23107.200322                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 20106.999195                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0            202257                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total        202257                       # number of overall hits
system.cpu07.icache.overall_miss_latency     57444500                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.012142                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0            2486                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total         2486                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency     49986000                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.012142                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses          2486                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                 2485                       # number of replacements
system.cpu07.icache.sampled_refs                 2485                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse              511.999931                       # Cycle average of tags in use
system.cpu07.icache.total_refs                 302806                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.973912                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses                 31508                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                     31424                       # ITB hits
system.cpu07.itb.fetch_misses                      84                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::wripir                   1      0.14%      0.14% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  12      1.63%      1.77% # number of callpals executed
system.cpu07.kern.callpal::tbi                      1      0.14%      1.90% # number of callpals executed
system.cpu07.kern.callpal::swpipl                 632     85.87%     87.77% # number of callpals executed
system.cpu07.kern.callpal::rdps                    40      5.43%     93.21% # number of callpals executed
system.cpu07.kern.callpal::rdusp                    1      0.14%     93.34% # number of callpals executed
system.cpu07.kern.callpal::rti                     43      5.84%     99.18% # number of callpals executed
system.cpu07.kern.callpal::callsys                  6      0.82%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  736                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                      952                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                     29                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                    260     36.93%     36.93% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    20      2.84%     39.77% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     9      1.28%     41.05% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   415     58.95%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                704                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     260     48.15%     48.15% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     20      3.70%     51.85% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      9      1.67%     53.52% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    251     46.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 540                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            19055231500     99.36%     99.36% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               7707500      0.04%     99.40% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               6716000      0.04%     99.43% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             108768000      0.57%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        19178423000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.604819                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                15                      
system.cpu07.kern.mode_good::user                  14                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel              56                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                14                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel     0.267857                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel        347569000     85.88%     85.88% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user           57131000     14.12%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu07.kern.syscall::2                        1    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    1                       # number of syscalls executed
system.cpu07.not_idle_fraction               0.026088                       # Percentage of non-idle cycles
system.cpu07.numCycles                       38354458                       # number of cpu cycles simulated
system.cpu07.num_insts                         204641                       # Number of instructions executed
system.cpu07.num_refs                           72943                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0          658                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          658                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0 18139.240506                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency 15139.240506                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0          579                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          579                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency      1433000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.120061                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0           79                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           79                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency      1196000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.120061                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses           79                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0         41123                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        41123                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0 19413.015464                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency 16413.015464                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu08.dcache.ReadReq_hits::0             38795                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         38795                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency     45193500                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.056611                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0            2328                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2328                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency     38209500                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.056611                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses          2328                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_uncacheable_latency       496000                       # number of ReadReq MSHR uncacheable cycles
system.cpu08.dcache.StoreCondReq_accesses::0          649                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          649                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0 38607.843137                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency 38307.692308                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0          496                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          496                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency      5907000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.235747                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0          153                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total          153                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency      5478000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.220339                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses          143                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0        27389                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        27389                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0 55047.768699                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency 52047.768699                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0            25798                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        25798                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency     87581000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.058089                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0           1591                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         1591                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency     82808000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.058089                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses         1591                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency      5824500                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs               306.339133                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0          68512                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        68512                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0 33879.688696                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency 30879.688696                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0              64593                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          64593                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency     132774500                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.057202                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0             3919                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         3919                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency    121017500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.057202                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses           3919                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.809817                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          829.252484                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0         68512                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        68512                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0 33879.688696                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency 30879.688696                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0             64593                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total         64593                       # number of overall hits
system.cpu08.dcache.overall_miss_latency    132774500                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.057202                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0            3919                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total         3919                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency    121017500                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.057202                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses          3919                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency      6320500                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                 3046                       # number of replacements
system.cpu08.dcache.sampled_refs                 3046                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              827.252484                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                 933109                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                   1200                       # number of writebacks
system.cpu08.dtb.data_accesses                   2697                       # DTB accesses
system.cpu08.dtb.data_acv                          21                       # DTB access violations
system.cpu08.dtb.data_hits                      69219                       # DTB hits
system.cpu08.dtb.data_misses                      364                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                   1825                       # DTB read accesses
system.cpu08.dtb.read_acv                          12                       # DTB read access violations
system.cpu08.dtb.read_hits                      41242                       # DTB read hits
system.cpu08.dtb.read_misses                      329                       # DTB read misses
system.cpu08.dtb.write_accesses                   872                       # DTB write accesses
system.cpu08.dtb.write_acv                          9                       # DTB write access violations
system.cpu08.dtb.write_hits                     27977                       # DTB write hits
system.cpu08.dtb.write_misses                      35                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0        209712                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       209712                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 27057.281059                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 24057.281059                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0            207748                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        207748                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency     53140500                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.009365                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0            1964                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1964                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency     47248500                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.009365                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses          1964                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs              1356.115773                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0         209712                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       209712                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 27057.281059                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 24057.281059                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0             207748                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         207748                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency      53140500                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.009365                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0             1964                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1964                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency     47248500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.009365                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses           1964                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                 0.997014                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0          510.471348                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0        209712                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       209712                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 27057.281059                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 24057.281059                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0            207748                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total        207748                       # number of overall hits
system.cpu08.icache.overall_miss_latency     53140500                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.009365                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0            1964                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total         1964                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency     47248500                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.009365                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses          1964                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                 1883                       # number of replacements
system.cpu08.icache.sampled_refs                 1883                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse              510.471348                       # Cycle average of tags in use
system.cpu08.icache.total_refs                2553566                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle         2398463985000                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.975522                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses                 29102                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                     28977                       # ITB hits
system.cpu08.itb.fetch_misses                     125                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::swpctx                  57      7.77%      7.77% # number of callpals executed
system.cpu08.kern.callpal::tbi                      4      0.54%      8.31% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 519     70.71%     79.02% # number of callpals executed
system.cpu08.kern.callpal::rdps                    47      6.40%     85.42% # number of callpals executed
system.cpu08.kern.callpal::rti                     97     13.22%     98.64% # number of callpals executed
system.cpu08.kern.callpal::callsys                  9      1.23%     99.86% # number of callpals executed
system.cpu08.kern.callpal::imb                      1      0.14%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  734                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                     1274                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                     31                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                    236     36.53%     36.53% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    20      3.10%     39.63% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    10      1.55%     41.18% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   380     58.82%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                646                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     236     47.97%     47.97% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     20      4.07%     52.03% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     10      2.03%     54.07% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    226     45.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 492                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            19411480500     99.38%     99.38% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               6046500      0.03%     99.41% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30               7601000      0.04%     99.45% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             106878000      0.55%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        19532006000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.594737                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                67                      
system.cpu08.kern.mode_good::user                  67                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel             154                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel     0.435065                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel     2398318527000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user           26214000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     57                       # number of times the context was actually changed
system.cpu08.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu08.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu08.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    3                       # number of syscalls executed
system.cpu08.not_idle_fraction               0.024478                       # Percentage of non-idle cycles
system.cpu08.numCycles                       39064012                       # number of cpu cycles simulated
system.cpu08.num_insts                         209327                       # Number of instructions executed
system.cpu08.num_refs                           70421                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0          144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0 18974.358974                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency 15974.358974                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0          105                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          105                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency       740000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.270833                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0           39                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency       623000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.270833                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses           39                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0         10554                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        10554                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0 16542.105263                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency 13542.105263                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_hits::0             10174                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         10174                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency      6286000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.036005                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0             380                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          380                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency      5146000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.036005                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses           380                       # number of ReadReq MSHR misses
system.cpu09.dcache.StoreCondReq_accesses::0          121                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          121                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0 18377.358491                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency 20190.476190                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0           68                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           68                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency       974000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.438017                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0           53                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           53                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency       848000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.347107                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses           42                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0         4920                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         4920                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0 54454.545455                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency 51454.545455                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0             4876                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         4876                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency      2396000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.008943                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0             44                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           44                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency      2264000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.008943                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses           44                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency      4104000                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs               132.508671                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0          15474                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        15474                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0 20476.415094                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency 17476.415094                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0              15050                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          15050                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency       8682000                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.027401                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0              424                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          424                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency      7410000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.027401                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses            424                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.569750                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          583.424159                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0         15474                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        15474                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0 20476.415094                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency 17476.415094                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0             15050                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total         15050                       # number of overall hits
system.cpu09.dcache.overall_miss_latency      8682000                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.027401                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0             424                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total          424                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency      7410000                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.027401                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses           424                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency      4104000                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                  173                       # number of replacements
system.cpu09.dcache.sampled_refs                  173                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              582.424159                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                  22924                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                     23                       # number of writebacks
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_hits                      15768                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                      10698                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_hits                      5070                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0         49320                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        49320                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 16752.475248                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 13752.475248                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0             49219                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         49219                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency      1692000                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.002048                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0             101                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          101                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency      1389000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.002048                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses           101                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs                46.574257                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0          49320                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        49320                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 16752.475248                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 13752.475248                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0              49219                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          49219                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency       1692000                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.002048                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0              101                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          101                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency      1389000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.002048                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses            101                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0         49320                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        49320                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 16752.475248                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 13752.475248                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0             49219                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total         49219                       # number of overall hits
system.cpu09.icache.overall_miss_latency      1692000                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.002048                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0             101                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total          101                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency      1389000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.002048                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses           101                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                  101                       # number of replacements
system.cpu09.icache.sampled_refs                  101                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu09.icache.total_refs                   4704                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.995824                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses                  5025                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                      5025                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::swpipl                 286     80.56%     80.56% # number of callpals executed
system.cpu09.kern.callpal::rdps                    40     11.27%     91.83% # number of callpals executed
system.cpu09.kern.callpal::rti                     29      8.17%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  355                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                      384                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                     28                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                     89     25.87%     25.87% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    20      5.81%     31.69% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     9      2.62%     34.30% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   226     65.70%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                344                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                      89     44.95%     44.95% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     20     10.10%     55.05% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      9      4.55%     59.60% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                     80     40.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 198                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            19487902000     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               5747000      0.03%     99.80% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30               6339000      0.03%     99.83% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              32240000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        19532228000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.353982                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel              29                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.not_idle_fraction               0.004176                       # Percentage of non-idle cycles
system.cpu09.numCycles                       39064456                       # number of cpu cycles simulated
system.cpu09.num_insts                          49320                       # Number of instructions executed
system.cpu09.num_refs                           15815                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0          137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0 18894.736842                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency 15894.736842                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0           99                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency       718000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.277372                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0           38                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           38                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency       604000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.277372                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses           38                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0         10408                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        10408                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 15941.828255                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 12941.828255                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_hits::0             10047                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         10047                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency      5755000                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.034685                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0             361                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          361                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency      4672000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.034685                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses           361                       # number of ReadReq MSHR misses
system.cpu10.dcache.StoreCondReq_accesses::0          116                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          116                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0 19937.500000                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency 19255.813953                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0           68                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           68                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency       957000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.413793                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0           48                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           48                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency       828000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.370690                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses           43                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0         4920                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         4920                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0        54375                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency        51375                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0             4880                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         4880                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency      2175000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.008130                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0             40                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           40                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency      2055000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.008130                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses           40                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency      4057000                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs               134.927711                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0          15328                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        15328                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 19775.561097                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 16775.561097                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0              14927                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          14927                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency       7930000                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.026161                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0              401                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          401                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency      6727000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.026161                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses            401                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.568763                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          582.412856                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0         15328                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        15328                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 19775.561097                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 16775.561097                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0             14927                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total         14927                       # number of overall hits
system.cpu10.dcache.overall_miss_latency      7930000                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.026161                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0             401                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total          401                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency      6727000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.026161                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses           401                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency      4057000                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                  166                       # number of replacements
system.cpu10.dcache.sampled_refs                  166                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              582.412856                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                  22398                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                     18                       # number of writebacks
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_hits                      15610                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                      10545                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_hits                      5065                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0         48992                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        48992                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 16821.782178                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 13821.782178                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0             48891                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         48891                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency      1699000                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.002062                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0             101                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          101                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency      1396000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.002062                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses           101                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs                46.574257                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0          48992                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        48992                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 16821.782178                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 13821.782178                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0              48891                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          48891                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency       1699000                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.002062                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0              101                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          101                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency      1396000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.002062                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses            101                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0         48992                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        48992                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 16821.782178                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 13821.782178                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0             48891                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total         48891                       # number of overall hits
system.cpu10.icache.overall_miss_latency      1699000                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.002062                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0             101                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total          101                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency      1396000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.002062                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses           101                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                  101                       # number of replacements
system.cpu10.icache.sampled_refs                  101                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu10.icache.total_refs                   4704                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.995891                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses                  5025                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                      5025                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::swpipl                 286     80.56%     80.56% # number of callpals executed
system.cpu10.kern.callpal::rdps                    40     11.27%     91.83% # number of callpals executed
system.cpu10.kern.callpal::rti                     29      8.17%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  355                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                      384                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                     28                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                     89     25.87%     25.87% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    20      5.81%     31.69% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     9      2.62%     34.30% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   226     65.70%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                344                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                      89     44.95%     44.95% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     20     10.10%     55.05% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      9      4.55%     59.60% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                     80     40.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 198                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            19487732000     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               5696000      0.03%     99.80% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               6292000      0.03%     99.84% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              31949000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        19531669000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.353982                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel              29                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.not_idle_fraction               0.004109                       # Percentage of non-idle cycles
system.cpu10.numCycles                       39063338                       # number of cpu cycles simulated
system.cpu10.num_insts                          48992                       # Number of instructions executed
system.cpu10.num_refs                           15657                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0 20897.435897                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency 17897.435897                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0          117                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          117                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency       815000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0           39                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency       698000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses           39                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0         10656                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        10656                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 17979.079498                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 14979.079498                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_hits::0             10178                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         10178                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency      8594000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.044857                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0             478                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          478                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency      7160000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.044857                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses           478                       # number of ReadReq MSHR misses
system.cpu11.dcache.StoreCondReq_accesses::0          134                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          134                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0 18560.606061                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency 20113.207547                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0           68                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           68                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency      1225000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.492537                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0           66                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           66                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency      1066000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.395522                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses           53                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0         4920                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         4920                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0        56400                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency        53400                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0             4860                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         4860                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency      3384000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.012195                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0             60                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           60                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency      3204000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.012195                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses           60                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency      4031000                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs               102.183857                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0          15576                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        15576                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 22263.940520                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 19263.940520                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0              15038                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          15038                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency      11978000                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.034540                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0              538                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          538                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency     10364000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.034540                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses            538                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.552069                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          565.319012                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0         15576                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        15576                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 22263.940520                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 19263.940520                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0             15038                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total         15038                       # number of overall hits
system.cpu11.dcache.overall_miss_latency     11978000                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.034540                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0             538                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total          538                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency     10364000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.034540                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses           538                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency      4031000                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                  223                       # number of replacements
system.cpu11.dcache.sampled_refs                  223                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              565.319012                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                  22787                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                     37                       # number of writebacks
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_hits                      15895                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                      10812                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_hits                      5083                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0         49599                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        49599                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0 15990.099010                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency 12990.099010                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0             49498                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         49498                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency      1615000                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.002036                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0             101                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          101                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency      1312000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.002036                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses           101                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs                46.574257                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0          49599                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        49599                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0 15990.099010                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency 12990.099010                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0              49498                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          49498                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency       1615000                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.002036                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0              101                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          101                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency      1312000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.002036                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses            101                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0         49599                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        49599                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0 15990.099010                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency 12990.099010                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0             49498                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total         49498                       # number of overall hits
system.cpu11.icache.overall_miss_latency      1615000                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.002036                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0             101                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total          101                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency      1312000                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.002036                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses           101                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                  101                       # number of replacements
system.cpu11.icache.sampled_refs                  101                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu11.icache.total_refs                   4704                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.995630                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses                  5025                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                      5025                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::swpipl                 286     80.56%     80.56% # number of callpals executed
system.cpu11.kern.callpal::rdps                    40     11.27%     91.83% # number of callpals executed
system.cpu11.kern.callpal::rti                     29      8.17%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  355                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                      384                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                     28                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                     89     25.87%     25.87% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    20      5.81%     31.69% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     9      2.62%     34.30% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   226     65.70%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                344                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                      89     44.95%     44.95% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     20     10.10%     55.05% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      9      4.55%     59.60% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                     80     40.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 198                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            19487359000     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               6724000      0.03%     99.80% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30               6374000      0.03%     99.83% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              32585000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        19533042000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.353982                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel              29                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.not_idle_fraction               0.004370                       # Percentage of non-idle cycles
system.cpu11.numCycles                       39066084                       # number of cpu cycles simulated
system.cpu11.num_insts                          49599                       # Number of instructions executed
system.cpu11.num_refs                           15942                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0          155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0 18222.222222                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency 15222.222222                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0          110                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          110                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency       820000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.290323                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0           45                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           45                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency       685000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.290323                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses           45                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0         10650                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        10650                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 19205.882353                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency 16205.882353                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_hits::0             10242                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         10242                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency      7836000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.038310                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0             408                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          408                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency      6612000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.038310                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses           408                       # number of ReadReq MSHR misses
system.cpu12.dcache.StoreCondReq_accesses::0          127                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          127                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0 18135.593220                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency 19765.957447                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0           68                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           68                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency      1070000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.464567                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0           59                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           59                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency       929000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.370079                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses           47                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0         4920                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         4920                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 54297.297297                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 51297.297297                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0             4883                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         4883                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency      2009000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.007520                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0             37                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           37                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency      1898000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.007520                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses           37                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency      4009000                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs               139.236025                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0          15570                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        15570                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 22123.595506                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 19123.595506                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0              15125                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          15125                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency       9845000                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.028581                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0              445                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          445                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency      8510000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.028581                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses            445                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.581514                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          595.470148                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0         15570                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        15570                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 22123.595506                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 19123.595506                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0             15125                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total         15125                       # number of overall hits
system.cpu12.dcache.overall_miss_latency      9845000                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.028581                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0             445                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total          445                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency      8510000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.028581                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses           445                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency      4009000                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                  161                       # number of replacements
system.cpu12.dcache.sampled_refs                  161                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              594.470148                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                  22417                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                     18                       # number of writebacks
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_hits                      15881                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                      10805                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_hits                      5076                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0         49563                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        49563                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0 16712.871287                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency 13712.871287                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0             49462                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         49462                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency      1688000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.002038                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0             101                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          101                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency      1385000                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.002038                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses           101                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs                60.356436                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0          49563                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        49563                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0 16712.871287                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency 13712.871287                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0              49462                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          49462                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency       1688000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.002038                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0              101                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          101                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency      1385000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.002038                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses            101                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0         49563                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        49563                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0 16712.871287                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency 13712.871287                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0             49462                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total         49462                       # number of overall hits
system.cpu12.icache.overall_miss_latency      1688000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.002038                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0             101                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total          101                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency      1385000                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.002038                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses           101                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                  101                       # number of replacements
system.cpu12.icache.sampled_refs                  101                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu12.icache.total_refs                   6096                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.995743                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses                  5025                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                      5025                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::swpipl                 286     80.56%     80.56% # number of callpals executed
system.cpu12.kern.callpal::rdps                    40     11.27%     91.83% # number of callpals executed
system.cpu12.kern.callpal::rti                     29      8.17%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  355                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                      384                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                     28                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                     89     25.87%     25.87% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    20      5.81%     31.69% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     9      2.62%     34.30% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   226     65.70%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                344                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                      89     44.95%     44.95% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     20     10.10%     55.05% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      9      4.55%     59.60% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                     80     40.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 198                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            19488561000     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               5651000      0.03%     99.80% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               6142000      0.03%     99.84% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              31978000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        19532332000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.353982                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel              29                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.not_idle_fraction               0.004257                       # Percentage of non-idle cycles
system.cpu12.numCycles                       39064664                       # number of cpu cycles simulated
system.cpu12.num_insts                          49563                       # Number of instructions executed
system.cpu12.num_refs                           15928                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0          141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0 15848.484848                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency 12848.484848                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0          108                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          108                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency       523000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.234043                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0           33                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency       424000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.234043                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses           33                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0         10525                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        10525                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 17814.621410                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 14814.621410                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_hits::0             10142                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         10142                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency      6823000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.036390                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0             383                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          383                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency      5674000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.036390                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses           383                       # number of ReadReq MSHR misses
system.cpu13.dcache.StoreCondReq_accesses::0          125                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          125                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0 16160.714286                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency 18046.511628                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0           69                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           69                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency       905000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.448000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0           56                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           56                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency       776000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.344000                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses           43                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0         4920                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         4920                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0        54825                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency        51825                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0             4880                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         4880                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency      2193000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.008130                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0             40                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           40                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency      2073000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.008130                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses           40                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency      3979000                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs               144.518750                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0          15445                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        15445                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 21314.420804                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 18314.420804                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0              15022                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          15022                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency       9016000                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.027388                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0              423                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          423                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency      7747000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.027388                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses            423                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.572390                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.001724                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          586.126990                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1           -1.765780                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0         15445                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        15445                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 21314.420804                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 18314.420804                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0             15022                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total         15022                       # number of overall hits
system.cpu13.dcache.overall_miss_latency      9016000                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.027388                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0             423                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total          423                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency      7747000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.027388                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses           423                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency      3979000                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                  160                       # number of replacements
system.cpu13.dcache.sampled_refs                  160                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              584.361210                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                  23123                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                     22                       # number of writebacks
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_hits                      15740                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                      10666                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_hits                      5074                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0         49265                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        49265                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0 16564.356436                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency 13564.356436                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0             49164                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         49164                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency      1673000                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.002050                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0             101                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          101                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency      1370000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.002050                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses           101                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs                60.356436                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0          49265                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        49265                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0 16564.356436                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency 13564.356436                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0              49164                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          49164                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency       1673000                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.002050                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0              101                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          101                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency      1370000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.002050                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses            101                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0         49265                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        49265                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0 16564.356436                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency 13564.356436                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0             49164                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total         49164                       # number of overall hits
system.cpu13.icache.overall_miss_latency      1673000                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.002050                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0             101                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total          101                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency      1370000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.002050                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses           101                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                  101                       # number of replacements
system.cpu13.icache.sampled_refs                  101                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu13.icache.total_refs                   6096                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.995833                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses                  5025                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                      5025                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::swpipl                 286     80.56%     80.56% # number of callpals executed
system.cpu13.kern.callpal::rdps                    40     11.27%     91.83% # number of callpals executed
system.cpu13.kern.callpal::rti                     29      8.17%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  355                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                      384                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                     28                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                     89     25.87%     25.87% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    20      5.81%     31.69% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     9      2.62%     34.30% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   226     65.70%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                344                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                      89     44.95%     44.95% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     20     10.10%     55.05% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      9      4.55%     59.60% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     80     40.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 198                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            19488890000     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               5619000      0.03%     99.80% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               6316000      0.03%     99.84% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              32134000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        19532959000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.353982                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel              29                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.not_idle_fraction               0.004167                       # Percentage of non-idle cycles
system.cpu13.numCycles                       39065918                       # number of cpu cycles simulated
system.cpu13.num_insts                          49265                       # Number of instructions executed
system.cpu13.num_refs                           15787                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0          116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0 14076.923077                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency 11076.923077                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0           90                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           90                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency       366000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.224138                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0           26                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           26                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency       288000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.224138                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses           26                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0         10197                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        10197                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 14447.204969                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency 11447.204969                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_hits::0              9875                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          9875                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency      4652000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.031578                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0             322                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          322                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency      3686000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.031578                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses           322                       # number of ReadReq MSHR misses
system.cpu14.dcache.StoreCondReq_accesses::0          108                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          108                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0 28458.333333                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency 25458.333333                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0           60                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           60                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency      1366000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.444444                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0           48                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           48                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency      1222000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.444444                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses           48                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0         4920                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         4920                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0        55540                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency        52540                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0             4870                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         4870                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency      2777000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.010163                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0             50                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           50                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency      2627000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.010163                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses           50                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency      3957000                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs               148.051948                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0          15117                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        15117                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 19970.430108                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 16970.430108                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0              14745                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          14745                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency       7429000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.024608                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0              372                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          372                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency      6313000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.024608                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses            372                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.576827                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          590.670456                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0         15117                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        15117                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 19970.430108                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 16970.430108                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0             14745                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total         14745                       # number of overall hits
system.cpu14.dcache.overall_miss_latency      7429000                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.024608                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0             372                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total          372                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency      6313000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.024608                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses           372                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency      3957000                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                  154                       # number of replacements
system.cpu14.dcache.sampled_refs                  154                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              590.670456                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                  22800                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                     16                       # number of writebacks
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_hits                      15370                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                      10313                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_hits                      5057                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0         48483                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        48483                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 16287.128713                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 13287.128713                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0             48382                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         48382                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency      1645000                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.002083                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0             101                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          101                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency      1342000                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.002083                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses           101                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs                60.356436                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0          48483                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        48483                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 16287.128713                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 13287.128713                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0              48382                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          48382                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency       1645000                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.002083                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0              101                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          101                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency      1342000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.002083                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses            101                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0         48483                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        48483                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 16287.128713                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 13287.128713                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0             48382                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total         48382                       # number of overall hits
system.cpu14.icache.overall_miss_latency      1645000                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.002083                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0             101                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total          101                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency      1342000                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.002083                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses           101                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                  101                       # number of replacements
system.cpu14.icache.sampled_refs                  101                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu14.icache.total_refs                   6096                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.995959                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses                  5025                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                      5025                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::swpipl                 286     80.56%     80.56% # number of callpals executed
system.cpu14.kern.callpal::rdps                    40     11.27%     91.83% # number of callpals executed
system.cpu14.kern.callpal::rti                     29      8.17%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  355                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                      384                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                     28                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                     89     25.87%     25.87% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    20      5.81%     31.69% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     9      2.62%     34.30% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   226     65.70%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                344                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                      89     44.95%     44.95% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     20     10.10%     55.05% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      9      4.55%     59.60% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                     80     40.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 198                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            19486670000     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               5596000      0.03%     99.80% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30               7509000      0.04%     99.84% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              31777000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        19531552000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.353982                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel              29                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.not_idle_fraction               0.004041                       # Percentage of non-idle cycles
system.cpu14.numCycles                       39063104                       # number of cpu cycles simulated
system.cpu14.num_insts                          48483                       # Number of instructions executed
system.cpu14.num_refs                           15417                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0          153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0        14980                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency        11980                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0          103                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          103                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency       749000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.326797                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0           50                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           50                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency       599000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.326797                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses           50                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0         10807                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        10807                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 18759.162304                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency 15759.162304                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_hits::0             10425                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         10425                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency      7166000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.035347                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0             382                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          382                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency      6020000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.035347                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses           382                       # number of ReadReq MSHR misses
system.cpu15.dcache.StoreCondReq_accesses::0          133                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          133                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0        20375                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency 20285.714286                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0           61                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           61                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency      1467000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.541353                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0           72                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           72                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency      1278000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.473684                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses           63                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0         5128                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         5128                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 49333.333333                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 46333.333333                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0             5029                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         5029                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency      4884000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.019306                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0             99                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           99                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency      4587000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.019306                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses           99                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency      3925000                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs                16.878205                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0          15935                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        15935                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 25051.975052                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 22051.975052                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0              15454                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          15454                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency      12050000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.030185                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0              481                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          481                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency     10607000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.030185                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses            481                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.670949                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          687.051672                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0         15935                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        15935                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 25051.975052                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 22051.975052                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0             15454                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total         15454                       # number of overall hits
system.cpu15.dcache.overall_miss_latency     12050000                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.030185                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0             481                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total          481                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency     10607000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.030185                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses           481                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency      3925000                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                  156                       # number of replacements
system.cpu15.dcache.sampled_refs                  156                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              687.051672                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                   2633                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                     22                       # number of writebacks
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_hits                      16250                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                      10960                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_hits                      5290                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0         50882                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        50882                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 16069.306931                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 13069.306931                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0             50781                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         50781                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency      1623000                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.001985                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0             101                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          101                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency      1320000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.001985                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses           101                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs                60.534653                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0          50882                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        50882                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 16069.306931                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 13069.306931                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0              50781                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          50781                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency       1623000                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.001985                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0              101                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          101                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency      1320000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.001985                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses            101                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                 0.851562                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0                 436                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0         50882                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        50882                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 16069.306931                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 13069.306931                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0             50781                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total         50781                       # number of overall hits
system.cpu15.icache.overall_miss_latency      1623000                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.001985                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0             101                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total          101                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency      1320000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.001985                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses           101                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                  101                       # number of replacements
system.cpu15.icache.sampled_refs                  101                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse                     436                       # Cycle average of tags in use
system.cpu15.icache.total_refs                   6114                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.995535                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses                  5349                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                      5349                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::swpipl                 322     82.35%     82.35% # number of callpals executed
system.cpu15.kern.callpal::rdps                    40     10.23%     92.58% # number of callpals executed
system.cpu15.kern.callpal::rti                     29      7.42%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  391                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                      420                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                     28                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                     97     25.53%     25.53% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    20      5.26%     30.79% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    18      4.74%     35.53% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   245     64.47%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                380                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                      97     41.81%     41.81% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     20      8.62%     50.43% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     18      7.76%     58.19% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                     97     41.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 232                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            19482000000     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               5558000      0.03%     99.78% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              10387000      0.05%     99.83% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              32635000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        19530580000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.395918                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel              29                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.not_idle_fraction               0.004465                       # Percentage of non-idle cycles
system.cpu15.numCycles                       39061160                       # number of cpu cycles simulated
system.cpu15.num_insts                          50882                       # Number of instructions executed
system.cpu15.num_refs                           16301                       # Number of memory references
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   776192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  91                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        121                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iocache.ReadReq_accesses::1                 69                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             69                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_avg_miss_latency::0          inf                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::1 32942.028986                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.iocache.ReadReq_avg_mshr_miss_latency 20942.028986                       # average ReadReq mshr miss latency
system.iocache.ReadReq_miss_latency           2273000                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_rate::1                 1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_misses::1                   69                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               69                       # number of ReadReq misses
system.iocache.ReadReq_mshr_miss_latency      1445000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::0          inf                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::1            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_misses                 69                       # number of ReadReq MSHR misses
system.iocache.WriteReq_accesses::1             12128                       # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total         12128                       # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_avg_miss_latency::0          inf                       # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::1 97129.574868                       # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.iocache.WriteReq_avg_mshr_miss_latency 85124.745383                       # average WriteReq mshr miss latency
system.iocache.WriteReq_miss_latency       1177987484                       # number of WriteReq miss cycles
system.iocache.WriteReq_miss_rate::1                1                       # miss rate for WriteReq accesses
system.iocache.WriteReq_misses::1               12128                       # number of WriteReq misses
system.iocache.WriteReq_misses::total           12128                       # number of WriteReq misses
system.iocache.WriteReq_mshr_miss_latency   1032392912                       # number of WriteReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_rate::0          inf                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::1            1                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_misses             12128                       # number of WriteReq MSHR misses
system.iocache.avg_blocked_cycles::no_mshrs  3187.726197                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                             0                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                 5157                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs      16439104                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1               12197                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12197                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0          inf                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1 96766.457654                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency 84761.655489                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency         1180260484                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1                  1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                 12197                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12197                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency    1033837912                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0           inf                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1             1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses               12197                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                             1                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1              12197                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12197                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0          inf                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1 96766.457654                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency 84761.655489                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency        1180260484                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1                 1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                12197                       # number of overall misses
system.iocache.overall_misses::total            12197                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency   1033837912                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0          inf                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses              12197                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                     12197                       # number of replacements
system.iocache.sampled_refs                     12197                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                       12128                       # number of writebacks
system.l2.ReadExReq_accesses::0                     9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                    20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                  4682                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                   902                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                   976                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                  6637                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                     5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                  1851                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                  1315                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                    15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                   10                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                   11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                    7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                    9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                    4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                   13                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16466                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0  95228888.888889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1      42853000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2  183054.250320                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3  950177.383592                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4  878135.245902                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  129133.644719                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6     171412000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  463025.391680                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  651756.653992                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9  57137333.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10     85706000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11 77914545.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12 122437142.857143                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13 95228888.888889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14    214265000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 65927692.307692                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40050.285437                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency            857060000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                       9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                      20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                    4682                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                     902                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                     976                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                    6637                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                       5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                    1851                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                    1315                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                      15                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                     10                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                     11                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                      7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                      9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                      4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                     13                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16466                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       659468000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0     1829.555556                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1      823.300000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2        3.516873                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3       18.254989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4       16.870902                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5        2.480940                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6     3293.200000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7        8.895732                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8       12.521673                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9     1097.733333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10    1646.600000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11    1496.909091                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12    2352.285714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13    1829.555556                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14    4116.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15    1266.615385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 16466                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                     449                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                     257                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                   46970                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                    4353                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                    2709                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                    9182                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                      11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                    4289                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                    3839                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                     154                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                    168                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                    244                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                    199                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                    215                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                    229                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                    245                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               73513                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    32730307.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2    154725.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3    441383.817427                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4    2325103.825137                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5    159361.048689                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6       425494000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7    647631.659056                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    451692.144374                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14      212747000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15      425494000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40003.790194                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                         436                       # number of ReadReq hits
system.l2.ReadReq_hits::1                         257                       # number of ReadReq hits
system.l2.ReadReq_hits::2                       44220                       # number of ReadReq hits
system.l2.ReadReq_hits::3                        3389                       # number of ReadReq hits
system.l2.ReadReq_hits::4                        2526                       # number of ReadReq hits
system.l2.ReadReq_hits::5                        6512                       # number of ReadReq hits
system.l2.ReadReq_hits::6                          10                       # number of ReadReq hits
system.l2.ReadReq_hits::7                        3632                       # number of ReadReq hits
system.l2.ReadReq_hits::8                        2897                       # number of ReadReq hits
system.l2.ReadReq_hits::9                         154                       # number of ReadReq hits
system.l2.ReadReq_hits::10                        168                       # number of ReadReq hits
system.l2.ReadReq_hits::11                        244                       # number of ReadReq hits
system.l2.ReadReq_hits::12                        199                       # number of ReadReq hits
system.l2.ReadReq_hits::13                        215                       # number of ReadReq hits
system.l2.ReadReq_hits::14                        227                       # number of ReadReq hits
system.l2.ReadReq_hits::15                        244                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   65330                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              425494000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.028953                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.058548                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::3               0.221456                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::4               0.067553                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.290786                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.090909                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.153183                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.245376                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.008734                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.004082                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                        13                       # number of ReadReq misses
system.l2.ReadReq_misses::2                      2750                       # number of ReadReq misses
system.l2.ReadReq_misses::3                       964                       # number of ReadReq misses
system.l2.ReadReq_misses::4                       183                       # number of ReadReq misses
system.l2.ReadReq_misses::5                      2670                       # number of ReadReq misses
system.l2.ReadReq_misses::6                         1                       # number of ReadReq misses
system.l2.ReadReq_misses::7                       657                       # number of ReadReq misses
system.l2.ReadReq_misses::8                       942                       # number of ReadReq misses
system.l2.ReadReq_misses::14                        2                       # number of ReadReq misses
system.l2.ReadReq_misses::15                        1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  8183                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                         4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         327191000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0         18.216036                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1         31.824903                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2          0.174132                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3          1.878934                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4          3.019195                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5          0.890765                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6        743.545455                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7          1.906971                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8          2.130503                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9         53.110390                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10        48.684524                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11        33.520492                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12        41.100503                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13        38.041860                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14        35.716157                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15        33.383673                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    8179                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency     95253000                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                  150                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                   32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                 1949                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                  449                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                  235                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                  737                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                   38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                  489                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                  338                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                   37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                  37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                  58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                  39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                  38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                  61                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                  91                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4778                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0      1405480                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 6588187.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 108169.317599                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 469536.748330                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 897114.893617                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 286054.274084                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 5547947.368421                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 431128.834356                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 623733.727811                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 5697891.891892                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 5697891.891892                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 3634862.068966                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 5405692.307692                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 5547947.368421                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 3456098.360656                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 2316725.274725                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40524.905818                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           210822000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                    150                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                     32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                   1949                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                    449                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                    235                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                    737                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                     38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                    489                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                    338                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                     37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                    37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                    58                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                    39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                    38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                    61                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                    91                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4778                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      193628000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0      31.853333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1     149.312500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2       2.451514                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3      10.641425                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4      20.331915                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5       6.483039                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6     125.736842                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7       9.770961                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8      14.136095                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9     129.135135                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10    129.135135                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11     82.379310                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12    122.512821                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13    125.736842                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14     78.327869                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15     52.505495                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                 4778                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency    194575000                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                 20043                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             20043                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                     20043                       # number of Writeback hits
system.l2.Writeback_hits::total                 20043                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.894049                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                      458                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                      277                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                    51652                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                     5255                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                     3685                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                    15819                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                       16                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                     6140                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                     5154                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                      169                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                     178                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                     255                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                     206                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                     224                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                     233                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                     258                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                89979                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     58297909.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::1         64127700                       # average overall miss latency
system.l2.demand_avg_miss_latency::2     172571.851453                       # average overall miss latency
system.l2.demand_avg_miss_latency::3     687327.974277                       # average overall miss latency
system.l2.demand_avg_miss_latency::4     1106603.968939                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     137805.307833                       # average overall miss latency
system.l2.demand_avg_miss_latency::6        213759000                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     511385.167464                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     568256.092158                       # average overall miss latency
system.l2.demand_avg_miss_latency::9         85503600                       # average overall miss latency
system.l2.demand_avg_miss_latency::10       128255400                       # average overall miss latency
system.l2.demand_avg_miss_latency::11    116595818.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::12       183222000                       # average overall miss latency
system.l2.demand_avg_miss_latency::13       142506000                       # average overall miss latency
system.l2.demand_avg_miss_latency::14       213759000                       # average overall miss latency
system.l2.demand_avg_miss_latency::15        91611000                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40034.854940                       # average overall mshr miss latency
system.l2.demand_hits::0                          436                       # number of demand (read+write) hits
system.l2.demand_hits::1                          257                       # number of demand (read+write) hits
system.l2.demand_hits::2                        44220                       # number of demand (read+write) hits
system.l2.demand_hits::3                         3389                       # number of demand (read+write) hits
system.l2.demand_hits::4                         2526                       # number of demand (read+write) hits
system.l2.demand_hits::5                         6512                       # number of demand (read+write) hits
system.l2.demand_hits::6                           10                       # number of demand (read+write) hits
system.l2.demand_hits::7                         3632                       # number of demand (read+write) hits
system.l2.demand_hits::8                         2897                       # number of demand (read+write) hits
system.l2.demand_hits::9                          154                       # number of demand (read+write) hits
system.l2.demand_hits::10                         168                       # number of demand (read+write) hits
system.l2.demand_hits::11                         244                       # number of demand (read+write) hits
system.l2.demand_hits::12                         199                       # number of demand (read+write) hits
system.l2.demand_hits::13                         215                       # number of demand (read+write) hits
system.l2.demand_hits::14                         227                       # number of demand (read+write) hits
system.l2.demand_hits::15                         244                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                    65330                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1282554000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.048035                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.072202                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.143886                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.355090                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.314518                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.588343                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.375000                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.408469                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.437912                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.088757                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.056180                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.043137                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.033981                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.040179                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.025751                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.054264                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                         22                       # number of demand (read+write) misses
system.l2.demand_misses::1                         20                       # number of demand (read+write) misses
system.l2.demand_misses::2                       7432                       # number of demand (read+write) misses
system.l2.demand_misses::3                       1866                       # number of demand (read+write) misses
system.l2.demand_misses::4                       1159                       # number of demand (read+write) misses
system.l2.demand_misses::5                       9307                       # number of demand (read+write) misses
system.l2.demand_misses::6                          6                       # number of demand (read+write) misses
system.l2.demand_misses::7                       2508                       # number of demand (read+write) misses
system.l2.demand_misses::8                       2257                       # number of demand (read+write) misses
system.l2.demand_misses::9                         15                       # number of demand (read+write) misses
system.l2.demand_misses::10                        10                       # number of demand (read+write) misses
system.l2.demand_misses::11                        11                       # number of demand (read+write) misses
system.l2.demand_misses::12                         7                       # number of demand (read+write) misses
system.l2.demand_misses::13                         9                       # number of demand (read+write) misses
system.l2.demand_misses::14                         6                       # number of demand (read+write) misses
system.l2.demand_misses::15                        14                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24649                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          986659000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0          53.810044                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1          88.971119                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2           0.477135                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3           4.689819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4           6.687924                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5           1.557937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6        1540.312500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7           4.013844                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8           4.781723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9         145.828402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10        138.455056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11         96.647059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12        119.635922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13        110.022321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14        105.772532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15         95.523256                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    24645                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.010626                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.002288                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.090848                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.025554                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.024654                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.042106                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.003656                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.040305                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.024120                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.000005                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.000144                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.271211                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    348.197554                       # Average occupied blocks per context
system.l2.occ_blocks::1                     74.960755                       # Average occupied blocks per context
system.l2.occ_blocks::2                   2976.904274                       # Average occupied blocks per context
system.l2.occ_blocks::3                    837.355208                       # Average occupied blocks per context
system.l2.occ_blocks::4                    807.853781                       # Average occupied blocks per context
system.l2.occ_blocks::5                   1379.713327                       # Average occupied blocks per context
system.l2.occ_blocks::6                    119.796802                       # Average occupied blocks per context
system.l2.occ_blocks::7                   1320.721218                       # Average occupied blocks per context
system.l2.occ_blocks::8                    790.364451                       # Average occupied blocks per context
system.l2.occ_blocks::14                     0.168065                       # Average occupied blocks per context
system.l2.occ_blocks::15                     4.708769                       # Average occupied blocks per context
system.l2.occ_blocks::16                  8887.035368                       # Average occupied blocks per context
system.l2.overall_accesses::0                     458                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                     277                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                   51652                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                    5255                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                    3685                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                   15819                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                      16                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                    6140                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                    5154                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                     169                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                    178                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                    255                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                    206                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                    224                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                    233                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                    258                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               89979                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    58297909.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::1        64127700                       # average overall miss latency
system.l2.overall_avg_miss_latency::2    172571.851453                       # average overall miss latency
system.l2.overall_avg_miss_latency::3    687327.974277                       # average overall miss latency
system.l2.overall_avg_miss_latency::4    1106603.968939                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    137805.307833                       # average overall miss latency
system.l2.overall_avg_miss_latency::6       213759000                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    511385.167464                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    568256.092158                       # average overall miss latency
system.l2.overall_avg_miss_latency::9        85503600                       # average overall miss latency
system.l2.overall_avg_miss_latency::10      128255400                       # average overall miss latency
system.l2.overall_avg_miss_latency::11   116595818.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::12      183222000                       # average overall miss latency
system.l2.overall_avg_miss_latency::13      142506000                       # average overall miss latency
system.l2.overall_avg_miss_latency::14      213759000                       # average overall miss latency
system.l2.overall_avg_miss_latency::15       91611000                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40034.854940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                         436                       # number of overall hits
system.l2.overall_hits::1                         257                       # number of overall hits
system.l2.overall_hits::2                       44220                       # number of overall hits
system.l2.overall_hits::3                        3389                       # number of overall hits
system.l2.overall_hits::4                        2526                       # number of overall hits
system.l2.overall_hits::5                        6512                       # number of overall hits
system.l2.overall_hits::6                          10                       # number of overall hits
system.l2.overall_hits::7                        3632                       # number of overall hits
system.l2.overall_hits::8                        2897                       # number of overall hits
system.l2.overall_hits::9                         154                       # number of overall hits
system.l2.overall_hits::10                        168                       # number of overall hits
system.l2.overall_hits::11                        244                       # number of overall hits
system.l2.overall_hits::12                        199                       # number of overall hits
system.l2.overall_hits::13                        215                       # number of overall hits
system.l2.overall_hits::14                        227                       # number of overall hits
system.l2.overall_hits::15                        244                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                   65330                       # number of overall hits
system.l2.overall_miss_latency             1282554000                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.048035                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.072202                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.143886                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.355090                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.314518                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.588343                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.375000                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.408469                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.437912                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.088757                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.056180                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.043137                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.033981                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.040179                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.025751                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.054264                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                        22                       # number of overall misses
system.l2.overall_misses::1                        20                       # number of overall misses
system.l2.overall_misses::2                      7432                       # number of overall misses
system.l2.overall_misses::3                      1866                       # number of overall misses
system.l2.overall_misses::4                      1159                       # number of overall misses
system.l2.overall_misses::5                      9307                       # number of overall misses
system.l2.overall_misses::6                         6                       # number of overall misses
system.l2.overall_misses::7                      2508                       # number of overall misses
system.l2.overall_misses::8                      2257                       # number of overall misses
system.l2.overall_misses::9                        15                       # number of overall misses
system.l2.overall_misses::10                       10                       # number of overall misses
system.l2.overall_misses::11                       11                       # number of overall misses
system.l2.overall_misses::12                        7                       # number of overall misses
system.l2.overall_misses::13                        9                       # number of overall misses
system.l2.overall_misses::14                        6                       # number of overall misses
system.l2.overall_misses::15                       14                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                 24649                       # number of overall misses
system.l2.overall_mshr_hits                         4                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency         986659000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0         53.810044                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1         88.971119                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2          0.477135                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3          4.689819                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4          6.687924                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5          1.557937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6       1540.312500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7          4.013844                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8          4.781723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9        145.828402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10       138.455056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11        96.647059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12       119.635922                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13       110.022321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14       105.772532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15        95.523256                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   24645                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency    289828000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                          15526                       # number of replacements
system.l2.sampled_refs                          15526                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      17547.779573                       # Cycle average of tags in use
system.l2.total_refs                            91511                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             7314                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
host_inst_rate                               14569985                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389708                       # Number of bytes of host memory used
host_seconds                                    13.74                       # Real time elapsed on the host
host_tick_rate                              922978286                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   200239365                       # Number of instructions simulated
sim_seconds                                  0.012685                       # Number of seconds simulated
sim_ticks                                 12684929000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0          358                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          358                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0 13622.641509                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency 10622.641509                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0          305                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          305                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency       722000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.148045                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0           53                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           53                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency       563000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.148045                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses           53                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0         15998                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        15998                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 18685.393258                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 15685.393258                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0             15731                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         15731                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency      4989000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.016690                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0             267                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          267                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency      4188000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.016690                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses           267                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency     29412500                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0          260                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          260                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0 20293.333333                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency 18742.857143                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0          185                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          185                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency      1522000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.288462                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0           75                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           75                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency      1312000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.269231                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses           70                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0         7751                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total         7751                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 46695.238095                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 43695.238095                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0             7646                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         7646                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency      4903000                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.013547                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0            105                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency      4588000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.013547                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses          105                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency     16227500                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs                 8.271739                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0          23749                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        23749                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 26591.397849                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 23591.397849                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0              23377                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          23377                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency       9892000                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.015664                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0              372                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total          372                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency      8776000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.015664                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses            372                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.810600                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.002930                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          830.054832                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1                  -3                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0         23749                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        23749                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 26591.397849                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 23591.397849                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0             23377                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total         23377                       # number of overall hits
system.cpu00.dcache.overall_miss_latency      9892000                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.015664                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0             372                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total          372                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency      8776000                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.015664                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses           372                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency     45640000                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements                   92                       # number of replacements
system.cpu00.dcache.sampled_refs                   92                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              827.054832                       # Cycle average of tags in use
system.cpu00.dcache.total_refs                    761                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                     20                       # number of writebacks
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_hits                      24716                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                      16583                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_hits                      8133                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0         80906                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        80906                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 17162.561576                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 14162.561576                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0             80703                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         80703                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency      3484000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.002509                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0             203                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          203                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency      2875000                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.002509                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses           203                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs                73.492611                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0          80906                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        80906                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 17162.561576                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 14162.561576                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0              80703                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          80703                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency       3484000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.002509                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0              203                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          203                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency      2875000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.002509                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses            203                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0         80906                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        80906                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 17162.561576                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 14162.561576                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0             80703                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total         80703                       # number of overall hits
system.cpu00.icache.overall_miss_latency      3484000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.002509                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0             203                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total          203                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency      2875000                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.002509                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses           203                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements                  203                       # number of replacements
system.cpu00.icache.sampled_refs                  203                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu00.icache.total_refs                  14919                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.986851                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses                  6283                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                      6283                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::swpipl                 428     87.89%     87.89% # number of callpals executed
system.cpu00.kern.callpal::rdps                    31      6.37%     94.25% # number of callpals executed
system.cpu00.kern.callpal::rti                     28      5.75%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  487                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                      515                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                     28                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                    161     33.26%     33.26% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                     5      1.03%     34.30% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    13      2.69%     36.98% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    10      2.07%     39.05% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   295     60.95%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                484                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     161     47.35%     47.35% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                      5      1.47%     48.82% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     13      3.82%     52.65% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     10      2.94%     55.59% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    151     44.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 340                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            12573629000     99.04%     99.04% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               2429500      0.02%     99.06% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               5189500      0.04%     99.10% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30               6218000      0.05%     99.15% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             107660000      0.85%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        12695126000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.511864                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel              28                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.not_idle_fraction               0.013149                       # Percentage of non-idle cycles
system.cpu00.numCycles                       25390252                       # number of cpu cycles simulated
system.cpu00.num_insts                          80906                       # Number of instructions executed
system.cpu00.num_refs                           24769                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0          114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0 15103.448276                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency 12103.448276                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0           85                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           85                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency       438000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.254386                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0           29                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency       351000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.254386                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses           29                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0          6816                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         6816                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0 17878.787879                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency 14878.787879                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_hits::0              6585                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          6585                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency      4130000                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.033891                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0             231                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          231                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency      3437000                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.033891                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses           231                       # number of ReadReq MSHR misses
system.cpu01.dcache.StoreCondReq_accesses::0          101                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          101                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0 14708.333333                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency 15578.947368                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0           53                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency       706000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.475248                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0           48                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           48                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency       592000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.376238                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses           38                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0         3335                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         3335                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 51151.515152                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 48151.515152                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0             3302                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         3302                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency      1688000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.009895                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0             33                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           33                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency      1589000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.009895                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses           33                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency      4529500                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs                20.109756                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0          10151                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        10151                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 22037.878788                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 19037.878788                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0               9887                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           9887                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency       5818000                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.026007                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0              264                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          264                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency      5026000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.026007                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses            264                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.458554                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_%::1                -0.001589                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          469.558932                       # Average occupied blocks per context
system.cpu01.dcache.occ_blocks::1           -1.627120                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0         10151                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        10151                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 22037.878788                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 19037.878788                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0              9887                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total          9887                       # number of overall hits
system.cpu01.dcache.overall_miss_latency      5818000                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.026007                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0             264                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total          264                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency      5026000                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.026007                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses           264                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency      4529500                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements                   82                       # number of replacements
system.cpu01.dcache.sampled_refs                   82                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              467.931811                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                   1649                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                     19                       # number of writebacks
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_hits                      10389                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                       6930                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_hits                      3459                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0         31976                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        31976                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 15549.019608                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 12549.019608                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0             31925                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         31925                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency       793000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.001595                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0              51                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency       640000                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.001595                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses            51                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs                91.647059                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0          31976                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        31976                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 15549.019608                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 12549.019608                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0              31925                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          31925                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency        793000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.001595                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0               51                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           51                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency       640000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.001595                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses             51                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                 0.980469                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0                 502                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0         31976                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        31976                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 15549.019608                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 12549.019608                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0             31925                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total         31925                       # number of overall hits
system.cpu01.icache.overall_miss_latency       793000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.001595                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0              51                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total           51                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency       640000                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.001595                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses            51                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements                   51                       # number of replacements
system.cpu01.icache.sampled_refs                   51                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse                     502                       # Cycle average of tags in use
system.cpu01.icache.total_refs                   4674                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.995719                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses                  3622                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                      3622                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::swpipl                 189     79.41%     79.41% # number of callpals executed
system.cpu01.kern.callpal::rdps                    26     10.92%     90.34% # number of callpals executed
system.cpu01.kern.callpal::rti                     23      9.66%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  238                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                      261                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                     62     26.38%     26.38% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    13      5.53%     31.91% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    10      4.26%     36.17% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   150     63.83%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                235                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                      62     45.26%     45.26% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     13      9.49%     54.74% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     10      7.30%     62.04% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                     52     37.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 137                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            12661660500     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               5058500      0.04%     99.78% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               6144000      0.05%     99.83% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              21359000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        12694222000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.346667                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                23                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.not_idle_fraction               0.004281                       # Percentage of non-idle cycles
system.cpu01.numCycles                       25388444                       # number of cpu cycles simulated
system.cpu01.num_insts                          31976                       # Number of instructions executed
system.cpu01.num_refs                           10432                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0          123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total          123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0 16212.121212                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency 13212.121212                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0           90                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           90                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency       535000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.268293                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0           33                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency       436000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.268293                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses           33                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0          5821                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         5821                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 22711.956522                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency 19711.956522                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_hits::0              5637                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          5637                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency      4179000                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.031610                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0             184                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total          184                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency      3627000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.031610                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses           184                       # number of ReadReq MSHR misses
system.cpu02.dcache.StoreCondReq_accesses::0          112                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total          112                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0 15553.191489                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency 13613.636364                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0           65                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           65                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency       731000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.419643                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0           47                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           47                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency       599000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.392857                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses           44                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0         3154                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         3154                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0 54033.333333                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency 51033.333333                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0             3094                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         3094                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency      3242000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.019023                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0             60                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           60                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency      3062000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.019023                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses           60                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency      4486500                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs                 6.833333                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0           8975                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         8975                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 30413.934426                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 27413.934426                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0               8731                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           8731                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency       7421000                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.027187                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0              244                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total          244                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency      6689000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.027187                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses            244                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.607862                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          622.450768                       # Average occupied blocks per context
system.cpu02.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0          8975                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         8975                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 30413.934426                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 27413.934426                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0              8731                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total          8731                       # number of overall hits
system.cpu02.dcache.overall_miss_latency      7421000                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.027187                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0             244                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total          244                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency      6689000                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.027187                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses           244                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency      4486500                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements                   66                       # number of replacements
system.cpu02.dcache.sampled_refs                   66                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              621.450768                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                    451                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                     57                       # number of writebacks
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_hits                       9233                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                       5944                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_hits                      3289                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0         26661                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        26661                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0 25818.181818                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency 22818.181818                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0             26595                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         26595                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency      1704000                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.002476                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0              66                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency      1506000                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.002476                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses            66                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs                90.939394                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0          26661                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        26661                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0 25818.181818                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency 22818.181818                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0              26595                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          26595                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency       1704000                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.002476                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0               66                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency      1506000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.002476                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses             66                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0         26661                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        26661                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0 25818.181818                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency 22818.181818                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0             26595                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total         26595                       # number of overall hits
system.cpu02.icache.overall_miss_latency      1704000                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.002476                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0              66                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total           66                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency      1506000                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.002476                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses            66                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements                   66                       # number of replacements
system.cpu02.icache.sampled_refs                   66                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu02.icache.total_refs                   6002                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.996025                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses                  4018                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                      4018                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::swpipl                 233     82.62%     82.62% # number of callpals executed
system.cpu02.kern.callpal::rdps                    26      9.22%     91.84% # number of callpals executed
system.cpu02.kern.callpal::rti                     23      8.16%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                  282                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                      305                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                     86     30.82%     30.82% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    13      4.66%     35.48% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    10      3.58%     39.07% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                   170     60.93%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                279                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                      86     46.49%     46.49% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     13      7.03%     53.51% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     10      5.41%     58.92% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                     76     41.08%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                 185                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            12657721500     99.71%     99.71% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               5017500      0.04%     99.75% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               6142000      0.05%     99.80% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31              25435000      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        12694316000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.447059                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel              23                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.not_idle_fraction               0.003975                       # Percentage of non-idle cycles
system.cpu02.numCycles                       25388632                       # number of cpu cycles simulated
system.cpu02.num_insts                          26661                       # Number of instructions executed
system.cpu02.num_refs                            9292                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0          133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0 15942.857143                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency 12942.857143                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0           98                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           98                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency       558000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.263158                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0           35                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           35                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency       453000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.263158                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses           35                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0          5522                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         5522                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0 28891.719745                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency 25891.719745                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_hits::0              5365                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          5365                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency      4536000                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.028432                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0             157                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          157                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency      4065000                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.028432                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses           157                       # number of ReadReq MSHR misses
system.cpu03.dcache.StoreCondReq_accesses::0          115                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          115                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0 12913.793103                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency 14022.727273                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0           57                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           57                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency       749000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.504348                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0           58                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           58                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency       617000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.382609                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses           44                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0         2885                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         2885                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0        47500                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency        44500                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0             2855                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         2855                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency      1425000                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.010399                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0             30                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency      1335000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.010399                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses           30                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency      4354500                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs                98.848485                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0           8407                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         8407                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 31877.005348                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency 28877.005348                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0               8220                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           8220                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency       5961000                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.022243                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0              187                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          187                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency      5400000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.022243                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses            187                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.803344                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          822.623761                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0          8407                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         8407                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 31877.005348                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency 28877.005348                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0              8220                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total          8220                       # number of overall hits
system.cpu03.dcache.overall_miss_latency      5961000                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.022243                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0             187                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total          187                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency      5400000                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.022243                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses           187                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency      4354500                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                   33                       # number of replacements
system.cpu03.dcache.sampled_refs                   33                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              822.623761                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                   3262                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                      8                       # number of writebacks
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_hits                       8678                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_hits                       5655                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_hits                      3023                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0         24530                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        24530                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0 16764.705882                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency 13764.705882                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0             24479                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         24479                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency       855000                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.002079                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0              51                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency       702000                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.002079                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses            51                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs                32.764706                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0          24530                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        24530                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0 16764.705882                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency 13764.705882                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0              24479                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          24479                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency        855000                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.002079                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0               51                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           51                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency       702000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.002079                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses             51                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0         24530                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        24530                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0 16764.705882                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency 13764.705882                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0             24479                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total         24479                       # number of overall hits
system.cpu03.icache.overall_miss_latency       855000                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.002079                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0              51                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total           51                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency       702000                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.002079                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses            51                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements                   51                       # number of replacements
system.cpu03.icache.sampled_refs                   51                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu03.icache.total_refs                   1671                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.996421                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses                  3730                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                      3730                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::swpipl                 201     80.40%     80.40% # number of callpals executed
system.cpu03.kern.callpal::rdps                    26     10.40%     90.80% # number of callpals executed
system.cpu03.kern.callpal::rti                     23      9.20%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  250                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                      273                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                     69     27.94%     27.94% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    13      5.26%     33.20% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    10      4.05%     37.25% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   155     62.75%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                247                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      69     45.70%     45.70% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     13      8.61%     54.30% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     10      6.62%     60.93% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     59     39.07%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 151                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            12663570500     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               4884500      0.04%     99.78% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               6141000      0.05%     99.83% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              21845000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        12696441000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.380645                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel              23                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.not_idle_fraction               0.003579                       # Percentage of non-idle cycles
system.cpu03.numCycles                       25392882                       # number of cpu cycles simulated
system.cpu03.num_insts                          24530                       # Number of instructions executed
system.cpu03.num_refs                            8723                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0          120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0 16843.750000                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency 13843.750000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0           88                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           88                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency       539000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.266667                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0           32                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency       443000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.266667                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses           32                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0          5247                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         5247                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 29243.697479                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 26243.697479                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_hits::0              5128                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          5128                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency      3480000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.022680                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0             119                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total          119                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency      3123000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.022680                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses           119                       # number of ReadReq MSHR misses
system.cpu04.dcache.StoreCondReq_accesses::0          102                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          102                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0 14020.408163                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency 15078.947368                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0           53                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency       687000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.480392                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0           49                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           49                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency       573000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.372549                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses           38                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0         2787                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         2787                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 57526.315789                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 54526.315789                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0             2768                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         2768                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency      1093000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.006817                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0             19                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency      1036000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.006817                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses           19                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency      4314500                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs                 6.214286                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0           8034                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         8034                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0 33137.681159                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency 30137.681159                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0               7896                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           7896                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency       4573000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.017177                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0              138                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total          138                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency      4159000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.017177                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses            138                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.730530                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          748.063200                       # Average occupied blocks per context
system.cpu04.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0          8034                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         8034                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0 33137.681159                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency 30137.681159                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0              7896                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total          7896                       # number of overall hits
system.cpu04.dcache.overall_miss_latency      4573000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.017177                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0             138                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total          138                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency      4159000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.017177                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses           138                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency      4314500                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                   14                       # number of replacements
system.cpu04.dcache.sampled_refs                   14                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              747.063200                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                     87                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                      8                       # number of writebacks
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_hits                       8279                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_hits                       5367                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_hits                      2912                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0         23278                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        23278                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0        28000                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency        25000                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0             23275                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         23275                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency        84000                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.000129                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0               3                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency        75000                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.000129                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses             3                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs                 8.666667                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0          23278                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        23278                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0        28000                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency        25000                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0              23275                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          23275                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency         84000                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.000129                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0                3                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency        75000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.000129                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses              3                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0         23278                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        23278                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0        28000                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency        25000                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0             23275                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total         23275                       # number of overall hits
system.cpu04.icache.overall_miss_latency        84000                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.000129                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0               3                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total            3                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency        75000                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.000129                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses             3                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                    3                       # number of replacements
system.cpu04.icache.sampled_refs                    3                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu04.icache.total_refs                     26                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.996722                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses                  3586                       # ITB accesses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_hits                      3586                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::swpipl                 185     79.06%     79.06% # number of callpals executed
system.cpu04.kern.callpal::rdps                    26     11.11%     90.17% # number of callpals executed
system.cpu04.kern.callpal::rti                     23      9.83%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  234                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                      257                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                     62     26.84%     26.84% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    13      5.63%     32.47% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    10      4.33%     36.80% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   146     63.20%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                231                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                      62     45.26%     45.26% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     13      9.49%     54.74% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     10      7.30%     62.04% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                     52     37.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 137                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            12663822500     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               4842500      0.04%     99.79% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               6146000      0.05%     99.84% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              20332000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        12695143000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.356164                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel                 0                      
system.cpu04.kern.mode_good::user                   0                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel              23                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu04.not_idle_fraction               0.003278                       # Percentage of non-idle cycles
system.cpu04.numCycles                       25390286                       # number of cpu cycles simulated
system.cpu04.num_insts                          23278                       # Number of instructions executed
system.cpu04.num_refs                            8322                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0          751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0 15151.260504                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency 12151.260504                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0          632                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          632                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency      1803000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.158455                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0          119                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total          119                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency      1446000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.158455                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses          119                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0         34851                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        34851                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 16068.862275                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 13068.862275                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_hits::0             32513                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         32513                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency     37569000                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.067086                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0            2338                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         2338                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency     30555000                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.067086                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses          2338                       # number of ReadReq MSHR misses
system.cpu05.dcache.StoreCondReq_accesses::0          737                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          737                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0 43118.644068                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency 42026.548673                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0          501                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          501                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency     10176000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.320217                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0          236                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total          236                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency      9498000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.306649                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses          226                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0        28044                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        28044                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 53415.331808                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 50415.331808                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0            25859                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        25859                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency    116712500                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.077913                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0           2185                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         2185                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency    110157500                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.077913                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses         2185                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency      4076000                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs                15.779600                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0          62895                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        62895                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 34110.435552                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 31110.435552                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0              58372                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          58372                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency     154281500                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.071914                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0             4523                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         4523                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency    140712500                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.071914                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses           4523                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.940047                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          962.607617                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0         62895                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        62895                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 34110.435552                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 31110.435552                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0             58372                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total         58372                       # number of overall hits
system.cpu05.dcache.overall_miss_latency    154281500                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.071914                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0            4523                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total         4523                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency    140712500                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.071914                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses          4523                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency      4076000                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                 4147                       # number of replacements
system.cpu05.dcache.sampled_refs                 4147                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              961.607617                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                  65438                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                   2732                       # number of writebacks
system.cpu05.dtb.data_accesses                   5815                       # DTB accesses
system.cpu05.dtb.data_acv                           7                       # DTB access violations
system.cpu05.dtb.data_hits                      64276                       # DTB hits
system.cpu05.dtb.data_misses                       96                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                   3777                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                      35494                       # DTB read hits
system.cpu05.dtb.read_misses                       82                       # DTB read misses
system.cpu05.dtb.write_accesses                  2038                       # DTB write accesses
system.cpu05.dtb.write_acv                          7                       # DTB write access violations
system.cpu05.dtb.write_hits                     28782                       # DTB write hits
system.cpu05.dtb.write_misses                      14                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0        176601                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       176601                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_avg_miss_latency::0 23283.961437                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency 20283.742331                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_hits::0            174319                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        174319                       # number of ReadReq hits
system.cpu05.icache.ReadReq_miss_latency     53134000                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_rate::0     0.012922                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_misses::0            2282                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         2282                       # number of ReadReq misses
system.cpu05.icache.ReadReq_mshr_miss_latency     46287500                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::0     0.012922                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_misses          2282                       # number of ReadReq MSHR misses
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs               119.155633                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0         176601                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       176601                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0 23283.961437                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency 20283.742331                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0             174319                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         174319                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency      53134000                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0      0.012922                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0             2282                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         2282                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency     46287500                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0     0.012922                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses           2282                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                 1.000000                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0          511.999891                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0        176601                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       176601                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0 23283.961437                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency 20283.742331                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0            174319                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total        174319                       # number of overall hits
system.cpu05.icache.overall_miss_latency     53134000                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0     0.012922                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0            2282                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total         2282                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency     46287500                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0     0.012922                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses          2282                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                 2281                       # number of replacements
system.cpu05.icache.sampled_refs                 2281                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse              511.999891                       # Cycle average of tags in use
system.cpu05.icache.total_refs                 271794                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.963944                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses                 28742                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                     28658                       # ITB hits
system.cpu05.itb.fetch_misses                      84                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::wripir                   1      0.16%      0.16% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  12      1.97%      2.13% # number of callpals executed
system.cpu05.kern.callpal::tbi                      1      0.16%      2.30% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 525     86.21%     88.51% # number of callpals executed
system.cpu05.kern.callpal::rdps                    26      4.27%     92.78% # number of callpals executed
system.cpu05.kern.callpal::rdusp                    1      0.16%     92.94% # number of callpals executed
system.cpu05.kern.callpal::rti                     37      6.08%     99.01% # number of callpals executed
system.cpu05.kern.callpal::callsys                  6      0.99%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  609                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                      819                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                     24                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                    229     39.15%     39.15% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    13      2.22%     41.37% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    10      1.71%     43.08% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   333     56.92%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                585                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     229     48.62%     48.62% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     13      2.76%     51.38% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     10      2.12%     53.50% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    219     46.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 471                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            12437734500     99.15%     99.15% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               4723000      0.04%     99.19% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30               7222500      0.06%     99.25% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              94703000      0.75%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        12544383000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.657658                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel                15                      
system.cpu05.kern.mode_good::user                  14                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel              50                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                14                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel     0.300000                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel        340392000     85.72%     85.72% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user           56711000     14.28%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu05.kern.syscall::2                        1    100.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    1                       # number of syscalls executed
system.cpu05.not_idle_fraction               0.036056                       # Percentage of non-idle cycles
system.cpu05.numCycles                       25086740                       # number of cpu cycles simulated
system.cpu05.num_insts                         176499                       # Number of instructions executed
system.cpu05.num_refs                           64653                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0          583                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          583                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0 14847.457627                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency 11847.457627                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0          524                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          524                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency       876000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.101201                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0           59                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           59                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency       699000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.101201                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses           59                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0         30737                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        30737                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0 17415.517241                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency 14415.517241                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_hits::0             28997                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         28997                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency     30303000                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.056609                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0            1740                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         1740                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency     25083000                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.056609                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses          1740                       # number of ReadReq MSHR misses
system.cpu06.dcache.StoreCondReq_accesses::0          574                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          574                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0 34561.538462                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency 32658.730159                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0          444                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          444                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency      4493000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.226481                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0          130                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total          130                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency      4115000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.219512                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses          126                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0        18640                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        18640                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 54552.683897                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 51552.683897                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0            17634                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        17634                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency     54880000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.053970                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0           1006                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         1006                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency     51862000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.053970                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses         1006                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency      3544000                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs                38.212867                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0          49377                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        49377                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 31020.757465                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency 28020.757465                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0              46631                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          46631                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency      85183000                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.055613                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0             2746                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         2746                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency     76945000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.055613                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses           2746                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.879368                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          900.473209                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0         49377                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        49377                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 31020.757465                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency 28020.757465                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0             46631                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total         46631                       # number of overall hits
system.cpu06.dcache.overall_miss_latency     85183000                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.055613                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0            2746                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total         2746                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency     76945000                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.055613                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses          2746                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency      3544000                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                 2316                       # number of replacements
system.cpu06.dcache.sampled_refs                 2316                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              900.473209                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                  88501                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle         2417635304000                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                    946                       # number of writebacks
system.cpu06.dtb.data_accesses                   2698                       # DTB accesses
system.cpu06.dtb.data_acv                          21                       # DTB access violations
system.cpu06.dtb.data_hits                      49905                       # DTB hits
system.cpu06.dtb.data_misses                      364                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                   1823                       # DTB read accesses
system.cpu06.dtb.read_acv                          12                       # DTB read access violations
system.cpu06.dtb.read_hits                      30774                       # DTB read hits
system.cpu06.dtb.read_misses                      326                       # DTB read misses
system.cpu06.dtb.write_accesses                   875                       # DTB write accesses
system.cpu06.dtb.write_acv                          9                       # DTB write access violations
system.cpu06.dtb.write_hits                     19131                       # DTB write hits
system.cpu06.dtb.write_misses                      38                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0        145553                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       145553                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0 18327.745180                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency 15327.745180                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0            144360                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        144360                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency     21865000                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.008196                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0            1193                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1193                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency     18286000                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.008196                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses          1193                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs               300.787930                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0         145553                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       145553                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0 18327.745180                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency 15327.745180                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0             144360                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         144360                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency      21865000                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.008196                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0             1193                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1193                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency     18286000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.008196                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses           1193                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0        145553                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       145553                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0 18327.745180                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency 15327.745180                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0            144360                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total        144360                       # number of overall hits
system.cpu06.icache.overall_miss_latency     21865000                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.008196                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0            1193                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total         1193                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency     18286000                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.008196                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses          1193                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                 1193                       # number of replacements
system.cpu06.icache.sampled_refs                 1193                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu06.icache.total_refs                 358840                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.975720                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses                 26747                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                     26622                       # ITB hits
system.cpu06.itb.fetch_misses                     125                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::wripir                   1      0.20%      0.20% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  58     11.49%     11.68% # number of callpals executed
system.cpu06.kern.callpal::tbi                      4      0.79%     12.48% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 314     62.18%     74.65% # number of callpals executed
system.cpu06.kern.callpal::rdps                    27      5.35%     80.00% # number of callpals executed
system.cpu06.kern.callpal::rti                     91     18.02%     98.02% # number of callpals executed
system.cpu06.kern.callpal::callsys                  9      1.78%     99.80% # number of callpals executed
system.cpu06.kern.callpal::imb                      1      0.20%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  505                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                     1039                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                     24                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                    156     36.36%     36.36% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    13      3.03%     39.39% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    11      2.56%     41.96% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   249     58.04%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                429                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     156     48.00%     48.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     13      4.00%     52.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     11      3.38%     55.38% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    145     44.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 325                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            12628308500     99.47%     99.47% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               4056500      0.03%     99.50% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               7710000      0.06%     99.57% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              55193000      0.43%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        12695268000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.582329                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                67                      
system.cpu06.kern.mode_good::user                  67                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel             149                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel     0.449664                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel      21083785000     99.88%     99.88% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           25215000      0.12%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu06.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu06.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    3                       # number of syscalls executed
system.cpu06.not_idle_fraction               0.024280                       # Percentage of non-idle cycles
system.cpu06.numCycles                       25390536                       # number of cpu cycles simulated
system.cpu06.num_insts                         145168                       # Number of instructions executed
system.cpu06.num_refs                           51069                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0         1867                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total         1867                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0 12324.427481                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency  9324.427481                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0         1605                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total         1605                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency      3229000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.140332                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0          262                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          262                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency      2443000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.140332                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses          262                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0        101289                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       101289                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 17083.920306                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 14083.920306                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_hits::0             96320                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         96320                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency     84890000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.049058                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0            4969                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         4969                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency     69983000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.049058                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses          4969                       # number of ReadReq MSHR misses
system.cpu07.dcache.StoreCondReq_accesses::0         1845                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         1845                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0 37761.410788                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency 35561.440678                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0         1363                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         1363                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency     18201000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.261247                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0          482                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          482                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency     16785000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.255827                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses          472                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0        77716                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        77716                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0 53564.593301                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency 50564.593301                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0            72282                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        72282                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency    291070000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.069921                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0           5434                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         5434                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency    274768000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.069921                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses         5434                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency      7822500                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs                20.940915                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0         179005                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total       179005                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0 36139.575123                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency 33139.575123                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0             168602                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total         168602                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency     375960000                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.058116                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0            10403                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total        10403                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency    344751000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.058116                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses          10403                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.906734                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          928.495555                       # Average occupied blocks per context
system.cpu07.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0        179005                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total       179005                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0 36139.575123                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency 33139.575123                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0            168602                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total        168602                       # number of overall hits
system.cpu07.dcache.overall_miss_latency    375960000                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.058116                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0           10403                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total        10403                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency    344751000                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.058116                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses         10403                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency      7822500                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                 8784                       # number of replacements
system.cpu07.dcache.sampled_refs                 8784                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              927.495555                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                 183945                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                   5413                       # number of writebacks
system.cpu07.dtb.data_accesses                  49688                       # DTB accesses
system.cpu07.dtb.data_acv                          10                       # DTB access violations
system.cpu07.dtb.data_hits                     182023                       # DTB hits
system.cpu07.dtb.data_misses                      427                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                  33421                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                     102533                       # DTB read hits
system.cpu07.dtb.read_misses                      349                       # DTB read misses
system.cpu07.dtb.write_accesses                 16267                       # DTB write accesses
system.cpu07.dtb.write_acv                         10                       # DTB write access violations
system.cpu07.dtb.write_hits                     79490                       # DTB write hits
system.cpu07.dtb.write_misses                      78                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0        513348                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       513348                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 19527.314584                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 16527.252364                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0            505312                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        505312                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency    156921500                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.015654                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0            8036                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         8036                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency    132813000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.015654                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses          8036                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs                66.934047                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0         513348                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       513348                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 19527.314584                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 16527.252364                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0             505312                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         505312                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency     156921500                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.015654                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0             8036                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         8036                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency    132813000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.015654                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses           8036                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0        513348                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       513348                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 19527.314584                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 16527.252364                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0            505312                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total        505312                       # number of overall hits
system.cpu07.icache.overall_miss_latency    156921500                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.015654                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0            8036                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total         8036                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency    132813000                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.015654                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses          8036                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                 8036                       # number of replacements
system.cpu07.icache.sampled_refs                 8036                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu07.icache.total_refs                 537882                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.902313                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses                159557                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                    159236                       # ITB hits
system.cpu07.itb.fetch_misses                     321                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::wripir                  33      2.49%      2.49% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  66      4.98%      7.47% # number of callpals executed
system.cpu07.kern.callpal::tbi                      4      0.30%      7.77% # number of callpals executed
system.cpu07.kern.callpal::swpipl                 987     74.49%     82.26% # number of callpals executed
system.cpu07.kern.callpal::rdps                    28      2.11%     84.38% # number of callpals executed
system.cpu07.kern.callpal::wrusp                    1      0.08%     84.45% # number of callpals executed
system.cpu07.kern.callpal::rdusp                    1      0.08%     84.53% # number of callpals executed
system.cpu07.kern.callpal::rti                    123      9.28%     93.81% # number of callpals executed
system.cpu07.kern.callpal::callsys                 39      2.94%     96.75% # number of callpals executed
system.cpu07.kern.callpal::rdunique                42      3.17%     99.92% # number of callpals executed
system.cpu07.kern.callpal::wrunique                 1      0.08%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                 1325                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                     2106                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                    497     43.87%     43.87% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    13      1.15%     45.01% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    10      0.88%     45.90% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   613     54.10%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total               1133                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     495     49.35%     49.35% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     13      1.30%     50.65% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     10      1.00%     51.65% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    485     48.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                1003                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            12539559500     98.77%     98.77% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               4601000      0.04%     98.81% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               8582500      0.07%     98.88% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             142353000      1.12%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        12695096000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                0.995976                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.791191                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                98                      
system.cpu07.kern.mode_good::user                  98                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel             189                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                98                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel     0.518519                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel      29907243000     99.07%     99.07% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user          281571000      0.93%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     66                       # number of times the context was actually changed
system.cpu07.kern.syscall::2                        1      5.00%      5.00% # number of syscalls executed
system.cpu07.kern.syscall::4                        6     30.00%     35.00% # number of syscalls executed
system.cpu07.kern.syscall::17                       4     20.00%     55.00% # number of syscalls executed
system.cpu07.kern.syscall::54                       1      5.00%     60.00% # number of syscalls executed
system.cpu07.kern.syscall::71                       3     15.00%     75.00% # number of syscalls executed
system.cpu07.kern.syscall::74                       2     10.00%     85.00% # number of syscalls executed
system.cpu07.kern.syscall::144                      1      5.00%     90.00% # number of syscalls executed
system.cpu07.kern.syscall::256                      1      5.00%     95.00% # number of syscalls executed
system.cpu07.kern.syscall::257                      1      5.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                   20                       # number of syscalls executed
system.cpu07.not_idle_fraction               0.097687                       # Percentage of non-idle cycles
system.cpu07.numCycles                       25390192                       # number of cpu cycles simulated
system.cpu07.num_insts                         512911                       # Number of instructions executed
system.cpu07.num_refs                          183560                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0        36033                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total        36033                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0  5018.288021                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency  2018.288021                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0         3334                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         3334                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency    164093000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.907474                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0        32699                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total        32699                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency     65996000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.907474                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses        32699                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0       1316614                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      1316614                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0 14894.775435                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency 11894.775435                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_hits::0           1272974                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       1272974                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency    650008000                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.033146                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0           43640                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        43640                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency    519088000                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.033146                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses         43640                       # number of ReadReq MSHR misses
system.cpu08.dcache.StoreCondReq_accesses::0        36022                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total        36022                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0  5063.169786                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency  2064.870808                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0         3269                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         3269                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency    165834000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.909250                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0        32753                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total        32753                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency     67608000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.908945                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses        32742                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0       783656                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       783656                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0 25033.222561                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency 22033.222561                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0           729190                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       729190                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency   1363459500                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.069502                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0          54466                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        54466                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency   1200061500                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.069502                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses        54466                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency     16284500                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs               761.833459                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0        2100270                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      2100270                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0 20523.387968                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency 17523.387968                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0            2002164                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        2002164                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency    2013467500                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.046711                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0            98106                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        98106                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency   1719149500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.046711                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses          98106                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.697779                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          714.525227                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0       2100270                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      2100270                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0 20523.387968                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency 17523.387968                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0           2002164                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total       2002164                       # number of overall hits
system.cpu08.dcache.overall_miss_latency   2013467500                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.046711                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0           98106                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total        98106                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency   1719149500                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.046711                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses         98106                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency     16284500                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                 2648                       # number of replacements
system.cpu08.dcache.sampled_refs                 2648                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              712.525227                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                2017335                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                   1096                       # number of writebacks
system.cpu08.dtb.data_accesses                2141138                       # DTB accesses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_hits                    2172191                       # DTB hits
system.cpu08.dtb.data_misses                       88                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                1332592                       # DTB read accesses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_hits                    1352515                       # DTB read hits
system.cpu08.dtb.read_misses                       77                       # DTB read misses
system.cpu08.dtb.write_accesses                808546                       # DTB write accesses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_hits                    819676                       # DTB write hits
system.cpu08.dtb.write_misses                      11                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0       5238354                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      5238354                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 19944.138690                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 16944.138690                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0           5236537                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       5236537                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency     36238500                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.000347                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0            1817                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1817                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency     30787500                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.000347                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses          1817                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs              2431.770501                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0        5238354                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      5238354                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 19944.138690                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 16944.138690                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0            5236537                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        5236537                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency      36238500                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.000347                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0             1817                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1817                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency     30787500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.000347                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses           1817                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0       5238354                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      5238354                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 19944.138690                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 16944.138690                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0           5236537                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total       5236537                       # number of overall hits
system.cpu08.icache.overall_miss_latency     36238500                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.000347                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0            1817                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total         1817                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency     30787500                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.000347                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses          1817                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                 1817                       # number of replacements
system.cpu08.icache.sampled_refs                 1817                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu08.icache.total_refs                4418527                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.239925                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses               5145103                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                   5145064                       # ITB hits
system.cpu08.itb.fetch_misses                      39                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::wripir                 110     20.30%     20.30% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  13      2.40%     22.69% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 318     58.67%     81.37% # number of callpals executed
system.cpu08.kern.callpal::rdps                    33      6.09%     87.45% # number of callpals executed
system.cpu08.kern.callpal::rti                     36      6.64%     94.10% # number of callpals executed
system.cpu08.kern.callpal::callsys                  7      1.29%     95.39% # number of callpals executed
system.cpu08.kern.callpal::rdunique                25      4.61%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  542                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                      688                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                      8                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                    118     31.64%     31.64% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    13      3.49%     35.12% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     6      1.61%     36.73% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   236     63.27%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                373                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     118     47.20%     47.20% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     13      5.20%     52.40% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      6      2.40%     54.80% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    113     45.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 250                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            12593752500     99.21%     99.21% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               5490000      0.04%     99.26% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30               4710500      0.04%     99.29% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              89835000      0.71%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        12693788000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.478814                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                27                      
system.cpu08.kern.mode_good::user                  27                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel              49                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                27                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel     0.551020                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel      20024545000     68.00%     68.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user         9424795000     32.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     13                       # number of times the context was actually changed
system.cpu08.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    1                       # number of syscalls executed
system.cpu08.not_idle_fraction               0.760075                       # Percentage of non-idle cycles
system.cpu08.numCycles                       25387576                       # number of cpu cycles simulated
system.cpu08.num_insts                        5238266                       # Number of instructions executed
system.cpu08.num_refs                         2172599                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0        34241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total        34241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0  5015.771225                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency  2015.771225                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0         1650                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         1650                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency    163469000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.951812                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0        32591                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total        32591                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency     65696000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.951812                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses        32591                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0       1258619                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      1258619                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0 22697.114322                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency 19697.114322                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_hits::0           1204351                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       1204351                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency   1231727000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.043117                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0           54268                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        54268                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency   1068923000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.043117                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses         54268                       # number of ReadReq MSHR misses
system.cpu09.dcache.StoreCondReq_accesses::0        34226                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total        34226                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0  5053.958818                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency  2054.888140                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0         1590                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         1590                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency    164941000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.953544                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0        32636                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total        32636                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency     67051000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.953369                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses        32630                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0       747556                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       747556                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0 15603.118712                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency 12603.118712                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0           705808                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       705808                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency    651399000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.055846                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0          41748                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total        41748                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency    526155000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.055846                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses        41748                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency      3787000                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs               601.771139                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0        2006175                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      2006175                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0 19612.627062                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency 16612.627062                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0            1910159                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1910159                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency    1883126000                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.047860                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0            96016                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total        96016                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency   1595078000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.047860                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses          96016                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.671637                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          687.756580                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0       2006175                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      2006175                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0 19612.627062                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency 16612.627062                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0           1910159                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1910159                       # number of overall hits
system.cpu09.dcache.overall_miss_latency   1883126000                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.047860                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0           96016                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total        96016                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency   1595078000                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.047860                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses         96016                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency      3787000                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                  887                       # number of replacements
system.cpu09.dcache.sampled_refs                  887                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              686.756580                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                 533771                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                    293                       # number of writebacks
system.cpu09.dtb.data_accesses                2048170                       # DTB accesses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_hits                    2074516                       # DTB hits
system.cpu09.dtb.data_misses                       47                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                1274660                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                    1292742                       # DTB read hits
system.cpu09.dtb.read_misses                       41                       # DTB read misses
system.cpu09.dtb.write_accesses                773510                       # DTB write accesses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_hits                    781774                       # DTB write hits
system.cpu09.dtb.write_misses                       6                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0       4793731                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      4793731                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 18020.571827                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 15019.525802                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0           4792297                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       4792297                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency     25841500                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.000299                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0            1434                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1434                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency     21538000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.000299                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses          1434                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs              3435.121234                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0        4793731                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      4793731                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 18020.571827                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 15019.525802                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0            4792297                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        4792297                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency      25841500                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.000299                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0             1434                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1434                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency     21538000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.000299                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses           1434                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                 0.893274                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0          457.356513                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0       4793731                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      4793731                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 18020.571827                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 15019.525802                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0           4792297                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total       4792297                       # number of overall hits
system.cpu09.icache.overall_miss_latency     25841500                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.000299                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0            1434                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total         1434                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency     21538000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.000299                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses          1434                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                 1361                       # number of replacements
system.cpu09.icache.sampled_refs                 1361                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse              457.356513                       # Cycle average of tags in use
system.cpu09.icache.total_refs                4675200                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.294680                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses               4725139                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                   4725111                       # ITB hits
system.cpu09.itb.fetch_misses                      28                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::wripir                   2      0.55%      0.55% # number of callpals executed
system.cpu09.kern.callpal::swpctx                  15      4.12%      4.67% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 259     71.15%     75.82% # number of callpals executed
system.cpu09.kern.callpal::rdps                    26      7.14%     82.97% # number of callpals executed
system.cpu09.kern.callpal::rti                     37     10.16%     93.13% # number of callpals executed
system.cpu09.kern.callpal::callsys                  6      1.65%     94.78% # number of callpals executed
system.cpu09.kern.callpal::rdunique                19      5.22%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  364                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                      467                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                     14                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                     96     29.63%     29.63% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    14      4.32%     33.95% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    16      4.94%     38.89% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   198     61.11%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                324                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                      96     45.50%     45.50% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     14      6.64%     52.13% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     16      7.58%     59.72% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                     85     40.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 211                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            12586395500     99.16%     99.16% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               5471500      0.04%     99.20% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              10729000      0.08%     99.28% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              91002000      0.72%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        12693598000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.429293                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                20                      
system.cpu09.kern.mode_good::user                  20                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel              52                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                20                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel     0.384615                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel     2418986883000     99.64%     99.64% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user         8798574000      0.36%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     15                       # number of times the context was actually changed
system.cpu09.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    1                       # number of syscalls executed
system.cpu09.not_idle_fraction               0.705320                       # Percentage of non-idle cycles
system.cpu09.numCycles                       25387196                       # number of cpu cycles simulated
system.cpu09.num_insts                        4793684                       # Number of instructions executed
system.cpu09.num_refs                         2074779                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0          589                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          589                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0 14268.656716                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency 11268.656716                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0          522                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          522                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency       956000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.113752                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0           67                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           67                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency       755000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.113752                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses           67                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0         33341                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        33341                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 14314.356436                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 11314.356436                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_hits::0             31321                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         31321                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency     28915000                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.060586                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0            2020                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         2020                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency     22855000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.060586                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses          2020                       # number of ReadReq MSHR misses
system.cpu10.dcache.StoreCondReq_accesses::0          580                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          580                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0 36061.068702                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency 33620.155039                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0          449                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          449                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency      4724000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.225862                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0          131                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          131                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency      4337000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.222414                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses          129                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0        19824                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total        19824                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0 54299.719888                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency 51299.719888                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0            18753                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        18753                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency     58155000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.054025                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0           1071                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         1071                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency     54942000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.054025                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses         1071                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency      3347500                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs               452.350191                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0          53165                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        53165                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 28168.877386                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 25168.877386                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0              50074                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          50074                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency      87070000                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.058140                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0             3091                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         3091                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency     77797000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.058140                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses           3091                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.605806                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          620.345191                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0         53165                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        53165                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 28168.877386                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 25168.877386                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0             50074                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total         50074                       # number of overall hits
system.cpu10.dcache.overall_miss_latency     87070000                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.058140                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0            3091                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total         3091                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency     77797000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.058140                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses          3091                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency      3347500                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                 2353                       # number of replacements
system.cpu10.dcache.sampled_refs                 2353                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              620.345191                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                1064380                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                    786                       # number of writebacks
system.cpu10.dtb.data_accesses                   2701                       # DTB accesses
system.cpu10.dtb.data_acv                          21                       # DTB access violations
system.cpu10.dtb.data_hits                      53705                       # DTB hits
system.cpu10.dtb.data_misses                      365                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                   1826                       # DTB read accesses
system.cpu10.dtb.read_acv                          12                       # DTB read access violations
system.cpu10.dtb.read_hits                      33384                       # DTB read hits
system.cpu10.dtb.read_misses                      327                       # DTB read misses
system.cpu10.dtb.write_accesses                   875                       # DTB write accesses
system.cpu10.dtb.write_acv                          9                       # DTB write access violations
system.cpu10.dtb.write_hits                     20321                       # DTB write hits
system.cpu10.dtb.write_misses                      38                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0        158886                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       158886                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 16027.756654                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 13027.376426                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0            157571                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        157571                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency     21076500                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.008276                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0            1315                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         1315                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency     17131000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.008276                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses          1315                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs              2004.710931                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0         158886                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       158886                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 16027.756654                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 13027.376426                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0             157571                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         157571                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency      21076500                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.008276                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0             1315                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         1315                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency     17131000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.008276                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses           1315                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                 0.859857                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0          440.246594                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0        158886                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       158886                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 16027.756654                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 13027.376426                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0            157571                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total        157571                       # number of overall hits
system.cpu10.icache.overall_miss_latency     21076500                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.008276                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0            1315                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total         1315                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency     17131000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.008276                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses          1315                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                 1235                       # number of replacements
system.cpu10.icache.sampled_refs                 1235                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse              440.246594                       # Cycle average of tags in use
system.cpu10.icache.total_refs                2475818                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.974312                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses                 26889                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                     26764                       # ITB hits
system.cpu10.itb.fetch_misses                     125                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::wripir                   1      0.19%      0.19% # number of callpals executed
system.cpu10.kern.callpal::swpctx                  58     11.18%     11.37% # number of callpals executed
system.cpu10.kern.callpal::tbi                      4      0.77%     12.14% # number of callpals executed
system.cpu10.kern.callpal::swpipl                 328     63.20%     75.34% # number of callpals executed
system.cpu10.kern.callpal::rdps                    27      5.20%     80.54% # number of callpals executed
system.cpu10.kern.callpal::rti                     91     17.53%     98.07% # number of callpals executed
system.cpu10.kern.callpal::callsys                  9      1.73%     99.81% # number of callpals executed
system.cpu10.kern.callpal::imb                      1      0.19%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  519                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                     1054                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                     24                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                    161     36.34%     36.34% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    13      2.93%     39.28% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    11      2.48%     41.76% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   258     58.24%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                443                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     161     48.06%     48.06% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     13      3.88%     51.94% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     11      3.28%     55.22% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    150     44.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 335                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            12620164500     99.41%     99.41% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               3855500      0.03%     99.44% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               8333000      0.07%     99.51% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              62257000      0.49%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        12694610000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.581395                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                67                      
system.cpu10.kern.mode_good::user                  67                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel             149                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel     0.449664                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel     2428505064000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user           26146000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu10.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu10.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu10.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                    3                       # number of syscalls executed
system.cpu10.not_idle_fraction               0.025688                       # Percentage of non-idle cycles
system.cpu10.numCycles                       25389220                       # number of cpu cycles simulated
system.cpu10.num_insts                         158500                       # Number of instructions executed
system.cpu10.num_refs                           54870                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0         1412                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total         1412                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0 14899.470899                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency 11899.470899                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0         1223                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total         1223                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency      2816000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.133853                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0          189                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total          189                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency      2249000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.133853                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses          189                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0         90285                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        90285                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 28544.677545                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 25544.677545                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_hits::0             85137                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         85137                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency    146948000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.057019                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0            5148                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         5148                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency    131504000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.057019                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses          5148                       # number of ReadReq MSHR misses
system.cpu11.dcache.StoreCondReq_accesses::0         1396                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         1396                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0 44009.118541                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency 41688.271605                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0         1067                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         1067                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency     14479000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.235673                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0          329                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          329                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency     13507000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.232092                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses          324                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0        92779                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total        92779                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 55556.934700                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 52556.934700                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0            85367                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        85367                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency    411788000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.079889                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0           7412                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         7412                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency    389552000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.079889                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses         7412                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency      4925000                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs               102.404814                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0         183064                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total       183064                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 44485.350318                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 41485.350318                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0             170504                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total         170504                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency     558736000                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.068610                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0            12560                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total        12560                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency    521056000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.068610                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses          12560                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.591603                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          605.801941                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0        183064                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total       183064                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 44485.350318                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 41485.350318                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0            170504                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total        170504                       # number of overall hits
system.cpu11.dcache.overall_miss_latency    558736000                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.068610                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0           12560                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total        12560                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency    521056000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.068610                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses         12560                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency      4925000                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                11425                       # number of replacements
system.cpu11.dcache.sampled_refs                11425                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              605.801941                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                1169975                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle         2428859907000                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                   6932                       # number of writebacks
system.cpu11.dtb.data_accesses                  49579                       # DTB accesses
system.cpu11.dtb.data_acv                           5                       # DTB access violations
system.cpu11.dtb.data_hits                     185367                       # DTB hits
system.cpu11.dtb.data_misses                      477                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                  34064                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                      91229                       # DTB read hits
system.cpu11.dtb.read_misses                      371                       # DTB read misses
system.cpu11.dtb.write_accesses                 15515                       # DTB write accesses
system.cpu11.dtb.write_acv                          5                       # DTB write access violations
system.cpu11.dtb.write_hits                     94138                       # DTB write hits
system.cpu11.dtb.write_misses                     106                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0        477089                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       477089                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0 18836.429639                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency 15836.429639                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0            472406                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        472406                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency     88211000                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.009816                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0            4683                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         4683                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency     74162000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.009816                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses          4683                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs               619.639861                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0         477089                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       477089                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0 18836.429639                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency 15836.429639                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0             472406                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         472406                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency      88211000                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.009816                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0             4683                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         4683                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency     74162000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.009816                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses           4683                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                 0.857243                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0          438.908225                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0        477089                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       477089                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0 18836.429639                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency 15836.429639                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0            472406                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total        472406                       # number of overall hits
system.cpu11.icache.overall_miss_latency     88211000                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.009816                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0            4683                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total         4683                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency     74162000                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.009816                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses          4683                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                 4601                       # number of replacements
system.cpu11.icache.sampled_refs                 4601                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse              438.908225                       # Cycle average of tags in use
system.cpu11.icache.total_refs                2850963                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle         2428721372000                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.896376                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses                165678                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                    165526                       # ITB hits
system.cpu11.itb.fetch_misses                     152                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::wripir                  15      1.85%      1.85% # number of callpals executed
system.cpu11.kern.callpal::swpctx                  53      6.54%      8.38% # number of callpals executed
system.cpu11.kern.callpal::swpipl                 576     71.02%     79.41% # number of callpals executed
system.cpu11.kern.callpal::rdps                    27      3.33%     82.74% # number of callpals executed
system.cpu11.kern.callpal::wrusp                    1      0.12%     82.86% # number of callpals executed
system.cpu11.kern.callpal::rti                    122     15.04%     97.90% # number of callpals executed
system.cpu11.kern.callpal::callsys                 15      1.85%     99.75% # number of callpals executed
system.cpu11.kern.callpal::imb                      2      0.25%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  811                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                     1468                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                    305     42.30%     42.30% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    13      1.80%     44.11% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    10      1.39%     45.49% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   393     54.51%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                721                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                     303     48.95%     48.95% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     13      2.10%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     10      1.62%     52.67% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                    293     47.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 619                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            12733325000     99.21%     99.21% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               4900000      0.04%     99.25% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30               6528000      0.05%     99.30% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              90001000      0.70%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        12834754000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                0.993443                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.745547                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                96                      
system.cpu11.kern.mode_good::user                  97                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel             174                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel     0.551724                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     2429526817000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user          304494000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu11.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu11.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu11.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu11.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu11.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu11.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu11.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                   12                       # number of syscalls executed
system.cpu11.not_idle_fraction               0.103624                       # Percentage of non-idle cycles
system.cpu11.numCycles                       25671476                       # number of cpu cycles simulated
system.cpu11.num_insts                         476606                       # Number of instructions executed
system.cpu11.num_refs                          186670                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0          104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0 17413.793103                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency 14413.793103                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0           75                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           75                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency       505000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.278846                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0           29                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency       418000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.278846                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses           29                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0          6683                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         6683                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 15226.415094                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency 12226.415094                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_hits::0              6471                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          6471                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency      3228000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.031722                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0             212                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          212                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency      2592000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.031722                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses           212                       # number of ReadReq MSHR misses
system.cpu12.dcache.StoreCondReq_accesses::0           90                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           90                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0 19282.051282                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency 17324.324324                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0           51                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency       752000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.433333                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0           39                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           39                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency       641000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.411111                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses           37                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0         3335                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         3335                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 51933.333333                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 48933.333333                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0             3305                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         3305                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency      1558000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.008996                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0             30                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency      1468000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.008996                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses           30                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency      3083500                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs                51.011494                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0          10018                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        10018                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 19776.859504                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 16776.859504                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0               9776                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           9776                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency       4786000                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.024157                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0              242                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          242                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency      4060000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.024157                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses            242                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.574246                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          588.028209                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0         10018                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        10018                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 19776.859504                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 16776.859504                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0              9776                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total          9776                       # number of overall hits
system.cpu12.dcache.overall_miss_latency      4786000                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.024157                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0             242                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total          242                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency      4060000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.024157                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses           242                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency      3083500                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                   87                       # number of replacements
system.cpu12.dcache.sampled_refs                   87                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              587.028209                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                   4438                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                     14                       # number of writebacks
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_hits                      10235                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                       6787                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_hits                      3448                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0         31647                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        31647                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0        16700                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency        13700                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0             31597                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         31597                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency       835000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.001580                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0              50                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency       685000                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.001580                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses            50                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs                65.660000                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0          31647                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        31647                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0        16700                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency        13700                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0              31597                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          31597                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency        835000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.001580                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0               50                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           50                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency       685000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.001580                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses             50                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0         31647                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        31647                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0        16700                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency        13700                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0             31597                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total         31597                       # number of overall hits
system.cpu12.icache.overall_miss_latency       835000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.001580                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0              50                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total           50                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency       685000                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.001580                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses            50                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                   50                       # number of replacements
system.cpu12.icache.sampled_refs                   50                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu12.icache.total_refs                   3283                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.995938                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses                  3622                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                      3622                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::swpipl                 189     79.41%     79.41% # number of callpals executed
system.cpu12.kern.callpal::rdps                    26     10.92%     90.34% # number of callpals executed
system.cpu12.kern.callpal::rti                     23      9.66%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  238                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                      261                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                     62     26.38%     26.38% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    13      5.53%     31.91% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    10      4.26%     36.17% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   150     63.83%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                235                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                      62     45.26%     45.26% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     13      9.49%     54.74% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     10      7.30%     62.04% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                     52     37.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 137                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            12662493500     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               3619500      0.03%     99.78% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               6895000      0.05%     99.83% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              21155000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        12694163000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.346667                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel              23                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.not_idle_fraction               0.004062                       # Percentage of non-idle cycles
system.cpu12.numCycles                       25388326                       # number of cpu cycles simulated
system.cpu12.num_insts                          31647                       # Number of instructions executed
system.cpu12.num_refs                           10278                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0          125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0 17666.666667                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency 14666.666667                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0           92                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           92                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency       583000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.264000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0           33                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency       484000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.264000                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses           33                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0          6909                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         6909                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 20092.936803                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 17092.936803                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_hits::0              6640                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          6640                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency      5405000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.038935                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0             269                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          269                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency      4598000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.038935                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses           269                       # number of ReadReq MSHR misses
system.cpu13.dcache.StoreCondReq_accesses::0          108                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          108                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0 14553.571429                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency 16404.761905                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0           52                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency       815000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.518519                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0           56                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           56                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency       689000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.388889                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses           42                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0         3335                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         3335                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0 50866.666667                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency 47866.666667                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0             3305                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         3305                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency      1526000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.008996                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0             30                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency      1436000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.008996                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses           30                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency      3071500                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs                12.464286                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0          10244                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        10244                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 23180.602007                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 20180.602007                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0               9945                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           9945                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency       6931000                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.029188                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0              299                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          299                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency      6034000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.029188                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses            299                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.564857                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          578.413668                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0         10244                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        10244                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 23180.602007                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 20180.602007                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0              9945                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total          9945                       # number of overall hits
system.cpu13.dcache.overall_miss_latency      6931000                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.029188                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0             299                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total          299                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency      6034000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.029188                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses           299                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency      3071500                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                   84                       # number of replacements
system.cpu13.dcache.sampled_refs                   84                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              576.413668                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                   1047                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                     13                       # number of writebacks
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_hits                      10500                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                       7034                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_hits                      3466                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0         32216                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        32216                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0        17440                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency        14440                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0             32166                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         32166                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency       872000                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.001552                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0              50                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency       722000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.001552                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses            50                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs                65.660000                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0          32216                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        32216                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0        17440                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency        14440                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0              32166                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          32166                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency        872000                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.001552                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0               50                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           50                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency       722000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.001552                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses             50                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0         32216                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        32216                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0        17440                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency        14440                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0             32166                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total         32166                       # number of overall hits
system.cpu13.icache.overall_miss_latency       872000                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.001552                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0              50                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total           50                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency       722000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.001552                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses            50                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                   50                       # number of replacements
system.cpu13.icache.sampled_refs                   50                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu13.icache.total_refs                   3283                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.995696                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses                  3622                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                      3622                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::swpipl                 189     79.41%     79.41% # number of callpals executed
system.cpu13.kern.callpal::rdps                    26     10.92%     90.34% # number of callpals executed
system.cpu13.kern.callpal::rti                     23      9.66%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  238                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                      261                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                     62     26.38%     26.38% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    13      5.53%     31.91% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    10      4.26%     36.17% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   150     63.83%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                235                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                      62     45.26%     45.26% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     13      9.49%     54.74% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     10      7.30%     62.04% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     52     37.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 137                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            12663238500     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               3603500      0.03%     99.78% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               7022000      0.06%     99.83% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              21124000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        12694988000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.346667                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel              23                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.not_idle_fraction               0.004304                       # Percentage of non-idle cycles
system.cpu13.numCycles                       25389976                       # number of cpu cycles simulated
system.cpu13.num_insts                          32216                       # Number of instructions executed
system.cpu13.num_refs                           10543                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0          110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0 16379.310345                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency 13379.310345                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0           81                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency       475000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.263636                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0           29                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency       388000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.263636                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses           29                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0          6747                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         6747                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 17179.039301                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency 14179.039301                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_hits::0              6518                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          6518                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency      3934000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.033941                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0             229                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          229                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency      3247000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.033941                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses           229                       # number of ReadReq MSHR misses
system.cpu14.dcache.StoreCondReq_accesses::0           96                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           96                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0 23788.461538                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency 23891.304348                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0           44                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           44                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency      1237000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.541667                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0           52                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           52                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency      1099000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.479167                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses           46                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0         3357                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         3357                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0 50755.102041                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency 47755.102041                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0             3308                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         3308                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency      2487000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.014596                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0             49                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           49                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency      2340000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.014596                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses           49                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency      3058500                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs               216.712644                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0          10104                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        10104                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 23097.122302                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 20097.122302                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0               9826                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           9826                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency       6421000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.027514                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0              278                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          278                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency      5587000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.027514                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses            278                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.568250                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          581.888140                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0         10104                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        10104                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 23097.122302                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 20097.122302                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0              9826                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total          9826                       # number of overall hits
system.cpu14.dcache.overall_miss_latency      6421000                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.027514                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0             278                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total          278                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency      5587000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.027514                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses           278                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency      3058500                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                   87                       # number of replacements
system.cpu14.dcache.sampled_refs                   87                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              581.888140                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                  18854                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                     11                       # number of writebacks
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_hits                      10333                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                       6857                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_hits                      3476                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0         31891                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        31891                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 18087.719298                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 15087.719298                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0             31834                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         31834                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency      1031000                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.001787                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0              57                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency       860000                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.001787                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses            57                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs                62.833333                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0          31891                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        31891                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 18087.719298                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 15087.719298                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0              31834                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          31834                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency       1031000                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.001787                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0               57                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           57                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency       860000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.001787                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses             57                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                 0.842319                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0          431.267155                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0         31891                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        31891                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 18087.719298                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 15087.719298                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0             31834                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total         31834                       # number of overall hits
system.cpu14.icache.overall_miss_latency      1031000                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.001787                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0              57                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total           57                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency       860000                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.001787                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses            57                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                   54                       # number of replacements
system.cpu14.icache.sampled_refs                   54                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse              431.267155                       # Cycle average of tags in use
system.cpu14.icache.total_refs                   3393                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.995737                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses                  3658                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                      3658                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::swpipl                 193     79.75%     79.75% # number of callpals executed
system.cpu14.kern.callpal::rdps                    26     10.74%     90.50% # number of callpals executed
system.cpu14.kern.callpal::rti                     23      9.50%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  242                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                      265                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                     63     26.36%     26.36% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    13      5.44%     31.80% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    11      4.60%     36.40% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   152     63.60%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                239                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                      63     44.68%     44.68% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     13      9.22%     53.90% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     11      7.80%     61.70% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                     54     38.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 141                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            12661479500     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               3588500      0.03%     99.76% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30               9063000      0.07%     99.83% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              21146000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        12695277000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.355263                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel              23                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.not_idle_fraction               0.004263                       # Percentage of non-idle cycles
system.cpu14.numCycles                       25390554                       # number of cpu cycles simulated
system.cpu14.num_insts                          31891                       # Number of instructions executed
system.cpu14.num_refs                           10376                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0          124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0 14659.090909                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency 11659.090909                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0           80                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           80                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency       645000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.354839                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0           44                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           44                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency       513000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.354839                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses           44                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0          7176                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         7176                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 19236.842105                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency 16236.842105                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_hits::0              6948                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          6948                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency      4386000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.031773                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0             228                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          228                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency      3702000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.031773                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses           228                       # number of ReadReq MSHR misses
system.cpu15.dcache.StoreCondReq_accesses::0          108                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          108                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0 21859.375000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency 19934.426230                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0           44                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           44                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency      1399000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.592593                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0           64                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           64                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency      1216000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.564815                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses           61                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0         3583                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         3583                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 47505.882353                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 44505.882353                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0             3498                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         3498                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency      4038000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.023723                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0             85                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency      3783000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.023723                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses           85                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency      3019500                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs                20.855422                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0          10759                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        10759                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 26913.738019                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 23913.738019                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0              10446                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          10446                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency       8424000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.029092                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0              313                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          313                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency      7485000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.029092                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses            313                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.674781                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          690.976233                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0         10759                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        10759                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 26913.738019                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 23913.738019                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0             10446                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total         10446                       # number of overall hits
system.cpu15.dcache.overall_miss_latency      8424000                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.029092                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0             313                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total          313                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency      7485000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.029092                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses           313                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency      3019500                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                   83                       # number of replacements
system.cpu15.dcache.sampled_refs                   83                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              690.976233                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                   1731                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                      9                       # number of writebacks
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_hits                      11014                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                       7300                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_hits                      3714                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0         33904                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        33904                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0        17400                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency        14400                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0             33854                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         33854                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency       870000                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.001475                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0              50                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency       720000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.001475                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses            50                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs                65.480000                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0          33904                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        33904                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0        17400                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency        14400                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0              33854                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          33854                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency        870000                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.001475                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0               50                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           50                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency       720000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.001475                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses             50                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                 0.851562                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0                 436                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0         33904                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        33904                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0        17400                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency        14400                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0             33854                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total         33854                       # number of overall hits
system.cpu15.icache.overall_miss_latency       870000                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.001475                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0              50                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total           50                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency       720000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.001475                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses            50                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                   50                       # number of replacements
system.cpu15.icache.sampled_refs                   50                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse                     436                       # Cycle average of tags in use
system.cpu15.icache.total_refs                   3274                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.995361                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses                  4018                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                      4018                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::swpipl                 233     82.62%     82.62% # number of callpals executed
system.cpu15.kern.callpal::rdps                    26      9.22%     91.84% # number of callpals executed
system.cpu15.kern.callpal::rti                     23      8.16%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  282                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                      305                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                     76     27.24%     27.24% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    13      4.66%     31.90% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    18      6.45%     38.35% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   172     61.65%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                279                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                      76     41.99%     41.99% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     13      7.18%     49.17% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     18      9.94%     59.12% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                     74     40.88%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 181                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            12658924500     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               3568500      0.03%     99.74% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              10687000      0.08%     99.83% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              21804000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        12694984000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.430233                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel              23                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.not_idle_fraction               0.004639                       # Percentage of non-idle cycles
system.cpu15.numCycles                       25389968                       # number of cpu cycles simulated
system.cpu15.num_insts                          33904                       # Number of instructions executed
system.cpu15.num_refs                           11067                       # Number of memory references
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iocache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                      no_value                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               0                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency                  0                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 0                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency             0                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses                   0                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                             1                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              0                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency                 0                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                    0                       # number of overall misses
system.iocache.overall_misses::total                0                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses                  0                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                         0                       # number of replacements
system.iocache.sampled_refs                         0                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                           0                       # number of writebacks
system.l2.ReadExReq_accesses::0                     5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                     9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                    13                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                     5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                     3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                  1775                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                   838                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                  4486                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                   659                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                   181                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                  876                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                 6747                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                    2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                    7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                    4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                   11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15621                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0     162465100                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1  90258388.888889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2  62486576.923077                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3     162465100                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4  270775166.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  457648.169014                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6  969362.171838                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  181080.138208                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  1232663.884674                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9  4487986.187845                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10 927312.214612                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11 120398.028754                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12    406162750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13    116046500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14    203081375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 73847772.727273                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40002.112541                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency            812325500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                       5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                       9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                      13                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                       5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                       3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                    1775                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                     838                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                    4486                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                     659                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                     181                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                    876                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                   6747                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                      2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                      7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                      4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                     11                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15621                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       624873000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0     3124.200000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1     1735.666667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2     1201.615385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3     3124.200000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4            5207                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5        8.800563                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6       18.640811                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7        3.482167                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8       23.704097                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9       86.303867                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10      17.832192                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11       2.315251                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12    7810.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13    2231.571429                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14    3905.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15    1420.090909                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 15621                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                     262                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                     118                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                     126                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                      71                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                       4                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                    4008                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                    2528                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                   11933                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                    3858                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                    1760                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                   2816                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                   9655                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                     83                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                     89                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                    105                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                    102                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               37518                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    27298818.181818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2    6255979.166667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3        37535875                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4       300287000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5    422939.436620                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6    965553.054662                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7    191265.605096                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    583081.553398                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9    2523420.168067                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10   2001913.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11   129266.896255                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12      300287000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13   100095666.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14       60057400                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15   100095666.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40002.430978                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                         251                       # number of ReadReq hits
system.l2.ReadReq_hits::1                         118                       # number of ReadReq hits
system.l2.ReadReq_hits::2                          78                       # number of ReadReq hits
system.l2.ReadReq_hits::3                          63                       # number of ReadReq hits
system.l2.ReadReq_hits::4                           3                       # number of ReadReq hits
system.l2.ReadReq_hits::5                        3298                       # number of ReadReq hits
system.l2.ReadReq_hits::6                        2217                       # number of ReadReq hits
system.l2.ReadReq_hits::7                       10363                       # number of ReadReq hits
system.l2.ReadReq_hits::8                        3343                       # number of ReadReq hits
system.l2.ReadReq_hits::9                        1641                       # number of ReadReq hits
system.l2.ReadReq_hits::10                       2666                       # number of ReadReq hits
system.l2.ReadReq_hits::11                       7332                       # number of ReadReq hits
system.l2.ReadReq_hits::12                         82                       # number of ReadReq hits
system.l2.ReadReq_hits::13                         86                       # number of ReadReq hits
system.l2.ReadReq_hits::14                        100                       # number of ReadReq hits
system.l2.ReadReq_hits::15                         99                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   31740                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              300287000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.041985                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.380952                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::3               0.112676                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::4               0.250000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.177146                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.123022                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.131568                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.133489                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::9               0.067614                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::10              0.053267                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::11              0.240601                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::12              0.012048                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::13              0.033708                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.047619                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.029412                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                        11                       # number of ReadReq misses
system.l2.ReadReq_misses::2                        48                       # number of ReadReq misses
system.l2.ReadReq_misses::3                         8                       # number of ReadReq misses
system.l2.ReadReq_misses::4                         1                       # number of ReadReq misses
system.l2.ReadReq_misses::5                       710                       # number of ReadReq misses
system.l2.ReadReq_misses::6                       311                       # number of ReadReq misses
system.l2.ReadReq_misses::7                      1570                       # number of ReadReq misses
system.l2.ReadReq_misses::8                       515                       # number of ReadReq misses
system.l2.ReadReq_misses::9                       119                       # number of ReadReq misses
system.l2.ReadReq_misses::10                      150                       # number of ReadReq misses
system.l2.ReadReq_misses::11                     2323                       # number of ReadReq misses
system.l2.ReadReq_misses::12                        1                       # number of ReadReq misses
system.l2.ReadReq_misses::13                        3                       # number of ReadReq misses
system.l2.ReadReq_misses::14                        5                       # number of ReadReq misses
system.l2.ReadReq_misses::15                        3                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5778                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         230374000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0         21.980916                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1         48.805085                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2         45.706349                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3         81.112676                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4       1439.750000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5          1.436876                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6          2.278085                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7          0.482611                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8          1.492742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9          3.272159                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10         2.045099                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11         0.596479                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12        69.385542                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13        64.707865                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14        54.847619                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15        56.460784                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    5759                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency     26317500                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                  102                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                   28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                   51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                   27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                   24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                  471                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                  210                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                  993                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                21175                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                 8693                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                 234                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                 849                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                  33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                  28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                  58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                  78                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            33054                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0      1650000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 6010714.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2      3300000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 6233333.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4      7012500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 357324.840764                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 801428.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 169486.404834                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8  7948.051948                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 19360.404924                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 719230.769231                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 198233.215548                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12      5100000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 6010714.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 2901724.137931                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 2157692.307692                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40001.663944                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           168300000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                    102                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                     28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                     51                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                     27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                     24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                    471                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                    210                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                    993                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                  21175                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                   8693                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                   234                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                   849                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                    33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                    28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                    58                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                    78                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              33054                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1322215000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0     324.058824                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1    1180.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2     648.117647                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3    1224.222222                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4    1377.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5      70.178344                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6     157.400000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7      33.287009                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8       1.560992                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9       3.802370                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10    141.256410                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11     38.932862                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12   1001.636364                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13   1180.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14    569.896552                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15    423.769231                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                33054                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency     71778500                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                 18357                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             18357                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                     18357                       # number of Writeback hits
system.l2.Writeback_hits::total                 18357                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.841415                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                      267                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                      127                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                      139                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                       76                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                        7                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                     5783                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                     3366                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                    16419                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                     4517                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                     1941                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                    3692                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                   16402                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                      85                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                      96                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                     109                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                     113                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                53139                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     69538281.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     123623611.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::2     18239549.180328                       # average overall miss latency
system.l2.demand_avg_miss_latency::3     85585576.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::4        278153125                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     447731.388330                       # average overall miss latency
system.l2.demand_avg_miss_latency::6     968331.157528                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     183720.690225                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     947710.817717                       # average overall miss latency
system.l2.demand_avg_miss_latency::9     3708708.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::10    1084417.641326                       # average overall miss latency
system.l2.demand_avg_miss_latency::11    122669.514884                       # average overall miss latency
system.l2.demand_avg_miss_latency::12    370870833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::13       111261250                       # average overall miss latency
system.l2.demand_avg_miss_latency::14    123623611.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    79472321.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40002.198316                       # average overall mshr miss latency
system.l2.demand_hits::0                          251                       # number of demand (read+write) hits
system.l2.demand_hits::1                          118                       # number of demand (read+write) hits
system.l2.demand_hits::2                           78                       # number of demand (read+write) hits
system.l2.demand_hits::3                           63                       # number of demand (read+write) hits
system.l2.demand_hits::4                            3                       # number of demand (read+write) hits
system.l2.demand_hits::5                         3298                       # number of demand (read+write) hits
system.l2.demand_hits::6                         2217                       # number of demand (read+write) hits
system.l2.demand_hits::7                        10363                       # number of demand (read+write) hits
system.l2.demand_hits::8                         3343                       # number of demand (read+write) hits
system.l2.demand_hits::9                         1641                       # number of demand (read+write) hits
system.l2.demand_hits::10                        2666                       # number of demand (read+write) hits
system.l2.demand_hits::11                        7332                       # number of demand (read+write) hits
system.l2.demand_hits::12                          82                       # number of demand (read+write) hits
system.l2.demand_hits::13                          86                       # number of demand (read+write) hits
system.l2.demand_hits::14                         100                       # number of demand (read+write) hits
system.l2.demand_hits::15                          99                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31740                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1112612500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.059925                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.070866                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.438849                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.171053                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.571429                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.429708                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.341355                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.368841                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.259907                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.154560                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.277898                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.552981                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.035294                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.104167                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.082569                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.123894                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                         16                       # number of demand (read+write) misses
system.l2.demand_misses::1                          9                       # number of demand (read+write) misses
system.l2.demand_misses::2                         61                       # number of demand (read+write) misses
system.l2.demand_misses::3                         13                       # number of demand (read+write) misses
system.l2.demand_misses::4                          4                       # number of demand (read+write) misses
system.l2.demand_misses::5                       2485                       # number of demand (read+write) misses
system.l2.demand_misses::6                       1149                       # number of demand (read+write) misses
system.l2.demand_misses::7                       6056                       # number of demand (read+write) misses
system.l2.demand_misses::8                       1174                       # number of demand (read+write) misses
system.l2.demand_misses::9                        300                       # number of demand (read+write) misses
system.l2.demand_misses::10                      1026                       # number of demand (read+write) misses
system.l2.demand_misses::11                      9070                       # number of demand (read+write) misses
system.l2.demand_misses::12                         3                       # number of demand (read+write) misses
system.l2.demand_misses::13                        10                       # number of demand (read+write) misses
system.l2.demand_misses::14                         9                       # number of demand (read+write) misses
system.l2.demand_misses::15                        14                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21399                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          855247000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0          80.074906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1         168.346457                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2         153.812950                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3         281.315789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4        3054.285714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5           3.697043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6           6.351753                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7           1.302150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8           4.733230                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9          11.014941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10          5.790899                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11          1.303500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12        251.529412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13        222.708333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14        196.146789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15        189.203540                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    21380                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.009624                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.002013                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.053946                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.024974                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.013126                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.067501                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.010048                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.041295                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.012428                       # Average percentage of cache occupancy
system.l2.occ_%::9                           0.000453                       # Average percentage of cache occupancy
system.l2.occ_%::10                          0.000340                       # Average percentage of cache occupancy
system.l2.occ_%::11                          0.004132                       # Average percentage of cache occupancy
system.l2.occ_%::13                          0.000021                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.000035                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.000130                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.313215                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    315.367978                       # Average occupied blocks per context
system.l2.occ_blocks::1                     65.955371                       # Average occupied blocks per context
system.l2.occ_blocks::2                   1767.705000                       # Average occupied blocks per context
system.l2.occ_blocks::3                    818.354459                       # Average occupied blocks per context
system.l2.occ_blocks::4                    430.112214                       # Average occupied blocks per context
system.l2.occ_blocks::5                   2211.868218                       # Average occupied blocks per context
system.l2.occ_blocks::6                    329.248264                       # Average occupied blocks per context
system.l2.occ_blocks::7                   1353.164043                       # Average occupied blocks per context
system.l2.occ_blocks::8                    407.247842                       # Average occupied blocks per context
system.l2.occ_blocks::9                     14.838374                       # Average occupied blocks per context
system.l2.occ_blocks::10                    11.137909                       # Average occupied blocks per context
system.l2.occ_blocks::11                   135.401710                       # Average occupied blocks per context
system.l2.occ_blocks::13                     0.703657                       # Average occupied blocks per context
system.l2.occ_blocks::14                     1.158139                       # Average occupied blocks per context
system.l2.occ_blocks::15                     4.260516                       # Average occupied blocks per context
system.l2.occ_blocks::16                 10263.418264                       # Average occupied blocks per context
system.l2.overall_accesses::0                     267                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                     127                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                     139                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                      76                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                       7                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                    5783                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                    3366                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                   16419                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                    4517                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                    1941                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                   3692                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                  16402                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                     85                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                     96                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                    109                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                    113                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               53139                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    69538281.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    123623611.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::2    18239549.180328                       # average overall miss latency
system.l2.overall_avg_miss_latency::3    85585576.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::4       278153125                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    447731.388330                       # average overall miss latency
system.l2.overall_avg_miss_latency::6    968331.157528                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    183720.690225                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    947710.817717                       # average overall miss latency
system.l2.overall_avg_miss_latency::9    3708708.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::10   1084417.641326                       # average overall miss latency
system.l2.overall_avg_miss_latency::11   122669.514884                       # average overall miss latency
system.l2.overall_avg_miss_latency::12   370870833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::13      111261250                       # average overall miss latency
system.l2.overall_avg_miss_latency::14   123623611.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   79472321.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40002.198316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                         251                       # number of overall hits
system.l2.overall_hits::1                         118                       # number of overall hits
system.l2.overall_hits::2                          78                       # number of overall hits
system.l2.overall_hits::3                          63                       # number of overall hits
system.l2.overall_hits::4                           3                       # number of overall hits
system.l2.overall_hits::5                        3298                       # number of overall hits
system.l2.overall_hits::6                        2217                       # number of overall hits
system.l2.overall_hits::7                       10363                       # number of overall hits
system.l2.overall_hits::8                        3343                       # number of overall hits
system.l2.overall_hits::9                        1641                       # number of overall hits
system.l2.overall_hits::10                       2666                       # number of overall hits
system.l2.overall_hits::11                       7332                       # number of overall hits
system.l2.overall_hits::12                         82                       # number of overall hits
system.l2.overall_hits::13                         86                       # number of overall hits
system.l2.overall_hits::14                        100                       # number of overall hits
system.l2.overall_hits::15                         99                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                   31740                       # number of overall hits
system.l2.overall_miss_latency             1112612500                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.059925                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.070866                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.438849                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.171053                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.571429                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.429708                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.341355                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.368841                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.259907                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.154560                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.277898                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.552981                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.035294                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.104167                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.082569                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.123894                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                        16                       # number of overall misses
system.l2.overall_misses::1                         9                       # number of overall misses
system.l2.overall_misses::2                        61                       # number of overall misses
system.l2.overall_misses::3                        13                       # number of overall misses
system.l2.overall_misses::4                         4                       # number of overall misses
system.l2.overall_misses::5                      2485                       # number of overall misses
system.l2.overall_misses::6                      1149                       # number of overall misses
system.l2.overall_misses::7                      6056                       # number of overall misses
system.l2.overall_misses::8                      1174                       # number of overall misses
system.l2.overall_misses::9                       300                       # number of overall misses
system.l2.overall_misses::10                     1026                       # number of overall misses
system.l2.overall_misses::11                     9070                       # number of overall misses
system.l2.overall_misses::12                        3                       # number of overall misses
system.l2.overall_misses::13                       10                       # number of overall misses
system.l2.overall_misses::14                        9                       # number of overall misses
system.l2.overall_misses::15                       14                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                 21399                       # number of overall misses
system.l2.overall_mshr_hits                        19                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency         855247000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0         80.074906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1        168.346457                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2        153.812950                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3        281.315789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4       3054.285714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5          3.697043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6          6.351753                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7          1.302150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8          4.733230                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9         11.014941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10         5.790899                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11         1.303500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12       251.529412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13       222.708333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14       196.146789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15       189.203540                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   21380                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency     98096000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                          12435                       # number of replacements
system.l2.sampled_refs                          12435                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      18129.941960                       # Cycle average of tags in use
system.l2.total_refs                            72638                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             6489                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
host_inst_rate                                9414518                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389708                       # Number of bytes of host memory used
host_seconds                                    23.53                       # Real time elapsed on the host
host_tick_rate                              595865973                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   221475798                       # Number of instructions simulated
sim_seconds                                  0.014018                       # Number of seconds simulated
sim_ticks                                 14017834000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0        20745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total        20745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0  5117.714355                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency  2117.714355                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0         4137                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         4137                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency     84995000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.800578                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0        16608                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total        16608                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency     35171000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.800578                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses        16608                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0       1485811                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total      1485811                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 33600.170827                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 30600.170827                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0           1401515                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total       1401515                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency   2832360000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.056734                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0           84296                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        84296                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency   2579472000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.056734                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses         84296                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency     29406000                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0        20649                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total        20649                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0  5797.809002                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency  2801.262957                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0         3853                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         3853                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency     97380000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.813405                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0        16796                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total        16796                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency     47022000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.812921                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses        16786                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0       479228                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       479228                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 34462.524971                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 31462.524971                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0           438681                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       438681                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency   1397352000                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.084609                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0          40547                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        40547                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency   1275711000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.084609                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses        40547                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency     17539500                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs               172.523421                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0        1965039                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      1965039                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 33880.249593                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 30880.249593                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0            1840196                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        1840196                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency    4229712000                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.063532                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0           124843                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total       124843                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency   3855183000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.063532                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses         124843                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.749402                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.002930                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          767.387887                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1                  -3                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0       1965039                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      1965039                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 33880.249593                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 30880.249593                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0           1840196                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total       1840196                       # number of overall hits
system.cpu00.dcache.overall_miss_latency   4229712000                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.063532                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0          124843                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total       124843                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency   3855183000                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.063532                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses        124843                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency     46945500                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements                12019                       # number of replacements
system.cpu00.dcache.sampled_refs                12019                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              764.387887                       # Cycle average of tags in use
system.cpu00.dcache.total_refs                2073559                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                   7240                       # number of writebacks
system.cpu00.dtb.data_accesses                1845863                       # DTB accesses
system.cpu00.dtb.data_acv                           5                       # DTB access violations
system.cpu00.dtb.data_hits                    2006167                       # DTB hits
system.cpu00.dtb.data_misses                      518                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                1432309                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                    1506238                       # DTB read hits
system.cpu00.dtb.read_misses                      409                       # DTB read misses
system.cpu00.dtb.write_accesses                413554                       # DTB write accesses
system.cpu00.dtb.write_acv                          5                       # DTB write access violations
system.cpu00.dtb.write_hits                    499929                       # DTB write hits
system.cpu00.dtb.write_misses                     109                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0       5219268                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total      5219268                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 18749.876299                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 15749.711364                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0           5213205                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total       5213205                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency    113680500                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.001162                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0            6063                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         6063                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency     95490500                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.001162                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses          6063                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs               878.184428                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0        5219268                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total      5219268                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 18749.876299                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 15749.711364                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0            5213205                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total        5213205                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency     113680500                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.001162                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0             6063                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         6063                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency     95490500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.001162                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses           6063                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                 0.999997                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0          511.998602                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0       5219268                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total      5219268                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 18749.876299                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 15749.711364                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0           5213205                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total       5213205                       # number of overall hits
system.cpu00.icache.overall_miss_latency    113680500                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.001162                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0            6063                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total         6063                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency     95490500                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.001162                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses          6063                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements                 6062                       # number of replacements
system.cpu00.icache.sampled_refs                 6062                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse              511.998602                       # Cycle average of tags in use
system.cpu00.icache.total_refs                5323554                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.169978                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses               4835564                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                   4835389                       # ITB hits
system.cpu00.itb.fetch_misses                     175                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::wripir                  16      1.35%      1.35% # number of callpals executed
system.cpu00.kern.callpal::swpctx                  61      5.16%      6.51% # number of callpals executed
system.cpu00.kern.callpal::swpipl                 887     75.04%     81.56% # number of callpals executed
system.cpu00.kern.callpal::rdps                    34      2.88%     84.43% # number of callpals executed
system.cpu00.kern.callpal::wrusp                    1      0.08%     84.52% # number of callpals executed
system.cpu00.kern.callpal::rti                    141     11.93%     96.45% # number of callpals executed
system.cpu00.kern.callpal::callsys                 21      1.78%     98.22% # number of callpals executed
system.cpu00.kern.callpal::imb                      2      0.17%     98.39% # number of callpals executed
system.cpu00.kern.callpal::rdunique                19      1.61%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                 1182                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                     1914                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                     15                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                    435     40.96%     40.96% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                     5      0.47%     41.43% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    14      1.32%     42.75% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    15      1.41%     44.16% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   593     55.84%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total               1062                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     433     48.60%     48.60% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                      5      0.56%     49.16% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     14      1.57%     50.73% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     15      1.68%     52.41% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    424     47.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 891                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            13921499000     98.34%     98.34% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               2799000      0.02%     98.36% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               6489000      0.05%     98.40% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30              10041000      0.07%     98.47% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             216127000      1.53%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        14156955000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                0.995402                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.715008                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel               121                      
system.cpu00.kern.mode_good::user                 122                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel             201                       # number of protection mode switches
system.cpu00.kern.mode_switch::user               122                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel     0.601990                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel      65398412000     86.23%     86.23% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user        10446843000     13.77%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                     61                       # number of times the context was actually changed
system.cpu00.kern.syscall::1                        1      7.69%      7.69% # number of syscalls executed
system.cpu00.kern.syscall::3                        1      7.69%     15.38% # number of syscalls executed
system.cpu00.kern.syscall::6                        1      7.69%     23.08% # number of syscalls executed
system.cpu00.kern.syscall::17                       1      7.69%     30.77% # number of syscalls executed
system.cpu00.kern.syscall::33                       1      7.69%     38.46% # number of syscalls executed
system.cpu00.kern.syscall::45                       3     23.08%     61.54% # number of syscalls executed
system.cpu00.kern.syscall::71                       4     30.77%     92.31% # number of syscalls executed
system.cpu00.kern.syscall::74                       1      7.69%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                   13                       # number of syscalls executed
system.cpu00.not_idle_fraction               0.830022                       # Percentage of non-idle cycles
system.cpu00.numCycles                       28316104                       # number of cpu cycles simulated
system.cpu00.num_insts                        5218744                       # Number of instructions executed
system.cpu00.num_refs                         2007715                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0        17664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total        17664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0  5029.280518                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency  2029.280518                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0         1305                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total         1305                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency     82274000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.926121                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0        16359                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total        16359                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency     33197000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.926121                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses        16359                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0       1402381                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      1402381                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0 33732.633626                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency 30732.633626                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_hits::0           1323205                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       1323205                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency   2670815000                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.056458                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0           79176                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        79176                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency   2433287000                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.056458                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses         79176                       # number of ReadReq MSHR misses
system.cpu01.dcache.StoreCondReq_accesses::0        17644                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total        17644                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0  5084.780886                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency  2086.641058                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0         1237                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total         1237                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency     83426000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.929891                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0        16407                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total        16407                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency     34223000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.929551                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses        16401                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0       387510                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       387510                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 29832.250853                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 26832.250853                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0           354407                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total       354407                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency    987537000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.085425                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0          33103                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total        33103                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency    888228000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.085425                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses        33103                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency      4635000                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs              1444.206943                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0        1789891                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      1789891                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 32582.691331                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 29582.691331                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0            1677612                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        1677612                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency    3658352000                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.062730                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0           112279                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       112279                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency   3321515000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.062730                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses         112279                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.585271                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          599.317164                       # Average occupied blocks per context
system.cpu01.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0       1789891                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      1789891                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 32582.691331                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 29582.691331                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0           1677612                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total       1677612                       # number of overall hits
system.cpu01.dcache.overall_miss_latency   3658352000                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.062730                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0          112279                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total       112279                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency   3321515000                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.062730                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses        112279                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency      4635000                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements                  749                       # number of replacements
system.cpu01.dcache.sampled_refs                  749                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              597.317164                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                1081711                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                    377                       # number of writebacks
system.cpu01.dtb.data_accesses                1795193                       # DTB accesses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_hits                    1825127                       # DTB hits
system.cpu01.dtb.data_misses                       28                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                1398707                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                    1419962                       # DTB read hits
system.cpu01.dtb.read_misses                       26                       # DTB read misses
system.cpu01.dtb.write_accesses                396486                       # DTB write accesses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_hits                    405165                       # DTB write hits
system.cpu01.dtb.write_misses                       2                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0       4748528                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total      4748528                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 15884.077282                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 12883.744171                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0           4747027                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total       4747027                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency     23842000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.000316                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0            1501                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1501                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency     19338500                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.000316                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses          1501                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs              6550.005358                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0        4748528                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total      4748528                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 15884.077282                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 12883.744171                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0            4747027                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total        4747027                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency      23842000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.000316                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0             1501                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1501                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency     19338500                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.000316                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses           1501                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                 0.985865                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0          504.762974                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0       4748528                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total      4748528                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 15884.077282                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 12883.744171                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0           4747027                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total       4747027                       # number of overall hits
system.cpu01.icache.overall_miss_latency     23842000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.000316                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0            1501                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total         1501                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency     19338500                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.000316                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses          1501                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements                 1493                       # number of replacements
system.cpu01.icache.sampled_refs                 1493                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse              504.762974                       # Cycle average of tags in use
system.cpu01.icache.total_refs                9779158                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.266663                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses               4671034                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                   4671014                       # ITB hits
system.cpu01.itb.fetch_misses                      20                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::wripir                   4      1.00%      1.00% # number of callpals executed
system.cpu01.kern.callpal::swpctx                  10      2.49%      3.49% # number of callpals executed
system.cpu01.kern.callpal::swpipl                 288     71.82%     75.31% # number of callpals executed
system.cpu01.kern.callpal::rdps                    28      6.98%     82.29% # number of callpals executed
system.cpu01.kern.callpal::rti                     41     10.22%     92.52% # number of callpals executed
system.cpu01.kern.callpal::callsys                  9      2.24%     94.76% # number of callpals executed
system.cpu01.kern.callpal::rdunique                21      5.24%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  401                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                      479                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                     14                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                    107     29.81%     29.81% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    14      3.90%     33.70% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    16      4.46%     38.16% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   222     61.84%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                359                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                     107     45.92%     45.92% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     14      6.01%     51.93% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     16      6.87%     58.80% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                     96     41.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 233                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            13554751500     99.15%     99.15% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               5952500      0.04%     99.19% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30              10654000      0.08%     99.27% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              99985000      0.73%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        13671343000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.432432                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel                30                      
system.cpu01.kern.mode_good::user                  26                      
system.cpu01.kern.mode_good::idle                   4                      
system.cpu01.kern.mode_switch::kernel              30                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                26                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                21                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.190476                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     2.190476                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel        129225000      0.15%      0.15% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user        10118002000     11.93%     12.09% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle        74530792000     87.91%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                     10                       # number of times the context was actually changed
system.cpu01.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                    1                       # number of syscalls executed
system.cpu01.not_idle_fraction               0.733337                       # Percentage of non-idle cycles
system.cpu01.numCycles                       27342686                       # number of cpu cycles simulated
system.cpu01.num_insts                        4748500                       # Number of instructions executed
system.cpu01.num_refs                         1825331                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0          134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total          134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0 15433.333333                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency 12433.333333                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0          104                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total          104                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency       463000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.223881                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0           30                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           30                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency       373000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.223881                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses           30                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0          5832                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         5832                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 19748.344371                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency 16748.344371                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_hits::0              5681                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          5681                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency      2982000                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.025892                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0             151                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total          151                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency      2529000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.025892                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses           151                       # number of ReadReq MSHR misses
system.cpu02.dcache.StoreCondReq_accesses::0          121                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total          121                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0 14170.212766                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency 13243.902439                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0           74                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency       666000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.388430                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0           47                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           47                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency       543000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.338843                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses           41                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0         3129                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         3129                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0 56208.333333                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency 53208.333333                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0             3105                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         3105                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency      1349000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.007670                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0             24                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           24                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency      1277000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.007670                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses           24                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency      4992500                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs               197.666667                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0           8961                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         8961                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 24748.571429                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 21748.571429                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0               8786                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           8786                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency       4331000                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.019529                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0              175                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total          175                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency      3806000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.019529                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses            175                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.585927                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          599.989374                       # Average occupied blocks per context
system.cpu02.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0          8961                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         8961                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 24748.571429                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 21748.571429                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0              8786                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total          8786                       # number of overall hits
system.cpu02.dcache.overall_miss_latency      4331000                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.019529                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0             175                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total          175                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency      3806000                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.019529                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses           175                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency      4992500                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements                   12                       # number of replacements
system.cpu02.dcache.sampled_refs                   12                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              598.989374                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                   2372                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                      7                       # number of writebacks
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_hits                       9242                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                       5966                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_hits                      3276                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0         26413                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        26413                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0        14000                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency        11000                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0             26412                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         26412                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency        14000                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.000038                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0               1                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency        11000                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses             1                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs                       38                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0          26413                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        26413                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0        14000                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency        11000                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0              26412                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          26412                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency         14000                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.000038                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0                1                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total            1                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency        11000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.000038                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses              1                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0         26413                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        26413                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0        14000                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency        11000                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0             26412                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total         26412                       # number of overall hits
system.cpu02.icache.overall_miss_latency        14000                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.000038                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0               1                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total            1                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency        11000                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.000038                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses             1                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements                    1                       # number of replacements
system.cpu02.icache.sampled_refs                    1                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu02.icache.total_refs                     38                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.996725                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses                  3948                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                      3948                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::swpipl                 198     78.57%     78.57% # number of callpals executed
system.cpu02.kern.callpal::rdps                    28     11.11%     89.68% # number of callpals executed
system.cpu02.kern.callpal::rti                     26     10.32%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                  252                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                      278                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                     26                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                     68     27.20%     27.20% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    14      5.60%     32.80% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    12      4.80%     37.60% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                   156     62.40%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                250                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                      68     45.33%     45.33% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     14      9.33%     54.67% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     12      8.00%     62.67% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                     56     37.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                 150                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            13634440500     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               5410500      0.04%     99.76% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               8187000      0.06%     99.82% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31              24011000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        13672049000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.358974                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel              26                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.not_idle_fraction               0.003275                       # Percentage of non-idle cycles
system.cpu02.numCycles                       27344098                       # number of cpu cycles simulated
system.cpu02.num_insts                          26413                       # Number of instructions executed
system.cpu02.num_refs                            9292                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0          125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0 18156.250000                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency 15156.250000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0           93                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           93                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency       581000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.256000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0           32                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency       485000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.256000                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses           32                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0          5621                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         5621                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0 27133.333333                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency 24133.333333                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_hits::0              5501                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          5501                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency      3256000                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.021349                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0             120                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          120                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency      2896000                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.021349                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses           120                       # number of ReadReq MSHR misses
system.cpu03.dcache.StoreCondReq_accesses::0          112                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          112                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0 13807.692308                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency 13318.181818                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0           60                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           60                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency       718000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.464286                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0           52                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           52                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency       586000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.392857                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses           44                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0         3059                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         3059                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0 55478.260870                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency 52478.260870                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0             3036                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         3036                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency      1276000                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.007519                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0             23                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency      1207000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.007519                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses           23                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency      4936500                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs               215.411765                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0           8680                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         8680                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 31692.307692                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency 28692.307692                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0               8537                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           8537                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency       4532000                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.016475                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0              143                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          143                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency      4103000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.016475                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses            143                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.785585                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          804.439461                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0          8680                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         8680                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 31692.307692                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency 28692.307692                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0              8537                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total          8537                       # number of overall hits
system.cpu03.dcache.overall_miss_latency      4532000                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.016475                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0             143                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total          143                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency      4103000                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.016475                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses           143                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency      4936500                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                   17                       # number of replacements
system.cpu03.dcache.sampled_refs                   17                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              804.439461                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                   3662                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                      9                       # number of writebacks
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_hits                       8943                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_hits                       5746                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_hits                      3197                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0         25153                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        25153                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_hits::0             25153                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         25153                       # number of ReadReq hits
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs                 no_value                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0          25153                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        25153                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0              25153                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          25153                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency             0                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0             0                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total            0                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0            0                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1     no_value                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses              0                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0         25153                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        25153                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0             25153                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total         25153                       # number of overall hits
system.cpu03.icache.overall_miss_latency            0                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0            0                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0               0                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total            0                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0            0                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses             0                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements                    0                       # number of replacements
system.cpu03.icache.sampled_refs                    0                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu03.icache.total_refs                      0                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.996812                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses                  3948                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                      3948                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::swpipl                 198     78.57%     78.57% # number of callpals executed
system.cpu03.kern.callpal::rdps                    28     11.11%     89.68% # number of callpals executed
system.cpu03.kern.callpal::rti                     26     10.32%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  252                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                      278                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                     26                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                     68     27.20%     27.20% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    14      5.60%     32.80% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    12      4.80%     37.60% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   156     62.40%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                250                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      68     45.33%     45.33% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     14      9.33%     54.67% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     12      8.00%     62.67% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     56     37.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 150                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            13637031500     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               5357500      0.04%     99.78% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               7717000      0.06%     99.84% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              21852000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        13671958000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.358974                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel              26                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.not_idle_fraction               0.003188                       # Percentage of non-idle cycles
system.cpu03.numCycles                       27343916                       # number of cpu cycles simulated
system.cpu03.num_insts                          25153                       # Number of instructions executed
system.cpu03.num_refs                            8993                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0          119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0 17933.333333                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency 14933.333333                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0           89                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           89                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency       538000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.252101                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0           30                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           30                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency       448000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.252101                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses           30                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0          5564                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         5564                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 24267.326733                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 21267.326733                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_hits::0              5463                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          5463                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency      2451000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.018152                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0             101                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total          101                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency      2148000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.018152                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses           101                       # number of ReadReq MSHR misses
system.cpu04.dcache.StoreCondReq_accesses::0          107                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          107                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0 14812.500000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency 13928.571429                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0           59                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           59                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency       711000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.448598                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0           48                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           48                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency       585000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.392523                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses           42                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0         3054                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         3054                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 58095.238095                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 55095.238095                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0             3033                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         3033                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency      1220000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.006876                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0             21                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           21                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency      1157000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.006876                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses           21                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency      4894500                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs                 5.750000                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0           8618                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         8618                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0 30090.163934                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency 27090.163934                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0               8496                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           8496                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency       3671000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.014156                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0              122                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total          122                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency      3305000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.014156                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses            122                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.712971                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          730.082163                       # Average occupied blocks per context
system.cpu04.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0          8618                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         8618                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0 30090.163934                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency 27090.163934                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0              8496                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total          8496                       # number of overall hits
system.cpu04.dcache.overall_miss_latency      3671000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.014156                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0             122                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total          122                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency      3305000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.014156                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses           122                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency      4894500                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                   12                       # number of replacements
system.cpu04.dcache.sampled_refs                   12                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              729.082163                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                     69                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                      8                       # number of writebacks
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_hits                       8870                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_hits                       5683                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_hits                      3187                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0         25002                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        25002                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_hits::0             25002                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         25002                       # number of ReadReq hits
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs                 no_value                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0          25002                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        25002                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0              25002                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          25002                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency             0                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0             0                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total            0                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0            0                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1     no_value                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses              0                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0         25002                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        25002                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0             25002                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total         25002                       # number of overall hits
system.cpu04.icache.overall_miss_latency            0                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0            0                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0               0                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total            0                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0            0                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses             0                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                    0                       # number of replacements
system.cpu04.icache.sampled_refs                    0                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu04.icache.total_refs                      0                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.996895                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses                  3948                       # ITB accesses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_hits                      3948                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::swpipl                 198     78.57%     78.57% # number of callpals executed
system.cpu04.kern.callpal::rdps                    28     11.11%     89.68% # number of callpals executed
system.cpu04.kern.callpal::rti                     26     10.32%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  252                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                      278                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                     26                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                     68     27.20%     27.20% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    14      5.60%     32.80% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    12      4.80%     37.60% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   156     62.40%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                250                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                      68     45.33%     45.33% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     14      9.33%     54.67% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     12      8.00%     62.67% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                     56     37.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 150                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            13637469500     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               5312500      0.04%     99.79% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               7459000      0.05%     99.84% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              21833000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        13672074000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.358974                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel                 0                      
system.cpu04.kern.mode_good::user                   0                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel              26                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu04.not_idle_fraction               0.003105                       # Percentage of non-idle cycles
system.cpu04.numCycles                       27344148                       # number of cpu cycles simulated
system.cpu04.num_insts                          25002                       # Number of instructions executed
system.cpu04.num_refs                            8920                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0          111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0 13916.666667                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency 10916.666667                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0           87                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           87                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency       334000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.216216                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0           24                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           24                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency       262000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.216216                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses           24                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0          5475                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         5475                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 19325.842697                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 16325.842697                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_hits::0              5386                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          5386                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency      1720000                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.016256                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0              89                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total           89                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency      1453000                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.016256                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses            89                       # number of ReadReq MSHR misses
system.cpu05.dcache.StoreCondReq_accesses::0          104                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          104                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0 16933.333333                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency 15142.857143                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0           59                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           59                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency       762000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.432692                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0           45                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           45                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency       636000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.403846                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses           42                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0         3054                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         3054                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 59833.333333                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 56833.333333                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0             3030                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         3030                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency      1436000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.007859                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0             24                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           24                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency      1364000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.007859                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses           24                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency      4581500                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs                12.687500                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0           8529                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         8529                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 27929.203540                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 24929.203540                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0               8416                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           8416                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency       3156000                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.013249                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0              113                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total          113                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency      2817000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.013249                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses            113                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.845401                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.001487                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          865.690968                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1           -1.522508                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0          8529                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         8529                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 27929.203540                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 24929.203540                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0              8416                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total          8416                       # number of overall hits
system.cpu05.dcache.overall_miss_latency      3156000                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.013249                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0             113                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total          113                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency      2817000                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.013249                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses           113                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency      4581500                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                   32                       # number of replacements
system.cpu05.dcache.sampled_refs                   32                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              864.168461                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                    406                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                     16                       # number of writebacks
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_hits                       8770                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                       5586                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_hits                      3184                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0         24791                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        24791                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_hits::0             24791                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         24791                       # number of ReadReq hits
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs                 no_value                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0          24791                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        24791                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0              24791                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          24791                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency             0                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0             0                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total            0                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0            0                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1     no_value                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses              0                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0         24791                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        24791                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0             24791                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total         24791                       # number of overall hits
system.cpu05.icache.overall_miss_latency            0                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0            0                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0               0                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total            0                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0            0                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses             0                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                    0                       # number of replacements
system.cpu05.icache.sampled_refs                    0                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu05.icache.total_refs                      0                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.996986                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses                  3948                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                      3948                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::swpipl                 198     78.57%     78.57% # number of callpals executed
system.cpu05.kern.callpal::rdps                    28     11.11%     89.68% # number of callpals executed
system.cpu05.kern.callpal::rti                     26     10.32%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  252                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                      278                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                     26                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                     68     27.20%     27.20% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    14      5.60%     32.80% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    12      4.80%     37.60% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   156     62.40%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                250                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      68     45.33%     45.33% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     14      9.33%     54.67% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     12      8.00%     62.67% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     56     37.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 150                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            13637070500     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               5002500      0.04%     99.78% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30               7471000      0.05%     99.84% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              22114000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        13671658000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.358974                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel              26                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.not_idle_fraction               0.003014                       # Percentage of non-idle cycles
system.cpu05.numCycles                       27343316                       # number of cpu cycles simulated
system.cpu05.num_insts                          24791                       # Number of instructions executed
system.cpu05.num_refs                            8820                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0          134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0 16416.666667                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency 13416.666667                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0           98                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           98                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency       591000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.268657                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0           36                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           36                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency       483000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.268657                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses           36                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0          5723                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         5723                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0 28554.744526                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency 25554.744526                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_hits::0              5586                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          5586                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency      3912000                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.023938                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0             137                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          137                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency      3501000                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.023938                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses           137                       # number of ReadReq MSHR misses
system.cpu06.dcache.StoreCondReq_accesses::0          113                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          113                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0 13471.698113                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency 13604.651163                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0           60                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           60                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency       714000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.469027                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0           53                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           53                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency       585000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.380531                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses           43                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0         3054                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         3054                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 58047.619048                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 55047.619048                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0             3033                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         3033                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency      1219000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.006876                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0             21                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           21                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency      1156000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.006876                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses           21                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency      3622500                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs                 5.866667                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0           8777                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         8777                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 32474.683544                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency 29474.683544                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0               8619                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           8619                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency       5131000                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.018002                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0              158                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          158                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency      4657000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.018002                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses            158                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.853483                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          873.966921                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0          8777                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         8777                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 32474.683544                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency 29474.683544                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0              8619                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total          8619                       # number of overall hits
system.cpu06.dcache.overall_miss_latency      5131000                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.018002                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0             158                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total          158                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency      4657000                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.018002                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses           158                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency      3622500                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                   15                       # number of replacements
system.cpu06.dcache.sampled_refs                   15                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              873.966921                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                     88                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                      6                       # number of writebacks
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_hits                       9050                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_hits                       5857                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_hits                      3193                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0         25383                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        25383                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_hits::0             25383                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         25383                       # number of ReadReq hits
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs                 no_value                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0          25383                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        25383                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0              25383                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          25383                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency             0                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0             0                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total            0                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0            0                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1     no_value                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses              0                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0         25383                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        25383                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0             25383                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total         25383                       # number of overall hits
system.cpu06.icache.overall_miss_latency            0                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0            0                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0               0                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total            0                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0            0                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses             0                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                    0                       # number of replacements
system.cpu06.icache.sampled_refs                    0                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu06.icache.total_refs                      0                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.996840                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses                  3948                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                      3948                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::swpipl                 198     78.57%     78.57% # number of callpals executed
system.cpu06.kern.callpal::rdps                    28     11.11%     89.68% # number of callpals executed
system.cpu06.kern.callpal::rti                     26     10.32%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  252                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                      278                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                     26                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                     68     27.20%     27.20% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    14      5.60%     32.80% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    12      4.80%     37.60% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   156     62.40%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                250                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                      68     45.33%     45.33% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     14      9.33%     54.67% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     12      8.00%     62.67% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                     56     37.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 150                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            13639302500     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               4042500      0.03%     99.79% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               7418000      0.05%     99.84% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              21898000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        13672661000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.358974                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel              26                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.not_idle_fraction               0.003160                       # Percentage of non-idle cycles
system.cpu06.numCycles                       27345322                       # number of cpu cycles simulated
system.cpu06.num_insts                          25383                       # Number of instructions executed
system.cpu06.num_refs                            9100                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0          124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0 15078.947368                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency 12078.947368                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0           86                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency       573000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.306452                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0           38                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           38                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency       459000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.306452                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses           38                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0          8227                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         8227                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 14467.084639                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 11467.084639                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_hits::0              7908                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          7908                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency      4615000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.038775                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0             319                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total          319                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency      3658000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.038775                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses           319                       # number of ReadReq MSHR misses
system.cpu07.dcache.StoreCondReq_accesses::0          111                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          111                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0 18792.452830                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency 16153.846154                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0           58                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           58                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency       996000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.477477                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0           53                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           53                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency       840000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.468468                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses           52                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0         3981                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         3981                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0 47653.846154                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency 44653.846154                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0             3929                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         3929                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency      2478000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.013062                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0             52                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           52                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency      2322000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.013062                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses           52                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency      3600500                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs                 6.508021                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0          12208                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        12208                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0 19118.598383                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency 16118.598383                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0              11837                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          11837                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency       7093000                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.030390                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0              371                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          371                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency      5980000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.030390                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses            371                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.884009                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_%::1                -0.001487                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          905.225302                       # Average occupied blocks per context
system.cpu07.dcache.occ_blocks::1           -1.522508                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0         12208                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        12208                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0 19118.598383                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency 16118.598383                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0             11837                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total         11837                       # number of overall hits
system.cpu07.dcache.overall_miss_latency      7093000                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.030390                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0             371                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total          371                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency      5980000                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.030390                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses           371                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency      3600500                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                  187                       # number of replacements
system.cpu07.dcache.sampled_refs                  187                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              903.702794                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                   1217                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                     35                       # number of writebacks
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_hits                      12469                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                       8351                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_hits                      4118                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0         39368                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        39368                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 16343.949045                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 13343.949045                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0             39211                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         39211                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency      2566000                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.003988                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0             157                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          157                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency      2095000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.003988                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses           157                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs                77.356688                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0          39368                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        39368                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 16343.949045                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 13343.949045                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0              39211                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          39211                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency       2566000                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.003988                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0              157                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          157                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency      2095000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.003988                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses            157                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0         39368                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        39368                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 16343.949045                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 13343.949045                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0             39211                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total         39211                       # number of overall hits
system.cpu07.icache.overall_miss_latency      2566000                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.003988                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0             157                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total          157                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency      2095000                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.003988                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses           157                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                  157                       # number of replacements
system.cpu07.icache.sampled_refs                  157                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu07.icache.total_refs                  12145                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.995286                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses                  4164                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                      4164                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::swpipl                 222     80.43%     80.43% # number of callpals executed
system.cpu07.kern.callpal::rdps                    28     10.14%     90.58% # number of callpals executed
system.cpu07.kern.callpal::rti                     26      9.42%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  276                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                      302                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                     26                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                     77     28.10%     28.10% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    14      5.11%     33.21% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    12      4.38%     37.59% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   171     62.41%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                274                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                      77     45.83%     45.83% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     14      8.33%     54.17% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     12      7.14%     61.31% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                     65     38.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 168                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            13635388500     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               4018500      0.03%     99.76% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               7515000      0.05%     99.82% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31              24944000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        13671866000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.380117                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel              26                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.not_idle_fraction               0.004714                       # Percentage of non-idle cycles
system.cpu07.numCycles                       27343732                       # number of cpu cycles simulated
system.cpu07.num_insts                          39368                       # Number of instructions executed
system.cpu07.num_refs                           12523                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0          118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0 11343.750000                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency  8343.750000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0           86                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency       363000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.271186                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0           32                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency       267000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.271186                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses           32                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0          5656                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total         5656                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0 20556.603774                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency 17556.603774                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_hits::0              5550                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          5550                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency      2179000                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.018741                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0             106                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total          106                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency      1861000                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.018741                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses           106                       # number of ReadReq MSHR misses
system.cpu08.dcache.StoreCondReq_accesses::0          108                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          108                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0 14958.333333                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency 12955.555556                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0           60                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           60                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency       718000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.444444                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0           48                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           48                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency       583000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.416667                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses           45                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0         3112                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         3112                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0 54555.555556                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency 51555.555556                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0             3085                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         3085                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency      1473000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.008676                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0             27                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency      1392000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.008676                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses           27                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency      3569500                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs                34.064516                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0           8768                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         8768                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0 27458.646617                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency 24458.646617                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0               8635                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           8635                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency       3652000                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.015169                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0              133                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total          133                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency      3253000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.015169                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses            133                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.701235                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          718.064508                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0          8768                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         8768                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0 27458.646617                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency 24458.646617                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0              8635                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total          8635                       # number of overall hits
system.cpu08.dcache.overall_miss_latency      3652000                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.015169                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0             133                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total          133                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency      3253000                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.015169                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses           133                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency      3569500                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                   31                       # number of replacements
system.cpu08.dcache.sampled_refs                   31                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              716.064508                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                   1056                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                     14                       # number of writebacks
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_hits                       9020                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_hits                       5774                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_hits                      3246                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0         25611                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        25611                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 34306.122449                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 31306.122449                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0             25562                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         25562                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency      1681000                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.001913                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0              49                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency      1534000                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.001913                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses            49                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs                45.571429                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0          25611                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        25611                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 34306.122449                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 31306.122449                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0              25562                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          25562                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency       1681000                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.001913                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0               49                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           49                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency      1534000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.001913                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses             49                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0         25611                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        25611                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 34306.122449                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 31306.122449                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0             25562                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total         25562                       # number of overall hits
system.cpu08.icache.overall_miss_latency      1681000                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.001913                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0              49                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total           49                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency      1534000                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.001913                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses            49                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                   49                       # number of replacements
system.cpu08.icache.sampled_refs                   49                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu08.icache.total_refs                   2233                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.996833                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses                  4038                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                      4038                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::swpipl                 208     79.39%     79.39% # number of callpals executed
system.cpu08.kern.callpal::rdps                    28     10.69%     90.08% # number of callpals executed
system.cpu08.kern.callpal::rti                     26      9.92%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  262                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                      288                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                     26                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                     73     28.08%     28.08% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    14      5.38%     33.46% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    12      4.62%     38.08% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   161     61.92%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                260                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                      73     45.62%     45.62% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     14      8.75%     54.37% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     12      7.50%     61.87% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                     61     38.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 160                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            13638900500     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               3988500      0.03%     99.77% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30               7414000      0.05%     99.83% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              23384000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        13673687000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.378882                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel              26                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.not_idle_fraction               0.003167                       # Percentage of non-idle cycles
system.cpu08.numCycles                       27347374                       # number of cpu cycles simulated
system.cpu08.num_insts                          25611                       # Number of instructions executed
system.cpu08.num_refs                            9072                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0          122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0 12218.750000                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency  9218.750000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0           90                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           90                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency       391000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.262295                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0           32                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency       295000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.262295                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses           32                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0          5781                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         5781                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0 21282.051282                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency 18282.051282                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_hits::0              5664                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          5664                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency      2490000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.020239                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0             117                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          117                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency      2139000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.020239                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses           117                       # number of ReadReq MSHR misses
system.cpu09.dcache.StoreCondReq_accesses::0          111                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          111                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0        15140                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency 13456.521739                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0           61                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           61                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency       757000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.450450                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0           50                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           50                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency       619000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.414414                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses           46                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0         3158                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         3158                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0 49133.333333                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency 46133.333333                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0             3128                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         3128                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency      1474000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.009500                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0             30                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency      1384000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.009500                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses           30                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency      3467500                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs              1217.325000                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0           8939                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         8939                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0 26965.986395                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency 23965.986395                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0               8792                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           8792                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency       3964000                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.016445                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0              147                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          147                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency      3523000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.016445                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses            147                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.687698                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          704.202318                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0          8939                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         8939                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0 26965.986395                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency 23965.986395                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0              8792                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total          8792                       # number of overall hits
system.cpu09.dcache.overall_miss_latency      3964000                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.016445                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0             147                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total          147                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency      3523000                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.016445                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses           147                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency      3467500                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                   40                       # number of replacements
system.cpu09.dcache.sampled_refs                   40                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              703.202318                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                  48693                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                     23                       # number of writebacks
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_hits                       9198                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                       5903                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_hits                      3295                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0         26136                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        26136                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 15140.350877                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 12140.350877                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0             26079                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         26079                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency       863000                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.002181                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0              57                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency       692000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.002181                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses            57                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs              9845.719298                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0          26136                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        26136                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 15140.350877                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 12140.350877                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0              26079                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          26079                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency        863000                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.002181                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0               57                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           57                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency       692000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.002181                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses             57                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                 0.984375                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0                 504                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0         26136                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        26136                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 15140.350877                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 12140.350877                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0             26079                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total         26079                       # number of overall hits
system.cpu09.icache.overall_miss_latency       863000                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.002181                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0              57                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total           57                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency       692000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.002181                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses            57                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                   57                       # number of replacements
system.cpu09.icache.sampled_refs                   57                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse                     504                       # Cycle average of tags in use
system.cpu09.icache.total_refs                 561206                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.996823                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses                  4110                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                      4110                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::swpipl                 216     80.00%     80.00% # number of callpals executed
system.cpu09.kern.callpal::rdps                    28     10.37%     90.37% # number of callpals executed
system.cpu09.kern.callpal::rti                     26      9.63%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  270                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                      296                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                     26                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                     76     28.36%     28.36% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    14      5.22%     33.58% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    12      4.48%     38.06% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   166     61.94%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                268                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                      76     45.78%     45.78% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     14      8.43%     54.22% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     12      7.23%     61.45% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                     64     38.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 166                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            13639291500     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               3886500      0.03%     99.77% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30               7424000      0.05%     99.83% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              23451000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        13674053000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.385542                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel              26                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.not_idle_fraction               0.003177                       # Percentage of non-idle cycles
system.cpu09.numCycles                       27348106                       # number of cpu cycles simulated
system.cpu09.num_insts                          26136                       # Number of instructions executed
system.cpu09.num_refs                            9251                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0          130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0        13125                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency        10125                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0           98                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           98                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency       420000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.246154                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0           32                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency       324000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.246154                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses           32                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0          8122                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         8122                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 15349.206349                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 12349.206349                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_hits::0              7807                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          7807                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency      4835000                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.038784                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0             315                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          315                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency      3890000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.038784                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses           315                       # number of ReadReq MSHR misses
system.cpu10.dcache.StoreCondReq_accesses::0          116                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          116                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0 16070.175439                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency 16489.361702                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0           59                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           59                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency       916000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.491379                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0           57                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           57                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency       775000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.405172                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses           47                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0         3876                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         3876                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0 49027.027027                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency 46027.027027                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0             3839                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         3839                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency      1814000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.009546                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0             37                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           37                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency      1703000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.009546                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses           37                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency      3436500                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs                 7.616438                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0          11998                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        11998                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 18889.204545                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 15889.204545                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0              11646                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          11646                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency       6649000                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.029338                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0              352                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          352                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency      5593000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.029338                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses            352                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.852456                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          872.915432                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0         11998                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        11998                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 18889.204545                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 15889.204545                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0             11646                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total         11646                       # number of overall hits
system.cpu10.dcache.overall_miss_latency      6649000                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.029338                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0             352                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total          352                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency      5593000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.029338                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses           352                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency      3436500                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                  146                       # number of replacements
system.cpu10.dcache.sampled_refs                  146                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              872.915432                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                   1112                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                     24                       # number of writebacks
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_hits                      12270                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                       8252                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_hits                      4018                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0         38562                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        38562                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 15636.363636                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 12636.363636                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0             38463                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         38463                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency      1548000                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.002567                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0              99                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           99                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency      1251000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.002567                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses            99                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs                58.757576                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0          38562                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        38562                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 15636.363636                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 12636.363636                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0              38463                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          38463                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency       1548000                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.002567                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0               99                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           99                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency      1251000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.002567                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses             99                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0         38562                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        38562                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 15636.363636                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 12636.363636                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0             38463                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total         38463                       # number of overall hits
system.cpu10.icache.overall_miss_latency      1548000                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.002567                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0              99                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total           99                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency      1251000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.002567                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses            99                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                   99                       # number of replacements
system.cpu10.icache.sampled_refs                   99                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu10.icache.total_refs                   5817                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.995484                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses                  4002                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                      4002                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::swpipl                 204     79.07%     79.07% # number of callpals executed
system.cpu10.kern.callpal::rdps                    28     10.85%     89.92% # number of callpals executed
system.cpu10.kern.callpal::rti                     26     10.08%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  258                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                      284                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                     26                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                     68     26.56%     26.56% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    14      5.47%     32.03% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    12      4.69%     36.72% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   162     63.28%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                256                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                      68     45.33%     45.33% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     14      9.33%     54.67% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     12      8.00%     62.67% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                     56     37.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 150                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            13639764500     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               3852500      0.03%     99.78% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               7463000      0.05%     99.83% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              22776000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        13673856000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.345679                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel              26                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.not_idle_fraction               0.004516                       # Percentage of non-idle cycles
system.cpu10.numCycles                       27347712                       # number of cpu cycles simulated
system.cpu10.num_insts                          38562                       # Number of instructions executed
system.cpu10.num_refs                           12320                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0          757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0 14492.537313                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency 11492.537313                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0          623                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          623                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency      1942000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.177015                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0          134                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total          134                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency      1540000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.177015                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses          134                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0         35436                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        35436                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 17210.415792                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 14210.415792                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_hits::0             33055                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         33055                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency     40978000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.067192                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0            2381                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         2381                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency     33835000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.067192                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses          2381                       # number of ReadReq MSHR misses
system.cpu11.dcache.StoreCondReq_accesses::0          746                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          746                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0 44570.342205                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency 42968.627451                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0          483                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          483                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency     11722000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.352547                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0          263                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          263                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency     10957000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.341823                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses          255                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0        28437                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total        28437                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 54450.271248                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 51450.271248                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0            26225                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        26225                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency    120444000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.077786                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0           2212                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         2212                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency    113808000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.077786                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses         2212                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency      3525000                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs                14.592908                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0          63873                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        63873                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 35145.220988                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 32145.220988                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0              59280                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          59280                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency     161422000                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.071908                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0             4593                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         4593                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency    147643000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.071908                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses           4593                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.942197                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          964.809552                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0         63873                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        63873                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 35145.220988                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 32145.220988                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0             59280                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total         59280                       # number of overall hits
system.cpu11.dcache.overall_miss_latency    161422000                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.071908                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0            4593                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total         4593                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency    147643000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.071908                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses          4593                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency      3525000                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                 4230                       # number of replacements
system.cpu11.dcache.sampled_refs                 4230                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              964.809552                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                  61728                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                   2814                       # number of writebacks
system.cpu11.dtb.data_accesses                   5815                       # DTB accesses
system.cpu11.dtb.data_acv                           7                       # DTB access violations
system.cpu11.dtb.data_hits                      65272                       # DTB hits
system.cpu11.dtb.data_misses                       96                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                   3777                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                      36085                       # DTB read hits
system.cpu11.dtb.read_misses                       82                       # DTB read misses
system.cpu11.dtb.write_accesses                  2038                       # DTB write accesses
system.cpu11.dtb.write_acv                          7                       # DTB write access violations
system.cpu11.dtb.write_hits                     29187                       # DTB write hits
system.cpu11.dtb.write_misses                      14                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0        179092                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       179092                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0 21697.480786                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency 18697.480786                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0            176750                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        176750                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency     50815500                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.013077                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0            2342                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         2342                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency     43789500                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.013077                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses          2342                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs               125.555318                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0         179092                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       179092                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0 21697.480786                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency 18697.480786                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0             176750                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         176750                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency      50815500                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.013077                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0             2342                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         2342                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency     43789500                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.013077                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses           2342                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                 1.000000                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0          511.999916                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0        179092                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       179092                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0 21697.480786                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency 18697.480786                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0            176750                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total        176750                       # number of overall hits
system.cpu11.icache.overall_miss_latency     50815500                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.013077                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0            2342                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total         2342                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency     43789500                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.013077                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses          2342                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                 2341                       # number of replacements
system.cpu11.icache.sampled_refs                 2341                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse              511.999916                       # Cycle average of tags in use
system.cpu11.icache.total_refs                 293925                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.966711                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses                 29176                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                     29092                       # ITB hits
system.cpu11.itb.fetch_misses                      84                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::wripir                   1      0.16%      0.16% # number of callpals executed
system.cpu11.kern.callpal::swpctx                  12      1.89%      2.05% # number of callpals executed
system.cpu11.kern.callpal::tbi                      1      0.16%      2.20% # number of callpals executed
system.cpu11.kern.callpal::swpipl                 546     85.98%     88.19% # number of callpals executed
system.cpu11.kern.callpal::rdps                    28      4.41%     92.60% # number of callpals executed
system.cpu11.kern.callpal::rdusp                    1      0.16%     92.76% # number of callpals executed
system.cpu11.kern.callpal::rti                     40      6.30%     99.06% # number of callpals executed
system.cpu11.kern.callpal::callsys                  6      0.94%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  635                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                      848                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                     27                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                    239     39.05%     39.05% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    14      2.29%     41.34% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    12      1.96%     43.30% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   347     56.70%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                612                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                     239     48.58%     48.58% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     14      2.85%     51.42% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     12      2.44%     53.86% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                    227     46.14%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 492                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            13421499000     99.18%     99.18% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               4580500      0.03%     99.22% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30               8821500      0.07%     99.28% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              97305000      0.72%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        13532206000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.654179                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                15                      
system.cpu11.kern.mode_good::user                  14                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel              53                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                14                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel     0.283019                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel        350364000     86.76%     86.76% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user           53449000     13.24%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu11.kern.syscall::2                        1    100.00%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                    1                       # number of syscalls executed
system.cpu11.not_idle_fraction               0.033289                       # Percentage of non-idle cycles
system.cpu11.numCycles                       27062444                       # number of cpu cycles simulated
system.cpu11.num_insts                         178990                       # Number of instructions executed
system.cpu11.num_refs                           65654                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0          618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0 12405.797101                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency  9405.797101                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0          549                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          549                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency       856000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.111650                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0           69                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           69                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency       649000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.111650                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses           69                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0         35926                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        35926                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 16037.261295                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency 13037.261295                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_hits::0             33779                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         33779                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency     34432000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.059762                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0            2147                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         2147                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency     27991000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.059762                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses          2147                       # number of ReadReq MSHR misses
system.cpu12.dcache.StoreCondReq_accesses::0          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0 33164.473684                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency 32751.773050                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0          459                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          459                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency      5041000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.248773                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0          152                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total          152                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency      4618000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.230769                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses          141                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0        21562                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total        21562                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 54304.102977                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 51304.102977                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0            20319                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        20319                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency     67500000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.057648                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0           1243                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         1243                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency     63771000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.057648                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses         1243                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency      3633500                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs               457.170572                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0          57488                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        57488                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 30068.436578                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 27068.436578                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0              54098                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          54098                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency     101932000                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.058969                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0             3390                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         3390                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency     91762000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.058969                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses           3390                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.875930                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          896.952496                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0         57488                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        57488                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 30068.436578                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 27068.436578                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0             54098                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total         54098                       # number of overall hits
system.cpu12.dcache.overall_miss_latency    101932000                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.058969                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0            3390                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total         3390                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency     91762000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.058969                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses          3390                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency      3633500                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                 2603                       # number of replacements
system.cpu12.dcache.sampled_refs                 2603                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              895.952496                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                1190015                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                    990                       # number of writebacks
system.cpu12.dtb.data_accesses                   2698                       # DTB accesses
system.cpu12.dtb.data_acv                          21                       # DTB access violations
system.cpu12.dtb.data_hits                      58091                       # DTB hits
system.cpu12.dtb.data_misses                      364                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                   1823                       # DTB read accesses
system.cpu12.dtb.read_acv                          12                       # DTB read access violations
system.cpu12.dtb.read_hits                      35998                       # DTB read hits
system.cpu12.dtb.read_misses                      326                       # DTB read misses
system.cpu12.dtb.write_accesses                   875                       # DTB write accesses
system.cpu12.dtb.write_acv                          9                       # DTB write access violations
system.cpu12.dtb.write_hits                     22093                       # DTB write hits
system.cpu12.dtb.write_misses                      38                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0        169438                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       169438                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0 15989.568345                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency 12989.568345                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0            168048                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        168048                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency     22225500                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.008204                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0            1390                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         1390                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency     18055500                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.008204                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses          1390                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs              1863.462595                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0         169438                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       169438                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0 15989.568345                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency 12989.568345                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0             168048                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         168048                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency      22225500                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.008204                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0             1390                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         1390                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency     18055500                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.008204                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses           1390                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                 0.994053                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0          508.955150                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0        169438                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       169438                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0 15989.568345                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency 12989.568345                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0            168048                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total        168048                       # number of overall hits
system.cpu12.icache.overall_miss_latency     22225500                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.008204                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0            1390                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total         1390                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency     18055500                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.008204                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses          1390                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                 1310                       # number of replacements
system.cpu12.icache.sampled_refs                 1310                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse              508.955150                       # Cycle average of tags in use
system.cpu12.icache.total_refs                2441136                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.974538                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses                 27361                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                     27236                       # ITB hits
system.cpu12.itb.fetch_misses                     125                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::wripir                   1      0.18%      0.18% # number of callpals executed
system.cpu12.kern.callpal::swpctx                  58     10.53%     10.71% # number of callpals executed
system.cpu12.kern.callpal::tbi                      4      0.73%     11.43% # number of callpals executed
system.cpu12.kern.callpal::swpipl                 355     64.43%     75.86% # number of callpals executed
system.cpu12.kern.callpal::rdps                    29      5.26%     81.13% # number of callpals executed
system.cpu12.kern.callpal::rti                     94     17.06%     98.19% # number of callpals executed
system.cpu12.kern.callpal::callsys                  9      1.63%     99.82% # number of callpals executed
system.cpu12.kern.callpal::imb                      1      0.18%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  551                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                     1088                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                     27                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                    172     36.13%     36.13% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    14      2.94%     39.08% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    14      2.94%     42.02% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   276     57.98%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                476                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                     172     47.78%     47.78% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     14      3.89%     51.67% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     14      3.89%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                    160     44.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 360                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            13595025500     99.42%     99.42% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               4033500      0.03%     99.45% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               9411000      0.07%     99.52% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              65246000      0.48%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        13673716000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.579710                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                67                      
system.cpu12.kern.mode_good::user                  67                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel             152                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel     0.440789                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel     2430344234000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user           25471000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu12.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu12.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu12.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                    3                       # number of syscalls executed
system.cpu12.not_idle_fraction               0.025462                       # Percentage of non-idle cycles
system.cpu12.numCycles                       27347432                       # number of cpu cycles simulated
system.cpu12.num_insts                         169053                       # Number of instructions executed
system.cpu12.num_refs                           59265                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0         1926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total         1926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0 12306.818182                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency  9306.818182                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0         1574                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total         1574                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency      4332000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.182762                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0          352                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total          352                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency      3276000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.182762                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses          352                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0        112547                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       112547                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 16617.875211                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 13617.875211                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_hits::0            106617                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        106617                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency     98544000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.052689                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0            5930                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         5930                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency     80754000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.052689                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses          5930                       # number of ReadReq MSHR misses
system.cpu13.dcache.StoreCondReq_accesses::0         1909                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total         1909                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0 38422.950820                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency 35740.495868                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0         1299                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         1299                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency     23438000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.319539                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0          610                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total          610                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency     21623000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.316920                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses          605                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0        87306                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total        87306                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0 53221.048451                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency 50221.048451                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0            81011                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        81011                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency    335026500                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.072103                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0           6295                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         6295                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency    316141500                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.072103                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses         6295                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency     11913500                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs               122.383369                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0         199853                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total       199853                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 35465.889571                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 32465.889571                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0             187628                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total         187628                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency     433570500                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.061170                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0            12225                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        12225                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency    396895500                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.061170                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses          12225                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.886788                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          908.071267                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0        199853                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total       199853                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 35465.889571                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 32465.889571                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0            187628                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total        187628                       # number of overall hits
system.cpu13.dcache.overall_miss_latency    433570500                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.061170                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0           12225                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total        12225                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency    396895500                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.061170                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses         12225                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency     11913500                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                10426                       # number of replacements
system.cpu13.dcache.sampled_refs                10426                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              906.071267                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                1275969                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                   5991                       # number of writebacks
system.cpu13.dtb.data_accesses                  51037                       # DTB accesses
system.cpu13.dtb.data_acv                          10                       # DTB access violations
system.cpu13.dtb.data_hits                     202935                       # DTB hits
system.cpu13.dtb.data_misses                      465                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                  34182                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                     113792                       # DTB read hits
system.cpu13.dtb.read_misses                      377                       # DTB read misses
system.cpu13.dtb.write_accesses                 16855                       # DTB write accesses
system.cpu13.dtb.write_acv                         10                       # DTB write access violations
system.cpu13.dtb.write_hits                     89143                       # DTB write hits
system.cpu13.dtb.write_misses                      88                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0        581569                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       581569                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0 18678.945026                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency 15678.889383                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0            572583                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        572583                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency    167849000                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.015451                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0            8986                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         8986                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency    140890500                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.015451                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses          8986                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs               350.963841                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0         581569                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       581569                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0 18678.945026                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency 15678.889383                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0             572583                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         572583                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency     167849000                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.015451                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0             8986                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         8986                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency    140890500                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.015451                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses           8986                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                 0.993264                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0          508.551078                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0        581569                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       581569                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0 18678.945026                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency 15678.889383                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0            572583                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total        572583                       # number of overall hits
system.cpu13.icache.overall_miss_latency    167849000                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.015451                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0            8986                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total         8986                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency    140890500                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.015451                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses          8986                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                 8905                       # number of replacements
system.cpu13.icache.sampled_refs                 8905                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse              508.551078                       # Cycle average of tags in use
system.cpu13.icache.total_refs                3125333                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle         2430541406000                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.899814                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses                165678                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                    165341                       # ITB hits
system.cpu13.itb.fetch_misses                     337                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::wripir                  65      4.54%      4.54% # number of callpals executed
system.cpu13.kern.callpal::swpctx                  70      4.89%      9.43% # number of callpals executed
system.cpu13.kern.callpal::tbi                      4      0.28%      9.71% # number of callpals executed
system.cpu13.kern.callpal::swpipl                1021     71.35%     81.06% # number of callpals executed
system.cpu13.kern.callpal::rdps                    32      2.24%     83.30% # number of callpals executed
system.cpu13.kern.callpal::wrusp                    1      0.07%     83.37% # number of callpals executed
system.cpu13.kern.callpal::rdusp                    1      0.07%     83.44% # number of callpals executed
system.cpu13.kern.callpal::rti                    134      9.36%     92.80% # number of callpals executed
system.cpu13.kern.callpal::callsys                 46      3.21%     96.02% # number of callpals executed
system.cpu13.kern.callpal::rdunique                56      3.91%     99.93% # number of callpals executed
system.cpu13.kern.callpal::wrunique                 1      0.07%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                 1431                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                     2268                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                    517     43.81%     43.81% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    14      1.19%     45.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    12      1.02%     46.02% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   637     53.98%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total               1180                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                     515     49.24%     49.24% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     14      1.34%     50.57% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     12      1.15%     51.72% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                    505     48.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                1046                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            13476358000     98.57%     98.57% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               5241000      0.04%     98.61% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              10044000      0.07%     98.68% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31             179995000      1.32%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        13671638000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                0.996132                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.792779                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel               107                      
system.cpu13.kern.mode_good::user                 107                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel             204                       # number of protection mode switches
system.cpu13.kern.mode_switch::user               107                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel     0.524510                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel     2442153712000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user          289044000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                     70                       # number of times the context was actually changed
system.cpu13.kern.syscall::2                        1      4.17%      4.17% # number of syscalls executed
system.cpu13.kern.syscall::4                        6     25.00%     29.17% # number of syscalls executed
system.cpu13.kern.syscall::17                       4     16.67%     45.83% # number of syscalls executed
system.cpu13.kern.syscall::54                       1      4.17%     50.00% # number of syscalls executed
system.cpu13.kern.syscall::71                       5     20.83%     70.83% # number of syscalls executed
system.cpu13.kern.syscall::74                       4     16.67%     87.50% # number of syscalls executed
system.cpu13.kern.syscall::144                      1      4.17%     91.67% # number of syscalls executed
system.cpu13.kern.syscall::256                      1      4.17%     95.83% # number of syscalls executed
system.cpu13.kern.syscall::257                      1      4.17%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                   24                       # number of syscalls executed
system.cpu13.not_idle_fraction               0.100186                       # Percentage of non-idle cycles
system.cpu13.numCycles                       27343276                       # number of cpu cycles simulated
system.cpu13.num_insts                         581094                       # Number of instructions executed
system.cpu13.num_refs                          204626                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0        17179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total        17179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0  5039.535883                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency  2039.535883                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0          890                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          890                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency     82089000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.948193                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0        16289                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total        16289                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency     33222000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.948193                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses        16289                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0       1472596                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      1472596                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 33802.778442                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency 30802.778442                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_hits::0           1393127                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       1393127                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency   2686273000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.053965                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0           79469                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        79469                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency   2447866000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.053965                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses         79469                       # number of ReadReq MSHR misses
system.cpu14.dcache.StoreCondReq_accesses::0        17164                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total        17164                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0  5202.362012                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency  2203.954214                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0          822                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          822                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency     85017000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.952109                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0        16342                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        16342                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency     36006000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.951818                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses        16337                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0       422561                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       422561                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0 30570.596050                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency 27570.596050                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0           389443                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       389443                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency   1012437000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.078374                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0          33118                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total        33118                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency    913083000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.078374                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses        33118                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency     16352000                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs              1727.658243                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0        1895157                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      1895157                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 32852.016663                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 29852.016663                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0            1782570                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1782570                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency    3698710000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.059408                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0           112587                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       112587                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency   3360949000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.059408                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses         112587                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.608234                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          622.831367                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0       1895157                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      1895157                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 32852.016663                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 29852.016663                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0           1782570                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1782570                       # number of overall hits
system.cpu14.dcache.overall_miss_latency   3698710000                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.059408                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0          112587                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total       112587                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency   3360949000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.059408                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses        112587                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency     16352000                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                 1662                       # number of replacements
system.cpu14.dcache.sampled_refs                 1662                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              622.831367                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                2871368                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                    521                       # number of writebacks
system.cpu14.dtb.data_accesses                1892958                       # DTB accesses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_hits                    1929398                       # DTB hits
system.cpu14.dtb.data_misses                       88                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                1463683                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                    1489661                       # DTB read hits
system.cpu14.dtb.read_misses                       77                       # DTB read misses
system.cpu14.dtb.write_accesses                429275                       # DTB write accesses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_hits                    439737                       # DTB write hits
system.cpu14.dtb.write_misses                      11                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0       5213166                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      5213166                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 19675.919948                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 16675.919948                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0           5211617                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       5211617                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency     30478000                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.000297                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0            1549                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         1549                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency     25831000                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.000297                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses          1549                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs              4575.961460                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0        5213166                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      5213166                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 19675.919948                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 16675.919948                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0            5211617                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        5211617                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency      30478000                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.000297                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0             1549                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         1549                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency     25831000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.000297                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses           1549                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                 0.896887                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0          459.206340                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0       5213166                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      5213166                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 19675.919948                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 16675.919948                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0           5211617                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total       5211617                       # number of overall hits
system.cpu14.icache.overall_miss_latency     30478000                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.000297                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0            1549                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total         1549                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency     25831000                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.000297                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses          1549                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                 1479                       # number of replacements
system.cpu14.icache.sampled_refs                 1479                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse              459.206340                       # Cycle average of tags in use
system.cpu14.icache.total_refs                6767847                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.221790                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses               5109906                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                   5109867                       # ITB hits
system.cpu14.itb.fetch_misses                      39                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::wripir                 110     20.37%     20.37% # number of callpals executed
system.cpu14.kern.callpal::swpctx                   9      1.67%     22.04% # number of callpals executed
system.cpu14.kern.callpal::swpipl                 311     57.59%     79.63% # number of callpals executed
system.cpu14.kern.callpal::rdps                    35      6.48%     86.11% # number of callpals executed
system.cpu14.kern.callpal::rti                     39      7.22%     93.33% # number of callpals executed
system.cpu14.kern.callpal::callsys                  9      1.67%     95.00% # number of callpals executed
system.cpu14.kern.callpal::rdunique                27      5.00%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  540                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                      687                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                      6                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                    112     30.27%     30.27% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    14      3.78%     34.05% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     6      1.62%     35.68% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   238     64.32%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                370                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                     112     46.47%     46.47% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     14      5.81%     52.28% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      6      2.49%     54.77% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                    109     45.23%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 241                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            13587460000     99.38%     99.38% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               6186500      0.05%     99.43% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30               4662500      0.03%     99.46% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              73308000      0.54%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        13671617000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.457983                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                33                      
system.cpu14.kern.mode_good::user                  33                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel              48                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                33                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel     0.687500                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel     2431094162000     99.56%     99.56% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user        10680283000      0.44%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      9                       # number of times the context was actually changed
system.cpu14.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                    1                       # number of syscalls executed
system.cpu14.not_idle_fraction               0.778210                       # Percentage of non-idle cycles
system.cpu14.numCycles                       27343234                       # number of cpu cycles simulated
system.cpu14.num_insts                        5213078                       # Number of instructions executed
system.cpu14.num_refs                         1929778                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0        17184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total        17184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0  5054.428770                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency  2054.428770                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0          667                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          667                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency     83484000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.961185                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0        16517                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total        16517                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency     33933000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.961185                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses        16517                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0       1425921                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      1425921                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 33408.359297                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency 30408.359297                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_hits::0           1344718                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       1344718                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency   2712859000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.056948                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0           81203                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        81203                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency   2469250000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.056948                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses         81203                       # number of ReadReq MSHR misses
system.cpu15.dcache.StoreCondReq_accesses::0        17160                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total        17160                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0  5314.022740                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency  2316.901408                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0          537                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          537                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency     88335000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.968706                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0        16623                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        16623                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency     38493000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.968182                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses        16614                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0       404480                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       404480                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 30612.784578                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 27612.784578                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0           370087                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total       370087                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency   1052865500                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.085030                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0          34393                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        34393                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency    949686500                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.085030                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses        34393                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency      4391000                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs               921.486486                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0        1830401                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      1830401                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 32576.598671                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 29576.598671                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0            1714805                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        1714805                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency    3765724500                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.063153                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0           115596                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       115596                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency   3418936500                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.063153                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses         115596                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.676731                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          692.972774                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0       1830401                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      1830401                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 32576.598671                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 29576.598671                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0           1714805                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total       1714805                       # number of overall hits
system.cpu15.dcache.overall_miss_latency   3765724500                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.063153                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0          115596                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total       115596                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency   3418936500                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.063153                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses        115596                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency      4391000                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                 3108                       # number of replacements
system.cpu15.dcache.sampled_refs                 3108                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              692.972774                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                2863980                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle         2442558211000                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                   1281                       # number of writebacks
system.cpu15.dtb.data_accesses                1797780                       # DTB accesses
system.cpu15.dtb.data_acv                          21                       # DTB access violations
system.cpu15.dtb.data_hits                    1863986                       # DTB hits
system.cpu15.dtb.data_misses                      412                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                1401409                       # DTB read accesses
system.cpu15.dtb.read_acv                          12                       # DTB read access violations
system.cpu15.dtb.read_hits                    1442448                       # DTB read hits
system.cpu15.dtb.read_misses                      371                       # DTB read misses
system.cpu15.dtb.write_accesses                396371                       # DTB write accesses
system.cpu15.dtb.write_acv                          9                       # DTB write access violations
system.cpu15.dtb.write_hits                    421538                       # DTB write hits
system.cpu15.dtb.write_misses                      41                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0       4870988                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      4870988                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 16327.099377                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 13326.549322                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0           4868261                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       4868261                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency     44524000                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.000560                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0            2727                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         2727                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency     36341500                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.000560                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses          2727                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs              2726.030555                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0        4870988                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      4870988                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 16327.099377                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 13326.549322                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0            4868261                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        4868261                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency      44524000                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.000560                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0             2727                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         2727                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency     36341500                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.000560                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses           2727                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                 0.899383                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0          460.483902                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0       4870988                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      4870988                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 16327.099377                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 13326.549322                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0           4868261                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total       4868261                       # number of overall hits
system.cpu15.icache.overall_miss_latency     44524000                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.000560                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0            2727                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total         2727                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency     36341500                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.000560                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses          2727                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                 2651                       # number of replacements
system.cpu15.icache.sampled_refs                 2651                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse              460.483902                       # Cycle average of tags in use
system.cpu15.icache.total_refs                7226707                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle         2442572063000                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.245903                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses               4696878                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                   4696725                       # ITB hits
system.cpu15.itb.fetch_misses                     153                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::wripir                   2      0.28%      0.28% # number of callpals executed
system.cpu15.kern.callpal::swpctx                  71      9.86%     10.14% # number of callpals executed
system.cpu15.kern.callpal::tbi                      4      0.56%     10.69% # number of callpals executed
system.cpu15.kern.callpal::swpipl                 466     64.72%     75.42% # number of callpals executed
system.cpu15.kern.callpal::rdps                    29      4.03%     79.44% # number of callpals executed
system.cpu15.kern.callpal::rti                    110     15.28%     94.72% # number of callpals executed
system.cpu15.kern.callpal::callsys                 17      2.36%     97.08% # number of callpals executed
system.cpu15.kern.callpal::imb                      1      0.14%     97.22% # number of callpals executed
system.cpu15.kern.callpal::rdunique                20      2.78%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  720                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                     1338                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                     12                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                    219     36.02%     36.02% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    14      2.30%     38.32% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    28      4.61%     42.93% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   347     57.07%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                608                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     219     45.82%     45.82% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     14      2.93%     48.74% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     28      5.86%     54.60% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    217     45.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 478                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            13526259000     98.92%     98.92% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               6061500      0.04%     98.96% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              18281500      0.13%     99.09% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31             123931000      0.91%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        13674533000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.625360                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                94                      
system.cpu15.kern.mode_good::user                  94                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel             181                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                94                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel     0.519337                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     2432395097000     99.58%     99.58% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user        10169240000      0.42%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     71                       # number of times the context was actually changed
system.cpu15.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu15.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu15.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu15.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                    4                       # number of syscalls executed
system.cpu15.not_idle_fraction               0.754097                       # Percentage of non-idle cycles
system.cpu15.numCycles                       27349066                       # number of cpu cycles simulated
system.cpu15.num_insts                        4870555                       # Number of instructions executed
system.cpu15.num_refs                         1865376                       # Number of memory references
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iocache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                      no_value                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               0                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency                  0                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 0                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency             0                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses                   0                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                             1                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              0                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency                 0                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                    0                       # number of overall misses
system.iocache.overall_misses::total                0                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses                  0                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                         0                       # number of replacements
system.iocache.sampled_refs                         0                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                           0                       # number of writebacks
system.l2.ReadExReq_accesses::0                  6781                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                   203                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                     3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                     3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                     3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                     6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                     3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                    17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                     4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                     4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                   13                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                 1841                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                 1019                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                 5038                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                  505                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                 1052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16495                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0  126497.640466                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1  4225519.704433                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2  285926833.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3  285926833.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4  285926833.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  142963416.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6  285926833.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  50457676.470588                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8     214445125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9     214445125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10 65983115.384615                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11 465931.830527                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12 841786.555447                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13 170262.107979                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14 1698575.247525                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 815380.703422                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40002.424977                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency            857780500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                    6781                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                     203                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                       3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                       3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                       3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                       6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                       3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                      17                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                       4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                       4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                     13                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                   1841                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                   1019                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                   5038                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                    505                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                   1052                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16495                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       659840000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0        2.432532                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1       81.256158                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2     5498.333333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3     5498.333333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4     5498.333333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5     2749.166667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6     5498.333333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7      970.294118                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8     4123.750000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9     4123.750000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10    1268.846154                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11       8.959804                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12      16.187439                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13       3.274117                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14      32.663366                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15      15.679658                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 16495                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                   11243                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                    1856                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                      13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                       3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                       3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                      13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                       3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                     229                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                      68                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                      79                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                    140                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                   4215                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                   2919                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                  13857                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                   3145                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                   4589                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               42375                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    115052.769461                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1    8308675.675676                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2       307421000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5       307421000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7    13366130.434783                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    11385962.962963                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9    51236833.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10      153710500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11   442969.740634                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12   1244619.433198                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13   200404.823990                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14   640460.416667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15   1568474.489796                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40001.871067                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                        8571                       # number of ReadReq hits
system.l2.ReadReq_hits::1                        1819                       # number of ReadReq hits
system.l2.ReadReq_hits::2                          12                       # number of ReadReq hits
system.l2.ReadReq_hits::3                           3                       # number of ReadReq hits
system.l2.ReadReq_hits::4                           3                       # number of ReadReq hits
system.l2.ReadReq_hits::5                          12                       # number of ReadReq hits
system.l2.ReadReq_hits::6                           3                       # number of ReadReq hits
system.l2.ReadReq_hits::7                         206                       # number of ReadReq hits
system.l2.ReadReq_hits::8                          41                       # number of ReadReq hits
system.l2.ReadReq_hits::9                          73                       # number of ReadReq hits
system.l2.ReadReq_hits::10                        138                       # number of ReadReq hits
system.l2.ReadReq_hits::11                       3521                       # number of ReadReq hits
system.l2.ReadReq_hits::12                       2672                       # number of ReadReq hits
system.l2.ReadReq_hits::13                      12323                       # number of ReadReq hits
system.l2.ReadReq_hits::14                       2665                       # number of ReadReq hits
system.l2.ReadReq_hits::15                       4393                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   36455                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              307421000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.237659                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::1               0.019935                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.076923                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.076923                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.100437                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.397059                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::9               0.075949                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::10              0.014286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::11              0.164650                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::12              0.084618                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::13              0.110702                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.152623                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.042711                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                      2672                       # number of ReadReq misses
system.l2.ReadReq_misses::1                        37                       # number of ReadReq misses
system.l2.ReadReq_misses::2                         1                       # number of ReadReq misses
system.l2.ReadReq_misses::5                         1                       # number of ReadReq misses
system.l2.ReadReq_misses::7                        23                       # number of ReadReq misses
system.l2.ReadReq_misses::8                        27                       # number of ReadReq misses
system.l2.ReadReq_misses::9                         6                       # number of ReadReq misses
system.l2.ReadReq_misses::10                        2                       # number of ReadReq misses
system.l2.ReadReq_misses::11                      694                       # number of ReadReq misses
system.l2.ReadReq_misses::12                      247                       # number of ReadReq misses
system.l2.ReadReq_misses::13                     1534                       # number of ReadReq misses
system.l2.ReadReq_misses::14                      480                       # number of ReadReq misses
system.l2.ReadReq_misses::15                      196                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5920                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        41                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         235171000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0          0.522903                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1          3.167565                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2        452.230769                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3       1959.666667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4       1959.666667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5        452.230769                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6       1959.666667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7         25.672489                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8         86.455882                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9         74.417722                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10        41.992857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11         1.394781                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12         2.014046                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13         0.424262                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14         1.869316                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15         1.281107                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    5879                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency     26312000                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                17213                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                16244                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                   27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                   26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                   26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                   26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                   26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                   36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                   29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                   30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                  29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                 503                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                 265                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                1305                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14               16456                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15               16626                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            68867                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 10925.114739                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 11576.828367                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 6964962.962963                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 7232846.153846                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 7232846.153846                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 7232846.153846                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 7232846.153846                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 5223722.222222                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 6484620.689655                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 6268466.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 6484620.689655                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 373864.811133                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 709637.735849                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 144102.681992                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 11427.685950                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 11310.838446                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40001.263305                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           188054000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                  17213                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                  16244                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                     27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                     26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                     26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                     26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                     26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                     36                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                     29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                     30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                    29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                   503                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                   265                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                  1305                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                 16456                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                 16626                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              68867                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     2754767000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0       4.000871                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1       4.239535                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2    2550.629630                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3    2648.730769                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4    2648.730769                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5    2648.730769                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6    2648.730769                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7    1912.972222                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8    2374.724138                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9    2295.566667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10   2374.724138                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11    136.912525                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12    259.875472                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13     52.771648                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14      4.184917                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15      4.142127                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                68867                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency     81714000                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                 19356                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             19356                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                     19356                       # number of Writeback hits
system.l2.Writeback_hits::total                 19356                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           3.553901                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                    18024                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                     2059                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                       16                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                        6                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                        6                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                       19                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                        6                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                      246                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                       72                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                       83                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                     153                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                    6056                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                    3938                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                   18895                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                    3650                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                    5641                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                58870                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     123262.615043                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     4855006.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::2        291300375                       # average overall miss latency
system.l2.demand_avg_miss_latency::3        388400500                       # average overall miss latency
system.l2.demand_avg_miss_latency::4        388400500                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     166457357.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::6        388400500                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     29130037.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     37587145.161290                       # average overall miss latency
system.l2.demand_avg_miss_latency::9        116520150                       # average overall miss latency
system.l2.demand_avg_miss_latency::10        77680100                       # average overall miss latency
system.l2.demand_avg_miss_latency::11    459645.562130                       # average overall miss latency
system.l2.demand_avg_miss_latency::12    920380.331754                       # average overall miss latency
system.l2.demand_avg_miss_latency::13    177297.854534                       # average overall miss latency
system.l2.demand_avg_miss_latency::14    1182945.685279                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    933655.048077                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40002.279431                       # average overall mshr miss latency
system.l2.demand_hits::0                         8571                       # number of demand (read+write) hits
system.l2.demand_hits::1                         1819                       # number of demand (read+write) hits
system.l2.demand_hits::2                           12                       # number of demand (read+write) hits
system.l2.demand_hits::3                            3                       # number of demand (read+write) hits
system.l2.demand_hits::4                            3                       # number of demand (read+write) hits
system.l2.demand_hits::5                           12                       # number of demand (read+write) hits
system.l2.demand_hits::6                            3                       # number of demand (read+write) hits
system.l2.demand_hits::7                          206                       # number of demand (read+write) hits
system.l2.demand_hits::8                           41                       # number of demand (read+write) hits
system.l2.demand_hits::9                           73                       # number of demand (read+write) hits
system.l2.demand_hits::10                         138                       # number of demand (read+write) hits
system.l2.demand_hits::11                        3521                       # number of demand (read+write) hits
system.l2.demand_hits::12                        2672                       # number of demand (read+write) hits
system.l2.demand_hits::13                       12323                       # number of demand (read+write) hits
system.l2.demand_hits::14                        2665                       # number of demand (read+write) hits
system.l2.demand_hits::15                        4393                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                    36455                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1165201500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.524467                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.116561                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.368421                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.162602                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.430556                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.120482                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.098039                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.418593                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.321483                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.347817                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.269863                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.221237                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                       9453                       # number of demand (read+write) misses
system.l2.demand_misses::1                        240                       # number of demand (read+write) misses
system.l2.demand_misses::2                          4                       # number of demand (read+write) misses
system.l2.demand_misses::3                          3                       # number of demand (read+write) misses
system.l2.demand_misses::4                          3                       # number of demand (read+write) misses
system.l2.demand_misses::5                          7                       # number of demand (read+write) misses
system.l2.demand_misses::6                          3                       # number of demand (read+write) misses
system.l2.demand_misses::7                         40                       # number of demand (read+write) misses
system.l2.demand_misses::8                         31                       # number of demand (read+write) misses
system.l2.demand_misses::9                         10                       # number of demand (read+write) misses
system.l2.demand_misses::10                        15                       # number of demand (read+write) misses
system.l2.demand_misses::11                      2535                       # number of demand (read+write) misses
system.l2.demand_misses::12                      1266                       # number of demand (read+write) misses
system.l2.demand_misses::13                      6572                       # number of demand (read+write) misses
system.l2.demand_misses::14                       985                       # number of demand (read+write) misses
system.l2.demand_misses::15                      1248                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22415                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          895011000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0           1.241345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1          10.866440                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2        1398.375000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3               3729                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4               3729                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5        1177.578947                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6               3729                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7          90.951220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8         310.750000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9         269.566265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10        146.235294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11          3.694518                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12          5.681564                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13          1.184123                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14          6.129863                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15          3.966318                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    22374                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.013861                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.002065                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.033700                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.020041                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.008301                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.028064                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.006750                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.023484                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.006249                       # Average percentage of cache occupancy
system.l2.occ_%::9                           0.000571                       # Average percentage of cache occupancy
system.l2.occ_%::10                          0.001868                       # Average percentage of cache occupancy
system.l2.occ_%::11                          0.049087                       # Average percentage of cache occupancy
system.l2.occ_%::12                          0.005700                       # Average percentage of cache occupancy
system.l2.occ_%::13                          0.023780                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.002562                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.000575                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.294905                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    454.212139                       # Average occupied blocks per context
system.l2.occ_blocks::1                     67.678933                       # Average occupied blocks per context
system.l2.occ_blocks::2                   1104.269785                       # Average occupied blocks per context
system.l2.occ_blocks::3                    656.714580                       # Average occupied blocks per context
system.l2.occ_blocks::4                    272.015351                       # Average occupied blocks per context
system.l2.occ_blocks::5                    919.597857                       # Average occupied blocks per context
system.l2.occ_blocks::6                    221.179620                       # Average occupied blocks per context
system.l2.occ_blocks::7                    769.524182                       # Average occupied blocks per context
system.l2.occ_blocks::8                    204.759599                       # Average occupied blocks per context
system.l2.occ_blocks::9                     18.712929                       # Average occupied blocks per context
system.l2.occ_blocks::10                    61.222781                       # Average occupied blocks per context
system.l2.occ_blocks::11                  1608.487313                       # Average occupied blocks per context
system.l2.occ_blocks::12                   186.787245                       # Average occupied blocks per context
system.l2.occ_blocks::13                   779.220782                       # Average occupied blocks per context
system.l2.occ_blocks::14                    83.953663                       # Average occupied blocks per context
system.l2.occ_blocks::15                    18.841300                       # Average occupied blocks per context
system.l2.occ_blocks::16                  9663.439305                       # Average occupied blocks per context
system.l2.overall_accesses::0                   18024                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                    2059                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                      16                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                       6                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                       6                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                      19                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                       6                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                     246                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                      72                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                      83                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                    153                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                   6056                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                   3938                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                  18895                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                   3650                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                   5641                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               58870                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    123262.615043                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    4855006.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::2       291300375                       # average overall miss latency
system.l2.overall_avg_miss_latency::3       388400500                       # average overall miss latency
system.l2.overall_avg_miss_latency::4       388400500                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    166457357.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::6       388400500                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    29130037.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    37587145.161290                       # average overall miss latency
system.l2.overall_avg_miss_latency::9       116520150                       # average overall miss latency
system.l2.overall_avg_miss_latency::10       77680100                       # average overall miss latency
system.l2.overall_avg_miss_latency::11   459645.562130                       # average overall miss latency
system.l2.overall_avg_miss_latency::12   920380.331754                       # average overall miss latency
system.l2.overall_avg_miss_latency::13   177297.854534                       # average overall miss latency
system.l2.overall_avg_miss_latency::14   1182945.685279                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   933655.048077                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40002.279431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                        8571                       # number of overall hits
system.l2.overall_hits::1                        1819                       # number of overall hits
system.l2.overall_hits::2                          12                       # number of overall hits
system.l2.overall_hits::3                           3                       # number of overall hits
system.l2.overall_hits::4                           3                       # number of overall hits
system.l2.overall_hits::5                          12                       # number of overall hits
system.l2.overall_hits::6                           3                       # number of overall hits
system.l2.overall_hits::7                         206                       # number of overall hits
system.l2.overall_hits::8                          41                       # number of overall hits
system.l2.overall_hits::9                          73                       # number of overall hits
system.l2.overall_hits::10                        138                       # number of overall hits
system.l2.overall_hits::11                       3521                       # number of overall hits
system.l2.overall_hits::12                       2672                       # number of overall hits
system.l2.overall_hits::13                      12323                       # number of overall hits
system.l2.overall_hits::14                       2665                       # number of overall hits
system.l2.overall_hits::15                       4393                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                   36455                       # number of overall hits
system.l2.overall_miss_latency             1165201500                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.524467                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.116561                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.368421                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.162602                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.430556                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.120482                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.098039                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.418593                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.321483                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.347817                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.269863                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.221237                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                      9453                       # number of overall misses
system.l2.overall_misses::1                       240                       # number of overall misses
system.l2.overall_misses::2                         4                       # number of overall misses
system.l2.overall_misses::3                         3                       # number of overall misses
system.l2.overall_misses::4                         3                       # number of overall misses
system.l2.overall_misses::5                         7                       # number of overall misses
system.l2.overall_misses::6                         3                       # number of overall misses
system.l2.overall_misses::7                        40                       # number of overall misses
system.l2.overall_misses::8                        31                       # number of overall misses
system.l2.overall_misses::9                        10                       # number of overall misses
system.l2.overall_misses::10                       15                       # number of overall misses
system.l2.overall_misses::11                     2535                       # number of overall misses
system.l2.overall_misses::12                     1266                       # number of overall misses
system.l2.overall_misses::13                     6572                       # number of overall misses
system.l2.overall_misses::14                      985                       # number of overall misses
system.l2.overall_misses::15                     1248                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                 22415                       # number of overall misses
system.l2.overall_mshr_hits                        41                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency         895011000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0          1.241345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1         10.866440                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2       1398.375000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3              3729                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4              3729                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5       1177.578947                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6              3729                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7         90.951220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8        310.750000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9        269.566265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10       146.235294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11         3.694518                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12         5.681564                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13         1.184123                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14         6.129863                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15         3.966318                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   22374                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency    108026000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                          13228                       # number of replacements
system.l2.sampled_refs                          13228                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      17090.617365                       # Cycle average of tags in use
system.l2.total_refs                            47011                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             7278                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
host_inst_rate                                6124675                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389708                       # Number of bytes of host memory used
host_seconds                                    42.59                       # Real time elapsed on the host
host_tick_rate                              334358649                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   260877196                       # Number of instructions simulated
sim_seconds                                  0.014242                       # Number of seconds simulated
sim_ticks                                 14241903000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0         1011                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1011                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0 13666.666667                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency 10666.666667                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0          870                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          870                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency      1927000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.139466                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0          141                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          141                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency      1504000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.139466                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses          141                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0         45175                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        45175                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 16108.806097                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 13108.806097                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0             42813                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         42813                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency     38049000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.052286                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0            2362                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         2362                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency     30963000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.052286                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses          2362                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency     29791000                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0          932                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          932                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0 40386.206897                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency 37951.048951                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0          642                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          642                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency     11712000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.311159                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0          290                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total          290                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency     10854000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.306867                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses          286                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0        33273                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        33273                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 53830.090791                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 50830.090791                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0            30960                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        30960                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency    124509000                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.069516                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0           2313                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         2313                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency    117570000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.069516                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses         2313                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency     16491500                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs                15.580408                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0          78448                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        78448                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 34771.764706                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 31771.764706                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0              73773                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          73773                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency     162558000                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.059594                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0             4675                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         4675                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency    148533000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.059594                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses           4675                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.939091                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.002930                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          961.629078                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1                  -3                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0         78448                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        78448                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 34771.764706                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 31771.764706                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0             73773                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total         73773                       # number of overall hits
system.cpu00.dcache.overall_miss_latency    162558000                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.059594                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0            4675                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total         4675                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency    148533000                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.059594                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses          4675                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency     46282500                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements                 4216                       # number of replacements
system.cpu00.dcache.sampled_refs                 4216                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              958.629078                       # Cycle average of tags in use
system.cpu00.dcache.total_refs                  65687                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                   2822                       # number of writebacks
system.cpu00.dtb.data_accesses                   5826                       # DTB accesses
system.cpu00.dtb.data_acv                           7                       # DTB access violations
system.cpu00.dtb.data_hits                      80622                       # DTB hits
system.cpu00.dtb.data_misses                       96                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                   3783                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                      46308                       # DTB read hits
system.cpu00.dtb.read_misses                       82                       # DTB read misses
system.cpu00.dtb.write_accesses                  2043                       # DTB write accesses
system.cpu00.dtb.write_acv                          7                       # DTB write access violations
system.cpu00.dtb.write_hits                     34314                       # DTB write hits
system.cpu00.dtb.write_misses                      14                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0        231329                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       231329                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 22012.214036                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 19012.214036                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0            228750                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        228750                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency     56769500                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.011149                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0            2579                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         2579                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency     49032500                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.011149                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses          2579                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs               116.030644                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0         231329                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       231329                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 22012.214036                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 19012.214036                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0             228750                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         228750                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency      56769500                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.011149                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0             2579                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         2579                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency     49032500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.011149                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses           2579                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                 1.000000                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0          511.999922                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0        231329                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       231329                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 22012.214036                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 19012.214036                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0            228750                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total        228750                       # number of overall hits
system.cpu00.icache.overall_miss_latency     56769500                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.011149                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0            2579                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total         2579                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency     49032500                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.011149                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses          2579                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements                 2578                       # number of replacements
system.cpu00.icache.sampled_refs                 2578                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse              511.999922                       # Cycle average of tags in use
system.cpu00.icache.total_refs                 299127                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.958975                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses                 32505                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                     32421                       # ITB hits
system.cpu00.itb.fetch_misses                      84                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::wripir                   1      0.11%      0.11% # number of callpals executed
system.cpu00.kern.callpal::swpctx                  12      1.32%      1.43% # number of callpals executed
system.cpu00.kern.callpal::tbi                      1      0.11%      1.54% # number of callpals executed
system.cpu00.kern.callpal::swpipl                 804     88.35%     89.89% # number of callpals executed
system.cpu00.kern.callpal::rdps                    35      3.85%     93.74% # number of callpals executed
system.cpu00.kern.callpal::rdusp                    1      0.11%     93.85% # number of callpals executed
system.cpu00.kern.callpal::rti                     50      5.49%     99.34% # number of callpals executed
system.cpu00.kern.callpal::callsys                  6      0.66%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  910                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                     1133                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                     37                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                    348     39.10%     39.10% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                     5      0.56%     39.66% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    15      1.69%     41.35% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    16      1.80%     43.15% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   506     56.85%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                890                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     348     48.60%     48.60% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                      5      0.70%     49.30% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     15      2.09%     51.40% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     16      2.23%     53.63% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    332     46.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 716                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            13953219000     98.52%     98.52% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               2662500      0.02%     98.54% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               5420500      0.04%     98.58% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30              10478000      0.07%     98.65% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             190757000      1.35%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        14162537000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.656126                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                15                      
system.cpu00.kern.mode_good::user                  14                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel              63                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                14                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel     0.238095                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel        346129000     86.70%     86.70% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user           53107000     13.30%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu00.kern.syscall::2                        1    100.00%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    1                       # number of syscalls executed
system.cpu00.not_idle_fraction               0.041025                       # Percentage of non-idle cycles
system.cpu00.numCycles                       28322880                       # number of cpu cycles simulated
system.cpu00.num_insts                         231227                       # Number of instructions executed
system.cpu00.num_refs                           81033                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0          643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0 13202.702703                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency 10202.702703                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0          569                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          569                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency       977000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.115086                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0           74                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           74                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency       755000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.115086                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses           74                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0         34545                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        34545                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0 17333.662389                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency 14333.662389                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_hits::0             32519                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         32519                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency     35118000                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.058648                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0            2026                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         2026                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency     29040000                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.058648                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses          2026                       # number of ReadReq MSHR misses
system.cpu01.dcache.StoreCondReq_accesses::0          633                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          633                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0 30787.878788                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency 29564.102564                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0          468                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          468                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency      5080000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.260664                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0          165                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency      4612000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.246445                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses          156                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0        20999                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total        20999                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 53960.646230                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 50960.646230                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0            19792                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total        19792                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency     65130500                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.057479                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0           1207                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         1207                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency     61509500                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.057479                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses         1207                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency      4761000                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs               411.535201                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0          55544                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        55544                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 31007.887411                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 28007.887411                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0              52311                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          52311                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency     100248500                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.058206                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0             3233                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         3233                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency     90549500                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.058206                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses           3233                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.873656                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          894.624027                       # Average occupied blocks per context
system.cpu01.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0         55544                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        55544                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 31007.887411                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 28007.887411                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0             52311                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total         52311                       # number of overall hits
system.cpu01.dcache.overall_miss_latency    100248500                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.058206                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0            3233                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total         3233                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency     90549500                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.058206                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses          3233                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency      4761000                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements                 2642                       # number of replacements
system.cpu01.dcache.sampled_refs                 2642                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              892.624027                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                1087276                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                   1303                       # number of writebacks
system.cpu01.dtb.data_accesses                   2698                       # DTB accesses
system.cpu01.dtb.data_acv                          21                       # DTB access violations
system.cpu01.dtb.data_hits                      56199                       # DTB hits
system.cpu01.dtb.data_misses                      364                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                   1823                       # DTB read accesses
system.cpu01.dtb.read_acv                          12                       # DTB read access violations
system.cpu01.dtb.read_hits                      34642                       # DTB read hits
system.cpu01.dtb.read_misses                      326                       # DTB read misses
system.cpu01.dtb.write_accesses                   875                       # DTB write accesses
system.cpu01.dtb.write_acv                          9                       # DTB write access violations
system.cpu01.dtb.write_hits                     21557                       # DTB write hits
system.cpu01.dtb.write_misses                      38                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0        159483                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       159483                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 18135.842294                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 15135.842294                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0            158088                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        158088                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency     25299500                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.008747                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0            1395                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1395                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency     21114500                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.008747                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses          1395                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs              1678.512563                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0         159483                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       159483                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 18135.842294                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 15135.842294                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0             158088                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         158088                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency      25299500                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.008747                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0             1395                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1395                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency     21114500                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.008747                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses           1395                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                 0.999916                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0          511.956878                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0        159483                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       159483                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 18135.842294                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 15135.842294                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0            158088                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total        158088                       # number of overall hits
system.cpu01.icache.overall_miss_latency     25299500                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.008747                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0            1395                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total         1395                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency     21114500                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.008747                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses          1395                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements                 1393                       # number of replacements
system.cpu01.icache.sampled_refs                 1393                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse              511.956878                       # Cycle average of tags in use
system.cpu01.icache.total_refs                2338168                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle         2444173583000                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.975573                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses                 27827                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                     27702                       # ITB hits
system.cpu01.itb.fetch_misses                     125                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::wripir                   1      0.18%      0.18% # number of callpals executed
system.cpu01.kern.callpal::swpctx                  58     10.27%     10.44% # number of callpals executed
system.cpu01.kern.callpal::tbi                      4      0.71%     11.15% # number of callpals executed
system.cpu01.kern.callpal::swpipl                 362     64.07%     75.22% # number of callpals executed
system.cpu01.kern.callpal::rdps                    31      5.49%     80.71% # number of callpals executed
system.cpu01.kern.callpal::rti                     99     17.52%     98.23% # number of callpals executed
system.cpu01.kern.callpal::callsys                  9      1.59%     99.82% # number of callpals executed
system.cpu01.kern.callpal::imb                      1      0.18%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  565                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                     1107                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                     31                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                    181     36.71%     36.71% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    15      3.04%     39.76% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    17      3.45%     43.20% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   280     56.80%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                493                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                     181     48.01%     48.01% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     15      3.98%     51.99% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     17      4.51%     56.50% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                    164     43.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 377                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            14562604500     99.41%     99.41% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               5176500      0.04%     99.45% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30              11389000      0.08%     99.53% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              69457000      0.47%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        14648627000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.585714                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel                68                      
system.cpu01.kern.mode_good::user                  67                      
system.cpu01.kern.mode_good::idle                   1                      
system.cpu01.kern.mode_switch::kernel             124                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                33                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel     0.548387                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.030303                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     1.578690                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel        266846000     10.17%     10.17% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user           25748000      0.98%     11.15% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle         2330973000     88.85%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu01.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu01.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu01.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                    3                       # number of syscalls executed
system.cpu01.not_idle_fraction               0.024427                       # Percentage of non-idle cycles
system.cpu01.numCycles                       29297254                       # number of cpu cycles simulated
system.cpu01.num_insts                         159098                       # Number of instructions executed
system.cpu01.num_refs                           57389                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0         2309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total         2309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0 11918.502203                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency  8918.502203                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0         1855                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total         1855                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency      5411000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.196622                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0          454                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total          454                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency      4049000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.196622                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses          454                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0        130582                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       130582                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 16801.519337                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency 13801.519337                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_hits::0            123342                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        123342                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency    121643000                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.055444                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0            7240                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         7240                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency     99923000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.055444                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses          7240                       # number of ReadReq MSHR misses
system.cpu02.dcache.StoreCondReq_accesses::0         2293                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total         2293                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0 35912.234043                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency 33056.074766                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0         1541                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         1541                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency     27006000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.327955                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0          752                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          752                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency     24759000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.326646                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses          749                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0       103282                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       103282                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0 52613.732802                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency 49613.732802                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0            95505                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total        95505                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency    409177000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.075299                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0           7777                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         7777                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency    385846000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.075299                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses         7777                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency     20520500                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs                18.148347                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0         233864                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total       233864                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 35347.939002                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 32347.939002                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0             218847                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total         218847                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency     530820000                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.064213                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0            15017                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        15017                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency    485769000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.064213                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses          15017                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.890634                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          912.008816                       # Average occupied blocks per context
system.cpu02.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0        233864                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total       233864                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 35347.939002                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 32347.939002                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0            218847                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total        218847                       # number of overall hits
system.cpu02.dcache.overall_miss_latency    530820000                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.064213                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0           15017                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total        15017                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency    485769000                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.064213                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses         15017                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency     20520500                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements                13064                       # number of replacements
system.cpu02.dcache.sampled_refs                13064                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              911.008816                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                 237090                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                   7684                       # number of writebacks
system.cpu02.dtb.data_accesses                  52735                       # DTB accesses
system.cpu02.dtb.data_acv                          10                       # DTB access violations
system.cpu02.dtb.data_hits                     237573                       # DTB hits
system.cpu02.dtb.data_misses                      584                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                  35282                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                     132071                       # DTB read hits
system.cpu02.dtb.read_misses                      470                       # DTB read misses
system.cpu02.dtb.write_accesses                 17453                       # DTB write accesses
system.cpu02.dtb.write_acv                         10                       # DTB write access violations
system.cpu02.dtb.write_hits                    105502                       # DTB write hits
system.cpu02.dtb.write_misses                     114                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0        708724                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total       708724                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0 19740.430622                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency 16740.334928                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0            698274                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total        698274                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency    206287500                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.014745                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0           10450                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        10450                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency    174936500                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.014745                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses         10450                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs                71.234258                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0         708724                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total       708724                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0 19740.430622                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency 16740.334928                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0             698274                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total         698274                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency     206287500                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.014745                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0            10450                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        10450                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency    174936500                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.014745                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses          10450                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0        708724                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total       708724                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0 19740.430622                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency 16740.334928                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0            698274                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total        698274                       # number of overall hits
system.cpu02.icache.overall_miss_latency    206287500                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.014745                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0           10450                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total        10450                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency    174936500                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.014745                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses         10450                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements                10450                       # number of replacements
system.cpu02.icache.sampled_refs                10450                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu02.icache.total_refs                 744398                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.879869                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses                177374                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                    176987                       # ITB hits
system.cpu02.itb.fetch_misses                     387                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::wripir                 129      7.32%      7.32% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  77      4.37%     11.69% # number of callpals executed
system.cpu02.kern.callpal::tbi                      4      0.23%     11.92% # number of callpals executed
system.cpu02.kern.callpal::swpipl                1212     68.79%     80.70% # number of callpals executed
system.cpu02.kern.callpal::rdps                    38      2.16%     82.86% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.06%     82.92% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    1      0.06%     82.97% # number of callpals executed
system.cpu02.kern.callpal::rti                    154      8.74%     91.71% # number of callpals executed
system.cpu02.kern.callpal::callsys                 61      3.46%     95.18% # number of callpals executed
system.cpu02.kern.callpal::rdunique                84      4.77%     99.94% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.06%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                 1762                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                     2769                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                     25                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                    621     44.61%     44.61% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    15      1.08%     45.69% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    11      0.79%     46.48% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                   745     53.52%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               1392                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                     619     49.40%     49.40% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     15      1.20%     50.60% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     11      0.88%     51.48% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                    608     48.52%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                1253                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            14435703000     98.55%     98.55% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               5273000      0.04%     98.58% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               8795000      0.06%     98.64% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             198845000      1.36%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        14648616000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.996779                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.816107                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel               127                      
system.cpu02.kern.mode_good::user                 127                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel             231                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               127                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel     0.549784                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      40620668000     99.22%     99.22% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user          320866000      0.78%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     77                       # number of times the context was actually changed
system.cpu02.kern.syscall::2                        1      2.86%      2.86% # number of syscalls executed
system.cpu02.kern.syscall::4                        6     17.14%     20.00% # number of syscalls executed
system.cpu02.kern.syscall::17                       4     11.43%     31.43% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      2.86%     34.29% # number of syscalls executed
system.cpu02.kern.syscall::71                       9     25.71%     60.00% # number of syscalls executed
system.cpu02.kern.syscall::73                       3      8.57%     68.57% # number of syscalls executed
system.cpu02.kern.syscall::74                       8     22.86%     91.43% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      2.86%     94.29% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      2.86%     97.14% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      2.86%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   35                       # number of syscalls executed
system.cpu02.not_idle_fraction               0.120131                       # Percentage of non-idle cycles
system.cpu02.numCycles                       29297232                       # number of cpu cycles simulated
system.cpu02.num_insts                         708130                       # Number of instructions executed
system.cpu02.num_refs                          239644                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0        12885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        12885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0  5174.896113                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency  2174.896113                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0         4703                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total         4703                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency     42341000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.635002                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0         8182                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total         8182                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency     17795000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.635002                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses         8182                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0       1499380                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      1499380                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0 36681.526360                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency 33681.526360                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_hits::0           1397045                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       1397045                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency   3753804000                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.068252                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0          102335                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       102335                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency   3446799000                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.068252                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses        102335                       # number of ReadReq MSHR misses
system.cpu03.dcache.StoreCondReq_accesses::0        12868                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        12868                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0  6658.962321                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency  3670.203786                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0         4561                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         4561                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency     55316000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.645555                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0         8307                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total         8307                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency     30437000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.644467                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses         8293                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0       260082                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       260082                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0 34519.511790                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency 31519.511790                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0           242016                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       242016                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency    623629500                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.069463                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0          18066                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        18066                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency    569431500                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.069463                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses        18066                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency     17664000                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs               381.082085                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0        1759462                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      1759462                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 36357.119127                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency 33357.119127                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0            1639061                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        1639061                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency    4377433500                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.068431                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0           120401                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       120401                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency   4016230500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.068431                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses         120401                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.698629                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          715.396516                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0       1759462                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      1759462                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 36357.119127                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency 33357.119127                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0           1639061                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total       1639061                       # number of overall hits
system.cpu03.dcache.overall_miss_latency   4377433500                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.068431                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0          120401                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total       120401                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency   4016230500                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.068431                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses        120401                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency     17664000                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                 4739                       # number of replacements
system.cpu03.dcache.sampled_refs                 4739                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              715.396516                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                1805948                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                   1778                       # number of writebacks
system.cpu03.dtb.data_accesses                1705794                       # DTB accesses
system.cpu03.dtb.data_acv                          21                       # DTB access violations
system.cpu03.dtb.data_hits                    1784425                       # DTB hits
system.cpu03.dtb.data_misses                      453                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                1460849                       # DTB read accesses
system.cpu03.dtb.read_acv                          12                       # DTB read access violations
system.cpu03.dtb.read_hits                    1511580                       # DTB read hits
system.cpu03.dtb.read_misses                      404                       # DTB read misses
system.cpu03.dtb.write_accesses                244945                       # DTB write accesses
system.cpu03.dtb.write_acv                          9                       # DTB write access violations
system.cpu03.dtb.write_hits                    272845                       # DTB write hits
system.cpu03.dtb.write_misses                      49                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0       5125742                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      5125742                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0 18391.126158                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency 15390.769779                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0           5122936                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       5122936                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency     51605500                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.000547                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0            2806                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         2806                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency     43186500                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.000547                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses          2806                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs              2466.405916                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0        5125742                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      5125742                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0 18391.126158                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency 15390.769779                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0            5122936                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        5122936                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency      51605500                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.000547                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0             2806                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         2806                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency     43186500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.000547                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses           2806                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0       5125742                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      5125742                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0 18391.126158                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency 15390.769779                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0           5122936                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total       5122936                       # number of overall hits
system.cpu03.icache.overall_miss_latency     51605500                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.000547                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0            2806                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total         2806                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency     43186500                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.000547                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses          2806                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements                 2806                       # number of replacements
system.cpu03.icache.sampled_refs                 2806                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu03.icache.total_refs                6920735                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.205449                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses               4910461                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                   4910297                       # ITB hits
system.cpu03.itb.fetch_misses                     164                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::wripir                 110     12.50%     12.50% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  73      8.30%     20.80% # number of callpals executed
system.cpu03.kern.callpal::tbi                      4      0.45%     21.25% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 501     56.93%     78.18% # number of callpals executed
system.cpu03.kern.callpal::rdps                    38      4.32%     82.50% # number of callpals executed
system.cpu03.kern.callpal::rti                    114     12.95%     95.45% # number of callpals executed
system.cpu03.kern.callpal::callsys                 17      1.93%     97.39% # number of callpals executed
system.cpu03.kern.callpal::imb                      1      0.11%     97.50% # number of callpals executed
system.cpu03.kern.callpal::rdunique                22      2.50%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  880                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                     1547                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                     11                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                    242     37.58%     37.58% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    15      2.33%     39.91% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    14      2.17%     42.08% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   373     57.92%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                644                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                     242     47.83%     47.83% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     15      2.96%     50.79% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     14      2.77%     53.56% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                    235     46.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 506                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            14497080500     98.98%     98.98% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               6856500      0.05%     99.02% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               9416000      0.06%     99.09% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31             133455000      0.91%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        14646808000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.630027                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel               102                      
system.cpu03.kern.mode_good::user                 102                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel             187                       # number of protection mode switches
system.cpu03.kern.mode_switch::user               102                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel     0.545455                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel      30959989000     74.11%     74.11% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user        10817302000     25.89%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     73                       # number of times the context was actually changed
system.cpu03.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu03.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu03.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu03.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    4                       # number of syscalls executed
system.cpu03.not_idle_fraction               0.794551                       # Percentage of non-idle cycles
system.cpu03.numCycles                       29293616                       # number of cpu cycles simulated
system.cpu03.num_insts                        5125268                       # Number of instructions executed
system.cpu03.num_refs                         1786001                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0         9833                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         9833                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0  5232.281120                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency  2232.281120                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0         1438                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         1438                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency     43925000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.853758                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0         8395                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total         8395                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency     18740000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.853758                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses         8395                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0       1519428                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      1519428                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 36749.061852                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 33749.061852                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_hits::0           1412302                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       1412302                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency   3936780000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.070504                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0          107126                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       107126                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency   3615402000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.070504                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses        107126                       # number of ReadReq MSHR misses
system.cpu04.dcache.StoreCondReq_accesses::0         9802                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         9802                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0  7537.287346                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency  4547.841307                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0         1220                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         1220                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency     64685000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.875536                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0         8582                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total         8582                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency     38975000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.874311                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses         8570                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0       294690                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       294690                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 39091.073207                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 36091.073207                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0           270594                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       270594                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency    941938500                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.081767                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0          24096                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        24096                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency    869650500                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.081767                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses        24096                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency      6890500                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs               148.647706                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0        1814118                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      1814118                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0 37179.120117                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency 34179.120117                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0            1682896                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        1682896                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency    4878718500                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.072334                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0           131222                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       131222                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency   4485052500                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.072334                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses         131222                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.676565                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          692.802666                       # Average occupied blocks per context
system.cpu04.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0       1814118                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      1814118                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0 37179.120117                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency 34179.120117                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0           1682896                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total       1682896                       # number of overall hits
system.cpu04.dcache.overall_miss_latency   4878718500                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.072334                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0          131222                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total       131222                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency   4485052500                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.072334                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses        131222                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency      6890500                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                11638                       # number of replacements
system.cpu04.dcache.sampled_refs                11638                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              691.802666                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                1729962                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                   7164                       # number of writebacks
system.cpu04.dtb.data_accesses                1678102                       # DTB accesses
system.cpu04.dtb.data_acv                           5                       # DTB access violations
system.cpu04.dtb.data_hits                    1833160                       # DTB hits
system.cpu04.dtb.data_misses                      526                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                1455496                       # DTB read accesses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_hits                    1528709                       # DTB read hits
system.cpu04.dtb.read_misses                      415                       # DTB read misses
system.cpu04.dtb.write_accesses                222606                       # DTB write accesses
system.cpu04.dtb.write_acv                          5                       # DTB write access violations
system.cpu04.dtb.write_hits                    304451                       # DTB write hits
system.cpu04.dtb.write_misses                     111                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0       5043661                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      5043661                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0 19177.088717                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency 16177.088717                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0           5037856                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       5037856                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency    111323000                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.001151                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0            5805                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         5805                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency     93908000                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.001151                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses          5805                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs               860.141651                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0        5043661                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      5043661                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0 19177.088717                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency 16177.088717                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0            5037856                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        5037856                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency     111323000                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.001151                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0             5805                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         5805                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency     93908000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.001151                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses           5805                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                 0.998356                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0          511.158486                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0       5043661                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      5043661                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0 19177.088717                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency 16177.088717                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0           5037856                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total       5037856                       # number of overall hits
system.cpu04.icache.overall_miss_latency    111323000                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.001151                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0            5805                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total         5805                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency     93908000                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.001151                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses          5805                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                 5803                       # number of replacements
system.cpu04.icache.sampled_refs                 5803                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse              511.158486                       # Cycle average of tags in use
system.cpu04.icache.total_refs                4991402                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.169418                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses               4688003                       # ITB accesses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_hits                   4687823                       # ITB hits
system.cpu04.itb.fetch_misses                     180                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::wripir                  19      1.93%      1.93% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  61      6.19%      8.12% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 687     69.75%     77.87% # number of callpals executed
system.cpu04.kern.callpal::rdps                    31      3.15%     81.02% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    1      0.10%     81.12% # number of callpals executed
system.cpu04.kern.callpal::rti                    142     14.42%     95.53% # number of callpals executed
system.cpu04.kern.callpal::callsys                 22      2.23%     97.77% # number of callpals executed
system.cpu04.kern.callpal::imb                      2      0.20%     97.97% # number of callpals executed
system.cpu04.kern.callpal::rdunique                20      2.03%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  985                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                     1730                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                      7                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                    353     40.90%     40.90% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    15      1.74%     42.64% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    20      2.32%     44.96% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   475     55.04%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                863                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     351     48.08%     48.08% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     15      2.05%     50.14% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     20      2.74%     52.88% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    344     47.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 730                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            14573365500     98.95%     98.95% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               7339000      0.05%     99.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              12344500      0.08%     99.08% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31             135253000      0.92%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        14728302000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.994334                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.724211                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel               127                      
system.cpu04.kern.mode_good::user                 128                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel             202                       # number of protection mode switches
system.cpu04.kern.mode_switch::user               128                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel     0.628713                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel      31492646000     74.59%     74.59% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user        10728457000     25.41%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     61                       # number of times the context was actually changed
system.cpu04.kern.syscall::1                        1      7.69%      7.69% # number of syscalls executed
system.cpu04.kern.syscall::3                        1      7.69%     15.38% # number of syscalls executed
system.cpu04.kern.syscall::6                        1      7.69%     23.08% # number of syscalls executed
system.cpu04.kern.syscall::17                       1      7.69%     30.77% # number of syscalls executed
system.cpu04.kern.syscall::33                       1      7.69%     38.46% # number of syscalls executed
system.cpu04.kern.syscall::45                       3     23.08%     61.54% # number of syscalls executed
system.cpu04.kern.syscall::71                       4     30.77%     92.31% # number of syscalls executed
system.cpu04.kern.syscall::74                       1      7.69%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                   13                       # number of syscalls executed
system.cpu04.not_idle_fraction               0.830582                       # Percentage of non-idle cycles
system.cpu04.numCycles                       29458798                       # number of cpu cycles simulated
system.cpu04.num_insts                        5043129                       # Number of instructions executed
system.cpu04.num_refs                         1834655                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0         8512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total         8512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0  5105.447518                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency  2105.447518                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0          233                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          233                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency     42268000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.972627                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0         8279                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total         8279                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency     17431000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.972627                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses         8279                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0       1454543                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      1454543                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 36653.204279                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 33653.204279                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_hits::0           1350401                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       1350401                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency   3817138000                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.071598                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0          104142                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       104142                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency   3504712000                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.071598                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses        104142                       # number of ReadReq MSHR misses
system.cpu05.dcache.StoreCondReq_accesses::0         8487                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total         8487                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0  6123.440499                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency  3132.268140                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0          151                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          151                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency     51045000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.982208                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0         8336                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total         8336                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency     26073000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.980794                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses         8324                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0       206659                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       206659                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 32383.543192                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 29383.543192                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0           189584                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       189584                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency    552949000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.082624                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0          17075                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        17075                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency    501724000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.082624                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses        17075                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency      5118500                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs              1608.970545                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0        1661202                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      1661202                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 36051.766666                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 33051.766666                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0            1539985                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        1539985                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency    4370087000                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.072969                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0           121217                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       121217                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency   4006436000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.072969                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses         121217                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.521961                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          534.487560                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0       1661202                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      1661202                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 36051.766666                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 33051.766666                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0           1539985                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total       1539985                       # number of overall hits
system.cpu05.dcache.overall_miss_latency   4370087000                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.072969                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0          121217                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total       121217                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency   4006436000                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.072969                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses        121217                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency      5118500                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                  679                       # number of replacements
system.cpu05.dcache.sampled_refs                  679                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              532.487560                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                1092491                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                    355                       # number of writebacks
system.cpu05.dtb.data_accesses                1648483                       # DTB accesses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_hits                    1678142                       # DTB hits
system.cpu05.dtb.data_misses                       41                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                1441390                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                    1462976                       # DTB read hits
system.cpu05.dtb.read_misses                       38                       # DTB read misses
system.cpu05.dtb.write_accesses                207093                       # DTB write accesses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_hits                    215166                       # DTB write hits
system.cpu05.dtb.write_misses                       3                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0       4659224                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      4659224                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_avg_miss_latency::0 17639.597834                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency 14639.597834                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_hits::0           4657931                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       4657931                       # number of ReadReq hits
system.cpu05.icache.ReadReq_miss_latency     22808000                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_rate::0     0.000278                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_misses::0            1293                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1293                       # number of ReadReq misses
system.cpu05.icache.ReadReq_mshr_miss_latency     18929000                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::0     0.000278                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_misses          1293                       # number of ReadReq MSHR misses
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs              3224.928074                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0        4659224                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      4659224                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0 17639.597834                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency 14639.597834                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0            4657931                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        4657931                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency      22808000                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0      0.000278                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0             1293                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1293                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency     18929000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0     0.000278                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses           1293                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0       4659224                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      4659224                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0 17639.597834                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency 14639.597834                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0           4657931                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total       4657931                       # number of overall hits
system.cpu05.icache.overall_miss_latency     22808000                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0     0.000278                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0            1293                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total         1293                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency     18929000                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0     0.000278                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses          1293                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                 1293                       # number of replacements
system.cpu05.icache.sampled_refs                 1293                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu05.icache.total_refs                4169832                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.249418                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses               4585541                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                   4585518                       # ITB hits
system.cpu05.itb.fetch_misses                      23                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::wripir                   3      0.75%      0.75% # number of callpals executed
system.cpu05.kern.callpal::swpctx                   8      1.99%      2.74% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 288     71.64%     74.38% # number of callpals executed
system.cpu05.kern.callpal::rdps                    30      7.46%     81.84% # number of callpals executed
system.cpu05.kern.callpal::rti                     44     10.95%     92.79% # number of callpals executed
system.cpu05.kern.callpal::callsys                  8      1.99%     94.78% # number of callpals executed
system.cpu05.kern.callpal::rdunique                21      5.22%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  402                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                      500                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                     12                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                    107     29.23%     29.23% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    15      4.10%     33.33% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    19      5.19%     38.52% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   225     61.48%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                366                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     107     44.77%     44.77% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     15      6.28%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     19      7.95%     59.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     98     41.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 239                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            14543031500     99.29%     99.29% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               6716500      0.05%     99.33% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              12677000      0.09%     99.42% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              84994000      0.58%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        14647419000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.435556                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel                31                      
system.cpu05.kern.mode_good::user                  31                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel              52                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                31                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel     0.596154                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel      27804162000     72.53%     72.53% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user        10529842000     27.47%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      8                       # number of times the context was actually changed
system.cpu05.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    1                       # number of syscalls executed
system.cpu05.not_idle_fraction               0.750582                       # Percentage of non-idle cycles
system.cpu05.numCycles                       29294838                       # number of cpu cycles simulated
system.cpu05.num_insts                        4659183                       # Number of instructions executed
system.cpu05.num_refs                         1678359                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0         8584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         8584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0  5129.406084                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency  2129.406084                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0          300                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          300                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency     42492000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.965051                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0         8284                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total         8284                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency     17640000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.965051                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses         8284                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0       1465953                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      1465953                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0 36474.585724                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency 33474.585724                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_hits::0           1360166                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       1360166                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency   3858537000                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.072163                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0          105787                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       105787                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency   3541176000                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.072163                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses        105787                       # number of ReadReq MSHR misses
system.cpu06.dcache.StoreCondReq_accesses::0         8559                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         8559                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0  5994.491018                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency  3012.492492                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0          209                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          209                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency     50054000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.975581                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0         8350                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total         8350                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency     25079000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.972660                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses         8325                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0       208082                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       208082                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 32166.023505                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 29166.023505                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0           190979                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total       190979                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency    550135500                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.082194                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0          17103                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total        17103                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency    498826500                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.082194                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses        17103                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency      5152500                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs              1401.639560                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0        1674035                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      1674035                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 35874.949142                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency 32874.949142                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0            1551145                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        1551145                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency    4408672500                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.073409                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0           122890                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       122890                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency   4040002500                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.073409                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses         122890                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.687981                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          704.492592                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0       1674035                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      1674035                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 35874.949142                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency 32874.949142                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0           1551145                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total       1551145                       # number of overall hits
system.cpu06.dcache.overall_miss_latency   4408672500                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.073409                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0          122890                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total       122890                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency   4040002500                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.073409                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses        122890                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency      5152500                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                  910                       # number of replacements
system.cpu06.dcache.sampled_refs                  910                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              704.492592                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                1275492                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                    390                       # number of writebacks
system.cpu06.dtb.data_accesses                1648883                       # DTB accesses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_hits                    1691108                       # DTB hits
system.cpu06.dtb.data_misses                       28                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                1441680                       # DTB read accesses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_hits                    1474449                       # DTB read hits
system.cpu06.dtb.read_misses                       26                       # DTB read misses
system.cpu06.dtb.write_accesses                207203                       # DTB write accesses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_hits                    216659                       # DTB write hits
system.cpu06.dtb.write_misses                       2                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0       4691627                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      4691627                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0        17000                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency        14000                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0           4690221                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       4690221                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency     23902000                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.000300                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0            1406                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1406                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency     19684000                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.000300                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses          1406                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs              2364.451246                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0        4691627                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      4691627                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0        17000                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency        14000                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0            4690221                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        4690221                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency      23902000                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.000300                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0             1406                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1406                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency     19684000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.000300                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses           1406                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                 0.998380                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0          511.170713                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0       4691627                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      4691627                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0        17000                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency        14000                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0           4690221                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total       4690221                       # number of overall hits
system.cpu06.icache.overall_miss_latency     23902000                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.000300                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0            1406                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total         1406                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency     19684000                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.000300                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses          1406                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                 1405                       # number of replacements
system.cpu06.icache.sampled_refs                 1405                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse              511.170713                       # Cycle average of tags in use
system.cpu06.icache.total_refs                3322054                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle         2455660777000                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.243622                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses               4587168                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                   4587149                       # ITB hits
system.cpu06.itb.fetch_misses                      19                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::wripir                   3      0.66%      0.66% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  10      2.19%      2.84% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 328     71.77%     74.62% # number of callpals executed
system.cpu06.kern.callpal::rdps                    30      6.56%     81.18% # number of callpals executed
system.cpu06.kern.callpal::rti                     48     10.50%     91.68% # number of callpals executed
system.cpu06.kern.callpal::callsys                 12      2.63%     94.31% # number of callpals executed
system.cpu06.kern.callpal::rdunique                26      5.69%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  457                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                      539                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                     15                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                    130     31.63%     31.63% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    15      3.65%     35.28% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    20      4.87%     40.15% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   246     59.85%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                411                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     130     45.77%     45.77% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     15      5.28%     51.06% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     20      7.04%     58.10% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    119     41.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 284                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            14524793500     99.17%     99.17% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               6498500      0.04%     99.21% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              13323000      0.09%     99.30% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31             102415000      0.70%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        14647030000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.483740                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                33                      
system.cpu06.kern.mode_good::user                  33                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel              58                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                33                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel     0.568966                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel      27686281000     72.37%     72.37% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user        10568194000     27.63%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     10                       # number of times the context was actually changed
system.cpu06.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    1                       # number of syscalls executed
system.cpu06.not_idle_fraction               0.756378                       # Percentage of non-idle cycles
system.cpu06.numCycles                       29294060                       # number of cpu cycles simulated
system.cpu06.num_insts                        4691599                       # Number of instructions executed
system.cpu06.num_refs                         1691331                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0         8483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total         8483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0  5105.523994                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency  2105.523994                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0          210                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          210                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency     42238000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.975245                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0         8273                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total         8273                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency     17419000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.975245                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses         8273                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0       1466984                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      1466984                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 36672.818872                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 33672.818872                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_hits::0           1362577                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total       1362577                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency   3828899000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.071171                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0          104407                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       104407                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency   3515678000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.071171                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses        104407                       # number of ReadReq MSHR misses
system.cpu07.dcache.StoreCondReq_accesses::0         8466                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         8466                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0  6249.249970                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency  3259.766799                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0          133                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          133                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency     52075000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.984290                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0         8333                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total         8333                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency     27118000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.982636                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses         8319                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0       207598                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       207598                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0 31846.806155                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency 28846.806155                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0           190440                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       190440                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency    546427500                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.082650                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0          17158                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        17158                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency    494953500                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.082650                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses        17158                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency      5097500                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs              1020.572097                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0        1674582                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      1674582                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0 35991.662896                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency 32991.662896                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0            1553017                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1553017                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency    4375326500                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.072594                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0           121565                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       121565                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency   4010631500                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.072594                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses         121565                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.735871                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          753.532356                       # Average occupied blocks per context
system.cpu07.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0       1674582                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      1674582                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0 35991.662896                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency 32991.662896                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0           1553017                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1553017                       # number of overall hits
system.cpu07.dcache.overall_miss_latency   4375326500                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.072594                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0          121565                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total       121565                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency   4010631500                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.072594                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses        121565                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency      5097500                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                 1068                       # number of replacements
system.cpu07.dcache.sampled_refs                 1068                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              751.532356                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                1089971                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                    385                       # number of writebacks
system.cpu07.dtb.data_accesses                1656964                       # DTB accesses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_hits                    1691447                       # DTB hits
system.cpu07.dtb.data_misses                       28                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                1449893                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                    1475372                       # DTB read hits
system.cpu07.dtb.read_misses                       26                       # DTB read misses
system.cpu07.dtb.write_accesses                207071                       # DTB write accesses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_hits                    216075                       # DTB write hits
system.cpu07.dtb.write_misses                       2                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0       4698504                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      4698504                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 15947.916667                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 12947.916667                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0           4697256                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       4697256                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency     19903000                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.000266                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0            1248                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         1248                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency     16159000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.000266                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses          1248                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs              2378.116987                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0        4698504                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      4698504                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 15947.916667                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 12947.916667                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0            4697256                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        4697256                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency      19903000                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.000266                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0             1248                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         1248                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency     16159000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.000266                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses           1248                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0       4698504                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      4698504                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 15947.916667                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 12947.916667                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0           4697256                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total       4697256                       # number of overall hits
system.cpu07.icache.overall_miss_latency     19903000                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.000266                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0            1248                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total         1248                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency     16159000                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.000266                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses          1248                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                 1248                       # number of replacements
system.cpu07.icache.sampled_refs                 1248                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu07.icache.total_refs                2967890                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.245511                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses               4611228                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                   4611209                       # ITB hits
system.cpu07.itb.fetch_misses                      19                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::wripir                   1      0.24%      0.24% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  12      2.87%      3.11% # number of callpals executed
system.cpu07.kern.callpal::tbi                      1      0.24%      3.35% # number of callpals executed
system.cpu07.kern.callpal::swpipl                 293     70.10%     73.44% # number of callpals executed
system.cpu07.kern.callpal::rdps                    30      7.18%     80.62% # number of callpals executed
system.cpu07.kern.callpal::rti                     47     11.24%     91.87% # number of callpals executed
system.cpu07.kern.callpal::callsys                 10      2.39%     94.26% # number of callpals executed
system.cpu07.kern.callpal::imb                      1      0.24%     94.50% # number of callpals executed
system.cpu07.kern.callpal::rdunique                23      5.50%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  418                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                      501                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                     17                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                    113     30.05%     30.05% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    15      3.99%     34.04% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    21      5.59%     39.63% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   227     60.37%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                376                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     113     45.38%     45.38% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     15      6.02%     51.41% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     21      8.43%     59.84% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    100     40.16%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 249                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            14541530500     99.28%     99.28% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               6606500      0.05%     99.33% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              13879000      0.09%     99.42% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31              84603000      0.58%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        14646619000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.440529                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                30                      
system.cpu07.kern.mode_good::user                  30                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel              59                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                30                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel     0.508475                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel      16940817000     61.58%     61.58% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user        10567969000     38.42%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu07.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    1                       # number of syscalls executed
system.cpu07.not_idle_fraction               0.754489                       # Percentage of non-idle cycles
system.cpu07.numCycles                       29293238                       # number of cpu cycles simulated
system.cpu07.num_insts                        4698476                       # Number of instructions executed
system.cpu07.num_refs                         1691682                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0         8492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total         8492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0  5087.135423                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency  2087.135423                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0          229                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          229                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency     42035000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.973033                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0         8263                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total         8263                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency     17246000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.973033                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses         8263                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0       1458071                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      1458071                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0 36606.848829                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency 33606.848829                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_hits::0           1353732                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       1353732                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency   3819522000                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.071560                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0          104339                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total       104339                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency   3506505000                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.071560                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses        104339                       # number of ReadReq MSHR misses
system.cpu08.dcache.StoreCondReq_accesses::0         8473                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total         8473                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0  6173.139353                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency  3185.037947                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0          156                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          156                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency     51342000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.981589                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0         8317                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total         8317                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency     26439000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.979700                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses         8301                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0       205867                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       205867                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0 32424.798778                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency 29424.798778                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0           188846                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       188846                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency    551902500                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.082680                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0          17021                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        17021                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency    500839500                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.082680                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses        17021                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency      4715500                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs              2015.397138                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0        1663938                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      1663938                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0 36020.307350                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency 33020.307350                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0            1542578                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1542578                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency    4371424500                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.072935                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0           121360                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       121360                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency   4007344500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.072935                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses         121360                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.622845                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          637.792978                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0       1663938                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      1663938                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0 36020.307350                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency 33020.307350                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0           1542578                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1542578                       # number of overall hits
system.cpu08.dcache.overall_miss_latency   4371424500                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.072935                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0          121360                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total       121360                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency   4007344500                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.072935                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses        121360                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency      4715500                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                  559                       # number of replacements
system.cpu08.dcache.sampled_refs                  559                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              635.792978                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                1126607                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                    191                       # number of writebacks
system.cpu08.dtb.data_accesses                1650077                       # DTB accesses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_hits                    1680864                       # DTB hits
system.cpu08.dtb.data_misses                       28                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                1442981                       # DTB read accesses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_hits                    1466500                       # DTB read hits
system.cpu08.dtb.read_misses                       26                       # DTB read misses
system.cpu08.dtb.write_accesses                207096                       # DTB write accesses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_hits                    214364                       # DTB write hits
system.cpu08.dtb.write_misses                       2                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0       4662366                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      4662366                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 16370.588235                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 13370.588235                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0           4661346                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       4661346                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency     16698000                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.000219                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0            1020                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1020                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency     13638000                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses          1020                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs              2887.329412                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0        4662366                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      4662366                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 16370.588235                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 13370.588235                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0            4661346                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        4661346                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency      16698000                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.000219                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0             1020                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1020                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency     13638000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.000219                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses           1020                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0       4662366                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      4662366                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 16370.588235                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 13370.588235                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0           4661346                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total       4661346                       # number of overall hits
system.cpu08.icache.overall_miss_latency     16698000                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.000219                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0            1020                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total         1020                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency     13638000                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.000219                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses          1020                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                 1020                       # number of replacements
system.cpu08.icache.sampled_refs                 1020                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu08.icache.total_refs                2945076                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.249355                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses               4589761                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                   4589742                       # ITB hits
system.cpu08.itb.fetch_misses                      19                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::wripir                   3      0.78%      0.78% # number of callpals executed
system.cpu08.kern.callpal::swpctx                   6      1.55%      2.33% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 276     71.50%     73.83% # number of callpals executed
system.cpu08.kern.callpal::rdps                    30      7.77%     81.61% # number of callpals executed
system.cpu08.kern.callpal::rti                     42     10.88%     92.49% # number of callpals executed
system.cpu08.kern.callpal::callsys                  8      2.07%     94.56% # number of callpals executed
system.cpu08.kern.callpal::rdunique                21      5.44%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  386                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                      466                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                     15                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                    101     28.77%     28.77% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    15      4.27%     33.05% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    18      5.13%     38.18% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   217     61.82%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                351                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     101     45.09%     45.09% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     15      6.70%     51.79% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     18      8.04%     59.82% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                     90     40.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 224                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            14558039500     99.39%     99.39% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               6288500      0.04%     99.44% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              13382000      0.09%     99.53% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              69023000      0.47%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        14646733000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.414747                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                27                      
system.cpu08.kern.mode_good::user                  27                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel              48                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                27                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel     0.562500                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel      17557323000     62.49%     62.49% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user        10540915000     37.51%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      6                       # number of times the context was actually changed
system.cpu08.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    1                       # number of syscalls executed
system.cpu08.not_idle_fraction               0.750645                       # Percentage of non-idle cycles
system.cpu08.numCycles                       29293466                       # number of cpu cycles simulated
system.cpu08.num_insts                        4662338                       # Number of instructions executed
system.cpu08.num_refs                         1681043                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0         8455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total         8455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0  5099.116544                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency  2099.116544                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0          192                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          192                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency     42134000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.977292                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0         8263                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total         8263                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency     17345000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.977292                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses         8263                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0       1443173                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      1443173                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0 36750.416182                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency 33750.416182                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_hits::0           1339252                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       1339252                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency   3819140000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.072009                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0          103921                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       103921                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency   3507377000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.072009                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses        103921                       # number of ReadReq MSHR misses
system.cpu09.dcache.StoreCondReq_accesses::0         8439                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total         8439                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0  6170.153920                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency  3176.838811                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0          123                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          123                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency     51311000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.985425                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0         8316                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total         8316                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency     26390000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.984358                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses         8307                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0       206140                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       206140                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0 32010.398256                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency 29010.398256                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0           189166                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       189166                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency    543344500                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.082342                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0          16974                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total        16974                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency    492422500                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.082342                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses        16974                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency      4600500                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs              3077.106750                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0        1649313                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      1649313                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0 36084.904256                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency 33084.904256                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0            1528418                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1528418                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency    4362484500                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.073300                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0           120895                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       120895                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency   3999799500                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.073300                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses         120895                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.594785                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          609.060044                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0       1649313                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      1649313                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0 36084.904256                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency 33084.904256                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0           1528418                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1528418                       # number of overall hits
system.cpu09.dcache.overall_miss_latency   4362484500                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.073300                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0          120895                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total       120895                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency   3999799500                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.073300                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses        120895                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency      4600500                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                  637                       # number of replacements
system.cpu09.dcache.sampled_refs                  637                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              608.060044                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                1960117                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                    295                       # number of writebacks
system.cpu09.dtb.data_accesses                1641909                       # DTB accesses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_hits                    1666153                       # DTB hits
system.cpu09.dtb.data_misses                       28                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                1434851                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                    1451556                       # DTB read hits
system.cpu09.dtb.read_misses                       26                       # DTB read misses
system.cpu09.dtb.write_accesses                207058                       # DTB write accesses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_hits                    214597                       # DTB write hits
system.cpu09.dtb.write_misses                       2                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0       4626542                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      4626542                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 16508.426966                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 13508.426966                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0           4625474                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       4625474                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency     17631000                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.000231                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0            1068                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1068                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency     14427000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses          1068                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs              2719.745080                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0        4626542                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      4626542                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 16508.426966                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 13508.426966                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0            4625474                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        4625474                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency      17631000                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.000231                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0             1068                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1068                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency     14427000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.000231                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses           1068                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                 0.986138                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0          504.902833                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0       4626542                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      4626542                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 16508.426966                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 13508.426966                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0           4625474                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total       4625474                       # number of overall hits
system.cpu09.icache.overall_miss_latency     17631000                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.000231                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0            1068                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total         1068                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency     14427000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.000231                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses          1068                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                 1067                       # number of replacements
system.cpu09.icache.sampled_refs                 1067                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse              504.902833                       # Cycle average of tags in use
system.cpu09.icache.total_refs                2901968                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.253439                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses               4565410                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                   4565391                       # ITB hits
system.cpu09.itb.fetch_misses                      19                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::wripir                   1      0.26%      0.26% # number of callpals executed
system.cpu09.kern.callpal::swpctx                   8      2.08%      2.34% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 276     71.88%     74.22% # number of callpals executed
system.cpu09.kern.callpal::rdps                    30      7.81%     82.03% # number of callpals executed
system.cpu09.kern.callpal::rti                     42     10.94%     92.97% # number of callpals executed
system.cpu09.kern.callpal::callsys                  7      1.82%     94.79% # number of callpals executed
system.cpu09.kern.callpal::rdunique                20      5.21%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  384                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                      465                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                     17                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                    104     29.55%     29.55% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    15      4.26%     33.81% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    19      5.40%     39.20% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   214     60.80%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                352                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     104     45.41%     45.41% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     15      6.55%     51.97% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     19      8.30%     60.26% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                     91     39.74%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 229                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            14560929500     99.42%     99.42% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               6362500      0.04%     99.46% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              13628000      0.09%     99.55% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              65447000      0.45%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        14646367000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.425234                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                25                      
system.cpu09.kern.mode_good::user                  25                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel              50                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                25                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel     0.500000                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel      17599318000     62.63%     62.63% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user        10500832000     37.37%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      8                       # number of times the context was actually changed
system.cpu09.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    1                       # number of syscalls executed
system.cpu09.not_idle_fraction               0.746561                       # Percentage of non-idle cycles
system.cpu09.numCycles                       29292734                       # number of cpu cycles simulated
system.cpu09.num_insts                        4626514                       # Number of instructions executed
system.cpu09.num_refs                         1666348                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0         8495                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total         8495                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0  5108.531842                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency  2108.531842                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0          267                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          267                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency     42033000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.968570                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0         8228                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total         8228                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency     17349000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.968570                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses         8228                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0       1449059                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      1449059                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 36539.243567                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 33539.243567                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_hits::0           1345679                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       1345679                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency   3777427000                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.071343                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0          103380                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       103380                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency   3467287000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.071343                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses        103380                       # number of ReadReq MSHR misses
system.cpu10.dcache.StoreCondReq_accesses::0         8474                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         8474                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0  6100.483676                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency  3104.912875                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0          204                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          204                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency     50451000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.975926                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0         8270                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total         8270                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency     25659000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.975218                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses         8264                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0       206611                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       206611                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0 32035.638361                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency 29035.638361                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0           189677                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       189677                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency    542491500                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.081961                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0          16934                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total        16934                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency    491689500                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.081961                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses        16934                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency      4718000                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs              1177.585447                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0        1655670                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      1655670                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 35905.368453                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 32905.368453                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0            1535356                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1535356                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency    4319918500                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.072668                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0           120314                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       120314                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency   3958976500                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.072668                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses         120314                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.839461                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          859.607924                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0       1655670                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      1655670                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 35905.368453                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 32905.368453                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0           1535356                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1535356                       # number of overall hits
system.cpu10.dcache.overall_miss_latency   4319918500                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.072668                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0          120314                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total       120314                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency   3958976500                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.072668                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses        120314                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency      4718000                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                  907                       # number of replacements
system.cpu10.dcache.sampled_refs                  907                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              859.607924                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                1068070                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                    487                       # number of writebacks
system.cpu10.dtb.data_accesses                1641666                       # DTB accesses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_hits                    1672585                       # DTB hits
system.cpu10.dtb.data_misses                       28                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                1434570                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                    1457479                       # DTB read hits
system.cpu10.dtb.read_misses                       26                       # DTB read misses
system.cpu10.dtb.write_accesses                207096                       # DTB write accesses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_hits                    215106                       # DTB write hits
system.cpu10.dtb.write_misses                       2                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0       4639883                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      4639883                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 16022.149303                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 13022.149303                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0           4638664                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       4638664                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency     19531000                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.000263                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0            1219                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         1219                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency     15874000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.000263                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses          1219                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs              2568.596880                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0        4639883                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      4639883                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 16022.149303                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 13022.149303                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0            4638664                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        4638664                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency      19531000                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.000263                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0             1219                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         1219                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency     15874000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.000263                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses           1219                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                 0.998366                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0          511.163292                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0       4639883                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      4639883                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 16022.149303                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 13022.149303                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0           4638664                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total       4638664                       # number of overall hits
system.cpu10.icache.overall_miss_latency     19531000                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.000263                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0            1219                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total         1219                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency     15874000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.000263                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses          1219                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                 1218                       # number of replacements
system.cpu10.icache.sampled_refs                 1218                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse              511.163292                       # Cycle average of tags in use
system.cpu10.icache.total_refs                3128551                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle         2455766455000                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.254929                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses               4564834                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                   4564815                       # ITB hits
system.cpu10.itb.fetch_misses                      19                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::wripir                   2      0.50%      0.50% # number of callpals executed
system.cpu10.kern.callpal::swpctx                   8      1.99%      2.49% # number of callpals executed
system.cpu10.kern.callpal::swpipl                 284     70.65%     73.13% # number of callpals executed
system.cpu10.kern.callpal::rdps                    30      7.46%     80.60% # number of callpals executed
system.cpu10.kern.callpal::rti                     45     11.19%     91.79% # number of callpals executed
system.cpu10.kern.callpal::callsys                 10      2.49%     94.28% # number of callpals executed
system.cpu10.kern.callpal::rdunique                23      5.72%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  402                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                      483                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                    108     29.75%     29.75% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    15      4.13%     33.88% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    19      5.23%     39.12% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   221     60.88%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                363                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     108     45.76%     45.76% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     15      6.36%     52.12% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     19      8.05%     60.17% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                     94     39.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 236                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            14552947000     99.36%     99.36% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               6231500      0.04%     99.41% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              13411500      0.09%     99.50% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              73526000      0.50%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        14646116000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.425339                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                27                      
system.cpu10.kern.mode_good::user                  27                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel              53                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                27                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel     0.509434                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel      16927235000     61.81%     61.81% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user        10457110000     38.19%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      8                       # number of times the context was actually changed
system.cpu10.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                    1                       # number of syscalls executed
system.cpu10.not_idle_fraction               0.745071                       # Percentage of non-idle cycles
system.cpu10.numCycles                       29292232                       # number of cpu cycles simulated
system.cpu10.num_insts                        4639855                       # Number of instructions executed
system.cpu10.num_refs                         1672785                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0 12307.692308                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency  9307.692308                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0          105                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          105                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency       320000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.198473                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0           26                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           26                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency       242000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.198473                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses           26                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0          6126                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         6126                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 17541.666667                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 14541.666667                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_hits::0              5982                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          5982                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency      2526000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.023506                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0             144                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          144                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency      2094000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.023506                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses           144                       # number of ReadReq MSHR misses
system.cpu11.dcache.StoreCondReq_accesses::0          125                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          125                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0 15438.596491                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency 13923.076923                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0           68                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           68                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency       880000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.456000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0           57                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           57                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency       724000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.416000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses           52                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0         3429                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         3429                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 58780.487805                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 55780.487805                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0             3388                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         3388                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency      2410000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.011957                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0             41                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency      2287000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.011957                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses           41                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency      4279500                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs                 9.686567                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0           9555                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         9555                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 26681.081081                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 23681.081081                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0               9370                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           9370                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency       4936000                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.019362                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0              185                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          185                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency      4381000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.019362                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses            185                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.829117                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          849.015981                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0          9555                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         9555                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 26681.081081                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 23681.081081                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0              9370                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total          9370                       # number of overall hits
system.cpu11.dcache.overall_miss_latency      4936000                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.019362                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0             185                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total          185                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency      4381000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.019362                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses           185                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency      4279500                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                   67                       # number of replacements
system.cpu11.dcache.sampled_refs                   67                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              849.015981                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                    649                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                     21                       # number of writebacks
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_hits                       9842                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                       6257                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_hits                      3585                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0         27674                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        27674                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_hits::0             27674                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         27674                       # number of ReadReq hits
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs                 no_value                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0          27674                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        27674                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0              27674                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          27674                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency             0                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0             0                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total            0                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0            0                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1     no_value                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses              0                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0         27674                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        27674                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0             27674                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total         27674                       # number of overall hits
system.cpu11.icache.overall_miss_latency            0                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0            0                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0               0                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total            0                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0            0                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses             0                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                    0                       # number of replacements
system.cpu11.icache.sampled_refs                    0                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu11.icache.total_refs                      0                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.996650                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses                  4468                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                      4468                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::swpipl                 211     77.57%     77.57% # number of callpals executed
system.cpu11.kern.callpal::rdps                    30     11.03%     88.60% # number of callpals executed
system.cpu11.kern.callpal::rti                     31     11.40%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  272                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                      303                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                     31                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                     76     27.84%     27.84% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    15      5.49%     33.33% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    16      5.86%     39.19% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   166     60.81%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                273                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                      76     45.51%     45.51% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     15      8.98%     54.49% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     16      9.58%     64.07% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                     60     35.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 167                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            14607001500     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               5019500      0.03%     99.76% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              10924000      0.07%     99.84% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              23886000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        14646831000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.361446                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel              31                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.not_idle_fraction               0.003350                       # Percentage of non-idle cycles
system.cpu11.numCycles                       29293662                       # number of cpu cycles simulated
system.cpu11.num_insts                          27674                       # Number of instructions executed
system.cpu11.num_refs                            9905                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0          150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0 10093.750000                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency  7093.750000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0          118                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          118                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency       323000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.213333                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0           32                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency       227000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.213333                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses           32                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0          8129                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         8129                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 17792.307692                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency 14792.307692                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_hits::0              7869                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          7869                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency      4626000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.031984                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0             260                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          260                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency      3846000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.031984                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses           260                       # number of ReadReq MSHR misses
system.cpu12.dcache.StoreCondReq_accesses::0          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0 12857.142857                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency 13981.132075                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0           69                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           69                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency       900000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.503597                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0           70                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           70                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency       741000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.381295                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses           53                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0         4109                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         4109                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 38930.232558                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 35930.232558                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0             4066                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         4066                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency      1674000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.010465                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0             43                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           43                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency      1545000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.010465                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses           43                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency      4256500                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs                 7.948980                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0          12238                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        12238                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 20792.079208                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 17792.079208                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0              11935                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          11935                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency       6300000                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.024759                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0              303                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          303                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency      5391000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.024759                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses            303                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.837370                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          857.467074                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0         12238                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        12238                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 20792.079208                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 17792.079208                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0             11935                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total         11935                       # number of overall hits
system.cpu12.dcache.overall_miss_latency      6300000                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.024759                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0             303                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total          303                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency      5391000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.024759                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses           303                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency      4256500                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                   98                       # number of replacements
system.cpu12.dcache.sampled_refs                   98                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              856.467074                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                    779                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                     23                       # number of writebacks
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_hits                      12558                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                       8279                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_hits                      4279                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0         39460                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        39460                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0        17560                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency        14560                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0             39410                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         39410                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency       878000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.001267                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0              50                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency       728000                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.001267                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses            50                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs               118.020000                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0          39460                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        39460                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0        17560                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency        14560                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0              39410                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          39410                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency        878000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.001267                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0               50                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           50                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency       728000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.001267                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses             50                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0         39460                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        39460                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0        17560                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency        14560                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0             39410                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total         39410                       # number of overall hits
system.cpu12.icache.overall_miss_latency       878000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.001267                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0              50                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total           50                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency       728000                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.001267                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses            50                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                   50                       # number of replacements
system.cpu12.icache.sampled_refs                   50                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu12.icache.total_refs                   5901                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.995486                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses                  4504                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                      4504                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::swpipl                 215     77.90%     77.90% # number of callpals executed
system.cpu12.kern.callpal::rdps                    30     10.87%     88.77% # number of callpals executed
system.cpu12.kern.callpal::rti                     31     11.23%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  276                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                      307                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                     31                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                     76     27.44%     27.44% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    15      5.42%     32.85% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    16      5.78%     38.63% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   170     61.37%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                277                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                      76     45.51%     45.51% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     15      8.98%     54.49% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     16      9.58%     64.07% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                     60     35.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 167                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            14608034500     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               4288500      0.03%     99.76% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              11072000      0.08%     99.84% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              23838000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        14647233000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.352941                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel              31                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.not_idle_fraction               0.004514                       # Percentage of non-idle cycles
system.cpu12.numCycles                       29294466                       # number of cpu cycles simulated
system.cpu12.num_insts                          39460                       # Number of instructions executed
system.cpu12.num_refs                           12621                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0 14236.842105                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency 11236.842105                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0          104                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          104                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency       541000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.267606                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0           38                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           38                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency       427000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.267606                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses           38                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0          6392                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         6392                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 24012.578616                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 21012.578616                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_hits::0              6233                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          6233                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency      3818000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.024875                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0             159                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          159                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency      3341000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.024875                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses           159                       # number of ReadReq MSHR misses
system.cpu13.dcache.StoreCondReq_accesses::0          133                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          133                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0 16121.212121                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency 14442.622951                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0           67                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           67                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency      1064000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.496241                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0           66                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           66                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency       881000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.458647                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses           61                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0         3560                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         3560                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0 53127.659574                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency 50127.659574                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0             3513                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         3513                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency      2497000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.013202                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0             47                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           47                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency      2356000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.013202                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses           47                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency      4190500                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs                 9.846154                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0           9952                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         9952                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 30655.339806                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 27655.339806                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0               9746                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           9746                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency       6315000                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.020699                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0              206                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          206                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency      5697000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.020699                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses            206                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.856417                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          876.971149                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0          9952                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         9952                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 30655.339806                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 27655.339806                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0              9746                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total          9746                       # number of overall hits
system.cpu13.dcache.overall_miss_latency      6315000                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.020699                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0             206                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total          206                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency      5697000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.020699                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses           206                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency      4190500                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                   91                       # number of replacements
system.cpu13.dcache.sampled_refs                   91                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              874.971149                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                    896                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                     59                       # number of writebacks
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_hits                      10258                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                       6534                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_hits                      3724                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0         29013                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        29013                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0 19410.958904                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency 16410.958904                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0             28940                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         28940                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency      1417000                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.002516                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0              73                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency      1198000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.002516                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses            73                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs                89.589041                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0          29013                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        29013                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0 19410.958904                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency 16410.958904                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0              28940                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          28940                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency       1417000                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.002516                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0               73                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency      1198000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.002516                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses             73                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0         29013                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        29013                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0 19410.958904                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency 16410.958904                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0             28940                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total         28940                       # number of overall hits
system.cpu13.icache.overall_miss_latency      1417000                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.002516                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0              73                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total           73                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency      1198000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.002516                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses            73                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                   73                       # number of replacements
system.cpu13.icache.sampled_refs                   73                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu13.icache.total_refs                   6540                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.996316                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses                  4684                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                      4684                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::swpipl                 235     79.39%     79.39% # number of callpals executed
system.cpu13.kern.callpal::rdps                    30     10.14%     89.53% # number of callpals executed
system.cpu13.kern.callpal::rti                     31     10.47%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  296                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                      327                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                     31                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                     88     29.63%     29.63% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    15      5.05%     34.68% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    16      5.39%     40.07% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   178     59.93%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                297                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                      88     46.07%     46.07% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     15      7.85%     53.93% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     16      8.38%     62.30% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     72     37.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 191                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            14605829500     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               4232500      0.03%     99.74% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              10927000      0.07%     99.82% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              26442000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        14647431000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.404494                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel              31                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.not_idle_fraction               0.003684                       # Percentage of non-idle cycles
system.cpu13.numCycles                       29294862                       # number of cpu cycles simulated
system.cpu13.num_insts                          29013                       # Number of instructions executed
system.cpu13.num_refs                           10326                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0          134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0  9656.250000                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency  6656.250000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0          102                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          102                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency       309000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.238806                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0           32                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency       213000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.238806                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses           32                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0          6401                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         6401                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 20775.862069                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency 17775.862069                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_hits::0              6285                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          6285                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency      2410000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.018122                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0             116                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          116                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency      2062000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.018122                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses           116                       # number of ReadReq MSHR misses
system.cpu14.dcache.StoreCondReq_accesses::0          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0 23847.222222                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency 21884.057971                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0           56                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           56                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency      1717000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.562500                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0           72                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           72                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency      1510000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.539062                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses           69                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0         3487                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         3487                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0 53540.983607                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency 50540.983607                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0             3426                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         3426                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency      3266000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.017494                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0             61                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           61                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency      3083000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.017494                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses           61                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency      4078500                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs               351.723404                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0           9888                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         9888                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 32067.796610                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 29067.796610                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0               9711                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           9711                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency       5676000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.017900                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0              177                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          177                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency      5145000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.017900                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses            177                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.756326                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          774.477970                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0          9888                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         9888                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 32067.796610                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 29067.796610                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0              9711                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total          9711                       # number of overall hits
system.cpu14.dcache.overall_miss_latency      5676000                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.017900                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0             177                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total          177                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency      5145000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.017900                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses           177                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency      4078500                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                   47                       # number of replacements
system.cpu14.dcache.sampled_refs                   47                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              774.477970                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                  16531                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                     19                       # number of writebacks
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_hits                      10181                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                       6535                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_hits                      3646                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0         28668                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        28668                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 24980.769231                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 21980.769231                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0             28616                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         28616                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency      1299000                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.001814                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0              52                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency      1143000                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.001814                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses            52                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs                45.039216                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0          28668                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        28668                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 24980.769231                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 21980.769231                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0              28616                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          28616                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency       1299000                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.001814                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0               52                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           52                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency      1143000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.001814                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses             52                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                 0.985993                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0          504.828536                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0         28668                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        28668                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 24980.769231                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 21980.769231                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0             28616                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total         28616                       # number of overall hits
system.cpu14.icache.overall_miss_latency      1299000                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.001814                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0              52                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total           52                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency      1143000                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.001814                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses            52                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                   51                       # number of replacements
system.cpu14.icache.sampled_refs                   51                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse              504.828536                       # Cycle average of tags in use
system.cpu14.icache.total_refs                   2297                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.996374                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses                  4558                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                      4558                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::swpipl                 221     78.37%     78.37% # number of callpals executed
system.cpu14.kern.callpal::rdps                    30     10.64%     89.01% # number of callpals executed
system.cpu14.kern.callpal::rti                     31     10.99%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  282                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                      313                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                     31                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                     81     28.62%     28.62% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    15      5.30%     33.92% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    16      5.65%     39.58% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   171     60.42%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                283                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                      81     45.76%     45.76% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     15      8.47%     54.24% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     16      9.04%     63.28% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                     65     36.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 177                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            14605251500     99.71%     99.71% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               4124500      0.03%     99.73% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              13505000      0.09%     99.83% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              25406000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        14648287000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.380117                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel              31                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.not_idle_fraction               0.003626                       # Percentage of non-idle cycles
system.cpu14.numCycles                       29296574                       # number of cpu cycles simulated
system.cpu14.num_insts                          28668                       # Number of instructions executed
system.cpu14.num_refs                           10246                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0          148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0  7933.333333                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency  4933.333333                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0          103                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          103                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency       357000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.304054                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0           45                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           45                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency       222000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.304054                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses           45                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0          6843                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         6843                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 23156.716418                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency 20156.716418                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_hits::0              6709                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          6709                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency      3103000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.019582                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0             134                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          134                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency      2701000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.019582                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses           134                       # number of ReadReq MSHR misses
system.cpu15.dcache.StoreCondReq_accesses::0          145                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          145                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0 21775.280899                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency        19800                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0           56                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           56                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency      1938000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.613793                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0           89                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           89                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency      1683000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.586207                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses           85                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0         3909                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         3909                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 48773.049645                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 45773.049645                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0             3768                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         3768                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency      6877000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.036071                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0            141                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          141                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency      6454000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.036071                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses          141                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency      3969500                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs                18.578947                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0          10752                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        10752                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 36290.909091                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 33290.909091                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0              10477                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          10477                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency       9980000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.025577                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0              275                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          275                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency      9155000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.025577                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses            275                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.856975                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          877.542715                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0         10752                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        10752                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 36290.909091                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 33290.909091                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0             10477                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total         10477                       # number of overall hits
system.cpu15.dcache.overall_miss_latency      9980000                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.025577                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0             275                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total          275                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency      9155000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.025577                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses           275                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency      3969500                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                   95                       # number of replacements
system.cpu15.dcache.sampled_refs                   95                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              877.542715                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                   1765                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                     32                       # number of writebacks
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_hits                      11076                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                       6991                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_hits                      4085                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0         31766                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        31766                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 16763.888889                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 13763.888889                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0             31694                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         31694                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency      1207000                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.002267                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0              72                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency       991000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.002267                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses            72                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs               326.236111                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0          31766                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        31766                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 16763.888889                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 13763.888889                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0              31694                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          31694                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency       1207000                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.002267                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0               72                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency       991000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.002267                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses             72                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0         31766                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        31766                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 16763.888889                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 13763.888889                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0             31694                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total         31694                       # number of overall hits
system.cpu15.icache.overall_miss_latency      1207000                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.002267                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0              72                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total           72                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency       991000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.002267                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses            72                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                   72                       # number of replacements
system.cpu15.icache.sampled_refs                   72                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu15.icache.total_refs                  23489                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.995797                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses                  5224                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                      5224                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::swpipl                 295     82.87%     82.87% # number of callpals executed
system.cpu15.kern.callpal::rdps                    30      8.43%     91.29% # number of callpals executed
system.cpu15.kern.callpal::rti                     31      8.71%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  356                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                      387                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                     31                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                    102     28.57%     28.57% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    15      4.20%     32.77% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    31      8.68%     41.46% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   209     58.54%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                357                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     102     40.96%     40.96% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     15      6.02%     46.99% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     31     12.45%     59.44% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    101     40.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 249                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            14596603500     99.66%     99.66% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               4024500      0.03%     99.69% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              18500000      0.13%     99.82% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              26649000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        14645777000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.483254                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel              31                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.not_idle_fraction               0.004203                       # Percentage of non-idle cycles
system.cpu15.numCycles                       29291554                       # number of cpu cycles simulated
system.cpu15.num_insts                          31766                       # Number of instructions executed
system.cpu15.num_refs                           11156                       # Number of memory references
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iocache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                      no_value                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               0                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency                  0                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 0                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency             0                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses                   0                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                             1                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              0                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency                 0                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                    0                       # number of overall misses
system.iocache.overall_misses::total                0                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses                  0                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                         0                       # number of replacements
system.iocache.sampled_refs                         0                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                           0                       # number of writebacks
system.l2.ReadExReq_accesses::0                  1846                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                   983                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                  6295                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                  1449                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                  6763                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                   219                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                   233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                   258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                   186                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                   180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                  192                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                    4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                    6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                   12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                    3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                   22                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18651                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0  525436.890574                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1  986730.925738                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2  154083.637808                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3  669397.170462                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4  143421.040958                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  4429025.114155                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6  4162903.433476                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  3759521.317829                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  5214819.892473                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9  5388647.222222                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10 5051856.770833                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11    242489125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12 161659416.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13 80829708.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14 323318833.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 44088931.818182                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40005.254410                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency            969956500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                    1846                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                     983                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                    6295                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                    1449                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                    6763                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                     219                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                     233                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                     258                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                     186                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                     180                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                    192                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                      4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                      6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                     12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                      3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                     22                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18651                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       746138000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0       10.103467                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1       18.973550                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2        2.962828                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3       12.871636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4        2.757800                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5       85.164384                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6       80.047210                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7       72.290698                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8      100.274194                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9      103.616667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10      97.140625                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11    4662.750000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12    3108.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13    1554.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14           6217                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15     847.772727                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 18651                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                    4306                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                    2889                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                   16385                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                    6215                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                   10664                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                    1637                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                    1746                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                    1608                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                    1269                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                    1299                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                   1511                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                     50                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                     62                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                    128                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                     79                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                    123                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               49971                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    510784.541724                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1    1051784.507042                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2    180552.949710                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3    508004.761905                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4    121980.888598                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5    5045722.972973                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6    7044971.698113                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7    28721807.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    31115291.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9        37338350                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10       37338350                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11      186691750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12      186691750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13   14360903.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14   17780166.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15   28721807.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40004.049714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                        3575                       # number of ReadReq hits
system.l2.ReadReq_hits::1                        2534                       # number of ReadReq hits
system.l2.ReadReq_hits::2                       14317                       # number of ReadReq hits
system.l2.ReadReq_hits::3                        5480                       # number of ReadReq hits
system.l2.ReadReq_hits::4                        7603                       # number of ReadReq hits
system.l2.ReadReq_hits::5                        1563                       # number of ReadReq hits
system.l2.ReadReq_hits::6                        1693                       # number of ReadReq hits
system.l2.ReadReq_hits::7                        1595                       # number of ReadReq hits
system.l2.ReadReq_hits::8                        1257                       # number of ReadReq hits
system.l2.ReadReq_hits::9                        1289                       # number of ReadReq hits
system.l2.ReadReq_hits::10                       1501                       # number of ReadReq hits
system.l2.ReadReq_hits::11                         48                       # number of ReadReq hits
system.l2.ReadReq_hits::12                         60                       # number of ReadReq hits
system.l2.ReadReq_hits::13                        102                       # number of ReadReq hits
system.l2.ReadReq_hits::14                         58                       # number of ReadReq hits
system.l2.ReadReq_hits::15                        110                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   42785                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              373383500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.169763                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::1               0.122880                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.126213                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::3               0.118262                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::4               0.287041                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.045205                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.030355                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.008085                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.009456                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::9               0.007698                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::10              0.006618                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::11              0.040000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::12              0.032258                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::13              0.203125                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.265823                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.105691                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                       731                       # number of ReadReq misses
system.l2.ReadReq_misses::1                       355                       # number of ReadReq misses
system.l2.ReadReq_misses::2                      2068                       # number of ReadReq misses
system.l2.ReadReq_misses::3                       735                       # number of ReadReq misses
system.l2.ReadReq_misses::4                      3061                       # number of ReadReq misses
system.l2.ReadReq_misses::5                        74                       # number of ReadReq misses
system.l2.ReadReq_misses::6                        53                       # number of ReadReq misses
system.l2.ReadReq_misses::7                        13                       # number of ReadReq misses
system.l2.ReadReq_misses::8                        12                       # number of ReadReq misses
system.l2.ReadReq_misses::9                        10                       # number of ReadReq misses
system.l2.ReadReq_misses::10                       10                       # number of ReadReq misses
system.l2.ReadReq_misses::11                        2                       # number of ReadReq misses
system.l2.ReadReq_misses::12                        2                       # number of ReadReq misses
system.l2.ReadReq_misses::13                       26                       # number of ReadReq misses
system.l2.ReadReq_misses::14                       21                       # number of ReadReq misses
system.l2.ReadReq_misses::15                       13                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7186                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        25                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         286469000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0          1.663028                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1          2.478712                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2          0.437046                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3          1.152212                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4          0.671512                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5          4.374465                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6          4.101375                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7          4.453358                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8          5.643026                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9          5.512702                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10         4.739246                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11       143.220000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12       115.500000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13        55.945312                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14        90.645570                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15        58.219512                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    7161                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency     26648000                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                  562                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                  255                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                 1386                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                 8621                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                 8889                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                 8338                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                 8341                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                 8352                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                 8309                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                 8254                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                8229                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                  47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                  31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                  44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                  80                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                 126                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            69864                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 371087.188612                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 817847.058824                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 150469.696970                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 24191.045122                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 23461.694229                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 25012.113217                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 25003.117132                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 24970.186782                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 25099.410278                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 25266.658590                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 25343.419614                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 4437255.319149                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 6727451.612903                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 4739795.454545                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 2606887.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 1655166.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40002.161342                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           208551000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                    562                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                    255                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                   1386                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                   8621                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                   8889                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                   8338                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                   8341                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                   8352                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                   8309                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                   8254                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                  8229                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                    47                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                    31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                    44                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                    80                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                   126                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              69864                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     2794711000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0     124.313167                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1     273.976471                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2      50.406926                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3       8.103932                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4       7.859602                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5       8.378988                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6       8.375974                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7       8.364943                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8       8.408232                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9       8.464260                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10      8.489974                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11   1486.468085                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12   2253.677419                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13   1587.818182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14    873.300000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15    554.476190                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                69864                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency    100187500                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                 23008                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             23008                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                     23008                       # number of Writeback hits
system.l2.Writeback_hits::total                 23008                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           4.053027                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                     6152                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                     3872                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                    22680                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                     7664                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                    17427                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                     1856                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                     1979                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                     1866                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                     1455                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                     1479                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                    1703                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                      54                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                      68                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                     140                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                      82                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                     145                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                68622                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     521280.558789                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     1003991.031390                       # average overall miss latency
system.l2.demand_avg_miss_latency::2     160628.960899                       # average overall miss latency
system.l2.demand_avg_miss_latency::3     615082.417582                       # average overall miss latency
system.l2.demand_avg_miss_latency::4     136740.635179                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     4584778.156997                       # average overall miss latency
system.l2.demand_avg_miss_latency::6     4696993.006993                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     4956974.169742                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     6784545.454545                       # average overall miss latency
system.l2.demand_avg_miss_latency::9     7070210.526316                       # average overall miss latency
system.l2.demand_avg_miss_latency::10    6650198.019802                       # average overall miss latency
system.l2.demand_avg_miss_latency::11       223890000                       # average overall miss latency
system.l2.demand_avg_miss_latency::12       167917500                       # average overall miss latency
system.l2.demand_avg_miss_latency::13    35351052.631579                       # average overall miss latency
system.l2.demand_avg_miss_latency::14        55972500                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    38381142.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40004.920192                       # average overall mshr miss latency
system.l2.demand_hits::0                         3575                       # number of demand (read+write) hits
system.l2.demand_hits::1                         2534                       # number of demand (read+write) hits
system.l2.demand_hits::2                        14317                       # number of demand (read+write) hits
system.l2.demand_hits::3                         5480                       # number of demand (read+write) hits
system.l2.demand_hits::4                         7603                       # number of demand (read+write) hits
system.l2.demand_hits::5                         1563                       # number of demand (read+write) hits
system.l2.demand_hits::6                         1693                       # number of demand (read+write) hits
system.l2.demand_hits::7                         1595                       # number of demand (read+write) hits
system.l2.demand_hits::8                         1257                       # number of demand (read+write) hits
system.l2.demand_hits::9                         1289                       # number of demand (read+write) hits
system.l2.demand_hits::10                        1501                       # number of demand (read+write) hits
system.l2.demand_hits::11                          48                       # number of demand (read+write) hits
system.l2.demand_hits::12                          60                       # number of demand (read+write) hits
system.l2.demand_hits::13                         102                       # number of demand (read+write) hits
system.l2.demand_hits::14                          58                       # number of demand (read+write) hits
system.l2.demand_hits::15                         110                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42785                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1343340000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.418888                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.345558                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.368739                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.284969                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.563723                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.157866                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.144517                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.145230                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.136082                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.128465                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.118614                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.111111                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.117647                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.271429                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.292683                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.241379                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                       2577                       # number of demand (read+write) misses
system.l2.demand_misses::1                       1338                       # number of demand (read+write) misses
system.l2.demand_misses::2                       8363                       # number of demand (read+write) misses
system.l2.demand_misses::3                       2184                       # number of demand (read+write) misses
system.l2.demand_misses::4                       9824                       # number of demand (read+write) misses
system.l2.demand_misses::5                        293                       # number of demand (read+write) misses
system.l2.demand_misses::6                        286                       # number of demand (read+write) misses
system.l2.demand_misses::7                        271                       # number of demand (read+write) misses
system.l2.demand_misses::8                        198                       # number of demand (read+write) misses
system.l2.demand_misses::9                        190                       # number of demand (read+write) misses
system.l2.demand_misses::10                       202                       # number of demand (read+write) misses
system.l2.demand_misses::11                         6                       # number of demand (read+write) misses
system.l2.demand_misses::12                         8                       # number of demand (read+write) misses
system.l2.demand_misses::13                        38                       # number of demand (read+write) misses
system.l2.demand_misses::14                        24                       # number of demand (read+write) misses
system.l2.demand_misses::15                        35                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25837                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1032607000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0           4.195709                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1           6.666322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2           1.138095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3           3.367954                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4           1.481150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5          13.907328                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6          13.042951                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7          13.832797                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8          17.740206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9          17.452333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10         15.156782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11               478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12        379.588235                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13        184.371429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14        314.780488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15        178.013793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    25812                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.056882                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.010102                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.053391                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.020270                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.009409                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.014175                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.003733                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.007866                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.001452                       # Average percentage of cache occupancy
system.l2.occ_%::9                           0.000301                       # Average percentage of cache occupancy
system.l2.occ_%::10                          0.001047                       # Average percentage of cache occupancy
system.l2.occ_%::11                          0.014852                       # Average percentage of cache occupancy
system.l2.occ_%::12                          0.001923                       # Average percentage of cache occupancy
system.l2.occ_%::13                          0.008805                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.003771                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.002002                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.347961                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   1863.908303                       # Average occupied blocks per context
system.l2.occ_blocks::1                    331.012043                       # Average occupied blocks per context
system.l2.occ_blocks::2                   1749.514083                       # Average occupied blocks per context
system.l2.occ_blocks::3                    664.209129                       # Average occupied blocks per context
system.l2.occ_blocks::4                    308.308848                       # Average occupied blocks per context
system.l2.occ_blocks::5                    464.475467                       # Average occupied blocks per context
system.l2.occ_blocks::6                    122.306754                       # Average occupied blocks per context
system.l2.occ_blocks::7                    257.763149                       # Average occupied blocks per context
system.l2.occ_blocks::8                     47.569017                       # Average occupied blocks per context
system.l2.occ_blocks::9                      9.860650                       # Average occupied blocks per context
system.l2.occ_blocks::10                    34.319121                       # Average occupied blocks per context
system.l2.occ_blocks::11                   486.680524                       # Average occupied blocks per context
system.l2.occ_blocks::12                    63.021385                       # Average occupied blocks per context
system.l2.occ_blocks::13                   288.536308                       # Average occupied blocks per context
system.l2.occ_blocks::14                   123.569233                       # Average occupied blocks per context
system.l2.occ_blocks::15                    65.599966                       # Average occupied blocks per context
system.l2.occ_blocks::16                 11401.996622                       # Average occupied blocks per context
system.l2.overall_accesses::0                    6152                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                    3872                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                   22680                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                    7664                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                   17427                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                    1856                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                    1979                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                    1866                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                    1455                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                    1479                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                   1703                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                     54                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                     68                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                    140                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                     82                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                    145                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               68622                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    521280.558789                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    1003991.031390                       # average overall miss latency
system.l2.overall_avg_miss_latency::2    160628.960899                       # average overall miss latency
system.l2.overall_avg_miss_latency::3    615082.417582                       # average overall miss latency
system.l2.overall_avg_miss_latency::4    136740.635179                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    4584778.156997                       # average overall miss latency
system.l2.overall_avg_miss_latency::6    4696993.006993                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    4956974.169742                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    6784545.454545                       # average overall miss latency
system.l2.overall_avg_miss_latency::9    7070210.526316                       # average overall miss latency
system.l2.overall_avg_miss_latency::10   6650198.019802                       # average overall miss latency
system.l2.overall_avg_miss_latency::11      223890000                       # average overall miss latency
system.l2.overall_avg_miss_latency::12      167917500                       # average overall miss latency
system.l2.overall_avg_miss_latency::13   35351052.631579                       # average overall miss latency
system.l2.overall_avg_miss_latency::14       55972500                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   38381142.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40004.920192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                        3575                       # number of overall hits
system.l2.overall_hits::1                        2534                       # number of overall hits
system.l2.overall_hits::2                       14317                       # number of overall hits
system.l2.overall_hits::3                        5480                       # number of overall hits
system.l2.overall_hits::4                        7603                       # number of overall hits
system.l2.overall_hits::5                        1563                       # number of overall hits
system.l2.overall_hits::6                        1693                       # number of overall hits
system.l2.overall_hits::7                        1595                       # number of overall hits
system.l2.overall_hits::8                        1257                       # number of overall hits
system.l2.overall_hits::9                        1289                       # number of overall hits
system.l2.overall_hits::10                       1501                       # number of overall hits
system.l2.overall_hits::11                         48                       # number of overall hits
system.l2.overall_hits::12                         60                       # number of overall hits
system.l2.overall_hits::13                        102                       # number of overall hits
system.l2.overall_hits::14                         58                       # number of overall hits
system.l2.overall_hits::15                        110                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                   42785                       # number of overall hits
system.l2.overall_miss_latency             1343340000                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.418888                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.345558                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.368739                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.284969                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.563723                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.157866                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.144517                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.145230                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.136082                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.128465                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.118614                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.111111                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.117647                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.271429                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.292683                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.241379                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                      2577                       # number of overall misses
system.l2.overall_misses::1                      1338                       # number of overall misses
system.l2.overall_misses::2                      8363                       # number of overall misses
system.l2.overall_misses::3                      2184                       # number of overall misses
system.l2.overall_misses::4                      9824                       # number of overall misses
system.l2.overall_misses::5                       293                       # number of overall misses
system.l2.overall_misses::6                       286                       # number of overall misses
system.l2.overall_misses::7                       271                       # number of overall misses
system.l2.overall_misses::8                       198                       # number of overall misses
system.l2.overall_misses::9                       190                       # number of overall misses
system.l2.overall_misses::10                      202                       # number of overall misses
system.l2.overall_misses::11                        6                       # number of overall misses
system.l2.overall_misses::12                        8                       # number of overall misses
system.l2.overall_misses::13                       38                       # number of overall misses
system.l2.overall_misses::14                       24                       # number of overall misses
system.l2.overall_misses::15                       35                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                 25837                       # number of overall misses
system.l2.overall_mshr_hits                        25                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        1032607000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0          4.195709                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1          6.666322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2          1.138095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3          3.367954                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4          1.481150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5         13.907328                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6         13.042951                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7         13.832797                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8         17.740206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9         17.452333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10        15.156782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11              478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12       379.588235                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13       184.371429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14       314.780488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15       178.013793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   25812                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency    126835500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                          17029                       # number of replacements
system.l2.sampled_refs                          17029                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      18282.650603                       # Cycle average of tags in use
system.l2.total_refs                            69019                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            10299                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
host_inst_rate                                4392560                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389708                       # Number of bytes of host memory used
host_seconds                                    75.38                       # Real time elapsed on the host
host_tick_rate                              208276206                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   331110986                       # Number of instructions simulated
sim_seconds                                  0.015700                       # Number of seconds simulated
sim_ticks                                 15699906000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0         8664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         8664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0  5204.534606                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency  2204.534606                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0         4474                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         4474                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency     21807000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.483610                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0         4190                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total         4190                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency      9237000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.483610                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses         4190                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0       1383549                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total      1383549                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 48687.315712                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 45687.315712                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0           1269597                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total       1269597                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency   5548017000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.082362                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0          113952                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total       113952                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency   5206161000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.082362                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses        113952                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency     24940500                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0         8574                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         8574                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0  5554.273605                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency  2567.382582                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0         4327                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         4327                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency     23589000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.495335                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0         4247                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total         4247                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency     10878000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.494168                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses         4237                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0       119038                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       119038                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 38633.058132                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 35633.058132                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0           110196                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       110196                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency    341593500                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.074279                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0           8842                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         8842                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency    315067500                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.074279                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses         8842                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency     15875000                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs               904.015004                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0        1502587                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      1502587                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 47963.341043                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 44963.341043                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0            1379793                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        1379793                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency    5889610500                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.081722                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0           122794                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total       122794                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency   5521228500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.081722                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses         122794                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.755034                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.002930                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          773.154873                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1                  -3                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0       1502587                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      1502587                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 47963.341043                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 44963.341043                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0           1379793                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total       1379793                       # number of overall hits
system.cpu00.dcache.overall_miss_latency   5889610500                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.081722                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0          122794                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total       122794                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency   5521228500                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.081722                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses        122794                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency     40815500                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements                  553                       # number of replacements
system.cpu00.dcache.sampled_refs                 1333                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              770.154873                       # Cycle average of tags in use
system.cpu00.dcache.total_refs                1205052                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                    254                       # number of writebacks
system.cpu00.dtb.data_accesses                1490668                       # DTB accesses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_hits                    1520108                       # DTB hits
system.cpu00.dtb.data_misses                       20                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                1373765                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                    1392376                       # DTB read hits
system.cpu00.dtb.read_misses                       18                       # DTB read misses
system.cpu00.dtb.write_accesses                116903                       # DTB write accesses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_hits                    127732                       # DTB write hits
system.cpu00.dtb.write_misses                       2                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0       4363536                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total      4363536                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 19372.972973                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 16372.972973                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0           4362426                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total       4362426                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency     21504000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.000254                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0            1110                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         1110                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency     18174000                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.000254                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses          1110                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs              2740.400123                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0        4363536                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total      4363536                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 19372.972973                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 16372.972973                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0            4362426                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total        4362426                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency      21504000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.000254                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0             1110                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         1110                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency     18174000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.000254                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses           1110                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0       4363536                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total      4363536                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 19372.972973                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 16372.972973                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0           4362426                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total       4362426                       # number of overall hits
system.cpu00.icache.overall_miss_latency     21504000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.000254                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0            1110                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total         1110                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency     18174000                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.000254                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses          1110                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements                 1110                       # number of replacements
system.cpu00.icache.sampled_refs                 1622                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu00.icache.total_refs                4444929                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.251638                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses               4281884                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                   4281871                       # ITB hits
system.cpu00.itb.fetch_misses                      13                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::swpctx                   2      0.34%      0.34% # number of callpals executed
system.cpu00.kern.callpal::swpipl                 491     83.08%     83.42% # number of callpals executed
system.cpu00.kern.callpal::rdps                    36      6.09%     89.51% # number of callpals executed
system.cpu00.kern.callpal::rti                     47      7.95%     97.46% # number of callpals executed
system.cpu00.kern.callpal::callsys                  1      0.17%     97.63% # number of callpals executed
system.cpu00.kern.callpal::rdunique                14      2.37%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  591                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                      669                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                    183     31.39%     31.39% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                     4      0.69%     32.08% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    16      2.74%     34.82% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    25      4.29%     39.11% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   355     60.89%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                583                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     183     45.86%     45.86% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                      4      1.00%     46.87% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     16      4.01%     50.88% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     25      6.27%     57.14% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    171     42.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 399                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            15472235500     99.02%     99.02% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               2454500      0.02%     99.03% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               6772000      0.04%     99.08% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30              15690000      0.10%     99.18% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             128840000      0.82%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        15625992000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.481690                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                27                      
system.cpu00.kern.mode_good::user                  27                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel              49                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                27                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel     0.551020                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel      15481420000     57.29%     57.29% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user        11541522000     42.71%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu00.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    1                       # number of syscalls executed
system.cpu00.not_idle_fraction               0.748362                       # Percentage of non-idle cycles
system.cpu00.numCycles                       31251984                       # number of cpu cycles simulated
system.cpu00.num_insts                        4363516                       # Number of instructions executed
system.cpu00.num_refs                         1520263                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0         8440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total         8440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0  5207.823374                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency  2207.823374                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0         4273                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total         4273                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency     21701000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.493720                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0         4167                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total         4167                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency      9200000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.493720                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses         4167                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0       1375509                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      1375509                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0 48709.329649                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency 45709.329649                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_hits::0           1261882                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       1261882                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency   5534695000                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.082607                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0          113627                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       113627                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency   5193814000                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.082607                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses        113627                       # number of ReadReq MSHR misses
system.cpu01.dcache.StoreCondReq_accesses::0         8421                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total         8421                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0  5373.247802                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency  2387.327299                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0         4212                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total         4212                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency     22616000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.499822                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0         4209                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total         4209                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency     10022000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.498516                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses         4198                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0       115158                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       115158                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 38347.940503                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 35347.940503                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0           106418                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total       106418                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency    335161000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.075896                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0           8740                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         8740                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency    308941000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.075896                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses         8740                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency      5858500                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs              1018.548259                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0        1490667                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      1490667                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 47969.272761                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 44969.272761                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0            1368300                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        1368300                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency    5869856000                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.082089                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0           122367                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       122367                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency   5502755000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.082089                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses         122367                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.718569                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          735.814585                       # Average occupied blocks per context
system.cpu01.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0       1490667                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      1490667                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 47969.272761                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 44969.272761                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0           1368300                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total       1368300                       # number of overall hits
system.cpu01.dcache.overall_miss_latency   5869856000                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.082089                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0          122367                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total       122367                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency   5502755000                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.082089                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses        122367                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency      5858500                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements                  656                       # number of replacements
system.cpu01.dcache.sampled_refs                 1264                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              733.814585                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                1287445                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                    287                       # number of writebacks
system.cpu01.dtb.data_accesses                1490843                       # DTB accesses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_hits                    1507535                       # DTB hits
system.cpu01.dtb.data_misses                       20                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                1373933                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                    1383917                       # DTB read hits
system.cpu01.dtb.read_misses                       18                       # DTB read misses
system.cpu01.dtb.write_accesses                116910                       # DTB write accesses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_hits                    123618                       # DTB write hits
system.cpu01.dtb.write_misses                       2                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0       4321212                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total      4321212                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 16989.864865                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 13989.864865                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0           4320324                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total       4320324                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency     15087000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.000205                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0             888                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          888                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency     12423000                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses           888                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs              3512.033571                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0        4321212                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total      4321212                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 16989.864865                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 13989.864865                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0            4320324                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total        4320324                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency      15087000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.000205                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0              888                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          888                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency     12423000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.000205                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses            888                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0       4321212                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total      4321212                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 16989.864865                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 13989.864865                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0           4320324                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total       4320324                       # number of overall hits
system.cpu01.icache.overall_miss_latency     15087000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.000205                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0             888                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total          888                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency     12423000                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.000205                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses           888                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements                  888                       # number of replacements
system.cpu01.icache.sampled_refs                 1400                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu01.icache.total_refs                4916847                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.259083                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses               4280235                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                   4280222                       # ITB hits
system.cpu01.itb.fetch_misses                      13                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::swpctx                   2      0.52%      0.52% # number of callpals executed
system.cpu01.kern.callpal::swpipl                 286     74.48%     75.00% # number of callpals executed
system.cpu01.kern.callpal::rdps                    32      8.33%     83.33% # number of callpals executed
system.cpu01.kern.callpal::rti                     45     11.72%     95.05% # number of callpals executed
system.cpu01.kern.callpal::callsys                  3      0.78%     95.83% # number of callpals executed
system.cpu01.kern.callpal::rdunique                16      4.17%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  384                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                      458                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                     17                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                    104     27.96%     27.96% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    16      4.30%     32.26% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    25      6.72%     38.98% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   227     61.02%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                372                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                     104     44.07%     44.07% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     16      6.78%     50.85% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     25     10.59%     61.44% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                     91     38.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 236                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            15556211500     99.56%     99.56% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               6674000      0.04%     99.60% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30              15472500      0.10%     99.70% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              46396000      0.30%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        15624754000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.400881                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel                29                      
system.cpu01.kern.mode_good::user                  28                      
system.cpu01.kern.mode_good::idle                   1                      
system.cpu01.kern.mode_switch::kernel              29                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                28                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                18                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.055556                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     2.055556                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel         78362000      0.29%      0.29% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user        11530572000     42.88%     43.17% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle        15282629000     56.83%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu01.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                    1                       # number of syscalls executed
system.cpu01.not_idle_fraction               0.740917                       # Percentage of non-idle cycles
system.cpu01.numCycles                       31249508                       # number of cpu cycles simulated
system.cpu01.num_insts                        4321192                       # Number of instructions executed
system.cpu01.num_refs                         1507686                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0         8468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total         8468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0  5205.269461                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency  2205.269461                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0         4293                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total         4293                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency     21732000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.493033                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0         4175                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         4175                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency      9207000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.493033                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses         4175                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0       1367984                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      1367984                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 48789.982890                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency 45789.982890                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_hits::0           1254598                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       1254598                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency   5532101000                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.082885                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0          113386                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       113386                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency   5191943000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.082885                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses        113386                       # number of ReadReq MSHR misses
system.cpu02.dcache.StoreCondReq_accesses::0         8446                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total         8446                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0  5393.559081                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency  2411.499168                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0         4223                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         4223                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency     22777000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0         4223                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total         4223                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency     10150000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.498342                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses         4209                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0       115371                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       115371                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0 38276.031546                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency 35276.031546                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0           106622                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       106622                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency    334877000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.075834                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0           8749                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         8749                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency    308630000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.075834                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses         8749                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency      5733000                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs               877.728852                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0        1483355                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      1483355                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 48036.828100                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 45036.828100                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0            1361220                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        1361220                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency    5866978000                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.082337                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0           122135                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       122135                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency   5500573000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.082337                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses         122135                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.768086                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          786.520567                       # Average occupied blocks per context
system.cpu02.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0       1483355                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      1483355                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 48036.828100                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 45036.828100                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0           1361220                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total       1361220                       # number of overall hits
system.cpu02.dcache.overall_miss_latency   5866978000                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.082337                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0          122135                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total       122135                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency   5500573000                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.082337                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses        122135                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency      5733000                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements                  583                       # number of replacements
system.cpu02.dcache.sampled_refs                 1324                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              785.520567                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                1162113                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                    240                       # number of writebacks
system.cpu02.dtb.data_accesses                1481597                       # DTB accesses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_hits                    1500276                       # DTB hits
system.cpu02.dtb.data_misses                       20                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                1364687                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                    1376419                       # DTB read hits
system.cpu02.dtb.read_misses                       18                       # DTB read misses
system.cpu02.dtb.write_accesses                116910                       # DTB write accesses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_hits                    123857                       # DTB write hits
system.cpu02.dtb.write_misses                       2                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0       4298477                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      4298477                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0 17236.024845                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency 14236.024845                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0           4297511                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       4297511                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency     16650000                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.000225                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0             966                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          966                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency     13752000                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.000225                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses           966                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs              2935.082544                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0        4298477                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      4298477                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0 17236.024845                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency 14236.024845                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0            4297511                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        4297511                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency      16650000                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.000225                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0              966                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          966                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency     13752000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.000225                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses            966                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0       4298477                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      4298477                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0 17236.024845                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency 14236.024845                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0           4297511                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total       4297511                       # number of overall hits
system.cpu02.icache.overall_miss_latency     16650000                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.000225                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0             966                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total          966                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency     13752000                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.000225                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses           966                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements                  966                       # number of replacements
system.cpu02.icache.sampled_refs                 1478                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu02.icache.total_refs                4338052                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.261064                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses               4252667                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                   4252654                       # ITB hits
system.cpu02.itb.fetch_misses                      13                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::swpctx                   2      0.50%      0.50% # number of callpals executed
system.cpu02.kern.callpal::swpipl                 300     74.81%     75.31% # number of callpals executed
system.cpu02.kern.callpal::rdps                    32      7.98%     83.29% # number of callpals executed
system.cpu02.kern.callpal::rti                     46     11.47%     94.76% # number of callpals executed
system.cpu02.kern.callpal::callsys                  4      1.00%     95.76% # number of callpals executed
system.cpu02.kern.callpal::rdunique                17      4.24%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                  401                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                      475                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                    112     28.94%     28.94% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    16      4.13%     33.07% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    25      6.46%     39.53% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                   234     60.47%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                387                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                     112     44.62%     44.62% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     16      6.37%     51.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     25      9.96%     60.96% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                     98     39.04%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                 251                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            15549287000     99.51%     99.51% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               6631000      0.04%     99.55% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30              15565000      0.10%     99.65% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31              54337000      0.35%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        15625820000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.418803                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel                28                      
system.cpu02.kern.mode_good::user                  28                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel              48                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                28                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel     0.583333                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel       3154184000     21.54%     21.54% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user        11489806000     78.46%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu02.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                    1                       # number of syscalls executed
system.cpu02.not_idle_fraction               0.738936                       # Percentage of non-idle cycles
system.cpu02.numCycles                       31251640                       # number of cpu cycles simulated
system.cpu02.num_insts                        4298457                       # Number of instructions executed
system.cpu02.num_refs                         1500430                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0         8485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total         8485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0  5313.525077                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency  2313.525077                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0         4278                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total         4278                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency     22354000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.495816                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0         4207                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total         4207                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency      9733000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.495816                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses         4207                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0       1371506                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      1371506                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0 48718.296147                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency 45718.296147                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_hits::0           1258515                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       1258515                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency   5504729000                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.082385                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0          112991                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       112991                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency   5165756000                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.082385                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses        112991                       # number of ReadReq MSHR misses
system.cpu03.dcache.StoreCondReq_accesses::0         8457                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total         8457                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0  5411.142454                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency  2431.571496                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0         4203                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         4203                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency     23019000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.503015                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0         4254                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total         4254                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency     10305000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.501123                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses         4238                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0       116356                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       116356                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0 38264.228104                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency 35264.228104                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0           107553                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       107553                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency    336840000                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.075656                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0           8803                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         8803                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency    310431000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.075656                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses         8803                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency      6172500                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs              1145.310821                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0        1487862                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      1487862                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 47962.699312                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency 44962.699312                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0            1366068                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        1366068                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency    5841569000                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.081858                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0           121794                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       121794                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency   5476187000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.081858                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses         121794                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.743077                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          760.911220                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0       1487862                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      1487862                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 47962.699312                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency 44962.699312                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0           1366068                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total       1366068                       # number of overall hits
system.cpu03.dcache.overall_miss_latency   5841569000                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.081858                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0          121794                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total       121794                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency   5476187000                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.081858                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses        121794                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency      6172500                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                  703                       # number of replacements
system.cpu03.dcache.sampled_refs                 1377                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              760.911220                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                1577093                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                    296                       # number of writebacks
system.cpu03.dtb.data_accesses                1477902                       # DTB accesses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_hits                    1504790                       # DTB hits
system.cpu03.dtb.data_misses                       33                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                1360985                       # DTB read accesses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_hits                    1379938                       # DTB read hits
system.cpu03.dtb.read_misses                       31                       # DTB read misses
system.cpu03.dtb.write_accesses                116917                       # DTB write accesses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_hits                    124852                       # DTB write hits
system.cpu03.dtb.write_misses                       2                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0       4307457                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      4307457                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0 16719.396552                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency 13718.965517                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0           4306297                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       4306297                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency     19394500                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.000269                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0            1160                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1160                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency     15914000                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.000269                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses          1160                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs              2618.789474                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0        4307457                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      4307457                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0 16719.396552                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency 13718.965517                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0            4306297                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        4306297                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency      19394500                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.000269                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0             1160                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1160                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency     15914000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.000269                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses           1160                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0       4307457                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      4307457                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0 16719.396552                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency 13718.965517                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0           4306297                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total       4306297                       # number of overall hits
system.cpu03.icache.overall_miss_latency     19394500                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.000269                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0            1160                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total         1160                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency     15914000                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.000269                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses          1160                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements                 1160                       # number of replacements
system.cpu03.icache.sampled_refs                 1672                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu03.icache.total_refs                4378616                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.261558                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses               4242361                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                   4242339                       # ITB hits
system.cpu03.itb.fetch_misses                      22                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::wripir                   2      0.46%      0.46% # number of callpals executed
system.cpu03.kern.callpal::swpctx                   4      0.93%      1.39% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 313     72.62%     74.01% # number of callpals executed
system.cpu03.kern.callpal::rdps                    32      7.42%     81.44% # number of callpals executed
system.cpu03.kern.callpal::rti                     51     11.83%     93.27% # number of callpals executed
system.cpu03.kern.callpal::callsys                  8      1.86%     95.13% # number of callpals executed
system.cpu03.kern.callpal::rdunique                21      4.87%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  431                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                      528                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                    120     29.56%     29.56% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    16      3.94%     33.50% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    26      6.40%     39.90% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   244     60.10%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                406                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                     120     45.11%     45.11% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     16      6.02%     51.13% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     26      9.77%     60.90% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                    104     39.10%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 266                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            15521508500     99.33%     99.33% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               6587000      0.04%     99.37% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30              16156500      0.10%     99.47% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              82053000      0.53%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        15626305000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.426230                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel                31                      
system.cpu03.kern.mode_good::user                  31                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel              55                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                31                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel     0.563636                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel       3129861000     21.47%     21.47% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user        11448994000     78.53%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      4                       # number of times the context was actually changed
system.cpu03.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    1                       # number of syscalls executed
system.cpu03.not_idle_fraction               0.738442                       # Percentage of non-idle cycles
system.cpu03.numCycles                       31252610                       # number of cpu cycles simulated
system.cpu03.num_insts                        4307424                       # Number of instructions executed
system.cpu03.num_refs                         1504985                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0         9131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         9131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0  5527.628818                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency  2527.628818                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0         4842                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         4842                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency     23708000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.469719                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0         4289                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total         4289                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency     10841000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.469719                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses         4289                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0       1395459                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      1395459                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 48066.350009                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 45066.350009                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_hits::0           1280719                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       1280719                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency   5515133000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.082224                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0          114740                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       114740                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency   5170913000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.082224                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses        114740                       # number of ReadReq MSHR misses
system.cpu04.dcache.StoreCondReq_accesses::0         9095                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         9095                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0  7391.284816                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency  4431.345980                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0         4643                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         4643                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency     32906000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.489500                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0         4452                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total         4452                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency     19622000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.486861                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses         4428                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0       141422                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       141422                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 41427.374556                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 38427.374556                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0           130441                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       130441                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency    454914000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.077647                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0          10981                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        10981                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency    421971000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.077647                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses        10981                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency      5914000                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs               217.658658                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0        1536881                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      1536881                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0 47486.474018                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency 44486.474018                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0            1411160                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        1411160                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency    5970047000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.081803                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0           125721                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       125721                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency   5592884000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.081803                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses         125721                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.821766                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          841.488757                       # Average occupied blocks per context
system.cpu04.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0       1536881                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      1536881                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0 47486.474018                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency 44486.474018                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0           1411160                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total       1411160                       # number of overall hits
system.cpu04.dcache.overall_miss_latency   5970047000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.081803                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0          125721                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total       125721                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency   5592884000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.081803                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses        125721                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency      5914000                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                 4932                       # number of replacements
system.cpu04.dcache.sampled_refs                 5619                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              840.488757                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                1223024                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                   3112                       # number of writebacks
system.cpu04.dtb.data_accesses                1478790                       # DTB accesses
system.cpu04.dtb.data_acv                           7                       # DTB access violations
system.cpu04.dtb.data_hits                    1554963                       # DTB hits
system.cpu04.dtb.data_misses                      128                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                1359648                       # DTB read accesses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_hits                    1404428                       # DTB read hits
system.cpu04.dtb.read_misses                      112                       # DTB read misses
system.cpu04.dtb.write_accesses                119142                       # DTB write accesses
system.cpu04.dtb.write_acv                          7                       # DTB write access violations
system.cpu04.dtb.write_hits                    150535                       # DTB write hits
system.cpu04.dtb.write_misses                      16                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0       4442171                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      4442171                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0 21651.693890                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency 18651.391410                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0           4438865                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       4438865                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency     71580500                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.000744                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0            3306                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         3306                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency     61661500                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.000744                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses          3306                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs              1201.665182                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0        4442171                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      4442171                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0 21651.693890                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency 18651.391410                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0            4438865                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        4438865                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency      71580500                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.000744                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0             3306                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         3306                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency     61661500                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.000744                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses           3306                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                 1.000000                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0          511.999922                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0       4442171                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      4442171                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0 21651.693890                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency 18651.391410                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0           4438865                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total       4438865                       # number of overall hits
system.cpu04.icache.overall_miss_latency     71580500                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.000744                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0            3306                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total         3306                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency     61661500                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.000744                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses          3306                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                 3305                       # number of replacements
system.cpu04.icache.sampled_refs                 3817                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse              511.999922                       # Cycle average of tags in use
system.cpu04.icache.total_refs                4586756                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.237971                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses               4252653                       # ITB accesses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_hits                   4252548                       # ITB hits
system.cpu04.itb.fetch_misses                     105                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::wripir                   1      0.13%      0.13% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  16      2.03%      2.15% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.13%      2.28% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 635     80.48%     82.76% # number of callpals executed
system.cpu04.kern.callpal::rdps                    32      4.06%     86.82% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    1      0.13%     86.95% # number of callpals executed
system.cpu04.kern.callpal::rti                     66      8.37%     95.31% # number of callpals executed
system.cpu04.kern.callpal::callsys                 15      1.90%     97.21% # number of callpals executed
system.cpu04.kern.callpal::rdunique                22      2.79%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  789                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                     1071                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                    284     38.22%     38.22% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    16      2.15%     40.38% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    26      3.50%     43.88% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   417     56.12%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                743                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     284     47.89%     47.89% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     16      2.70%     50.59% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     26      4.38%     54.97% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    267     45.03%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 593                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            15390702500     99.00%     99.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               6849000      0.04%     99.04% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              17539500      0.11%     99.16% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31             131237000      0.84%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        15546328000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.640288                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel                46                      
system.cpu04.kern.mode_good::user                  45                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel              83                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                45                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel     0.554217                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel       1841110000     13.84%     13.84% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user        11458265000     86.16%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     16                       # number of times the context was actually changed
system.cpu04.kern.syscall::1                        1     50.00%     50.00% # number of syscalls executed
system.cpu04.kern.syscall::2                        1     50.00%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    2                       # number of syscalls executed
system.cpu04.not_idle_fraction               0.762029                       # Percentage of non-idle cycles
system.cpu04.numCycles                       31090462                       # number of cpu cycles simulated
system.cpu04.num_insts                        4442037                       # Number of instructions executed
system.cpu04.num_refs                         1555489                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0         8988                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total         8988                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0  5302.893738                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency  2302.893738                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0         4772                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total         4772                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency     22357000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.469070                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0         4216                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total         4216                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency      9709000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.469070                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses         4216                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0       1382698                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      1382698                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 48230.910019                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 45230.910019                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_hits::0           1269052                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       1269052                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency   5481250000                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.082191                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0          113646                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       113646                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency   5140312000                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.082191                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses        113646                       # number of ReadReq MSHR misses
system.cpu05.dcache.StoreCondReq_accesses::0         8972                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total         8972                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0  6223.656906                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency  3243.812167                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0         4635                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         4635                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency     26992000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.483393                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0         4337                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total         4337                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency     14023000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.481832                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses         4323                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0       132926                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       132926                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 39979.204614                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 36979.204614                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0           123044                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       123044                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency    395074500                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.074342                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0           9882                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         9882                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency    365428500                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.074342                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses         9882                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency      5960000                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs               517.511521                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0        1515624                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      1515624                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 47570.789619                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 44570.789619                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0            1392096                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        1392096                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency    5876324500                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.081503                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0           123528                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       123528                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency   5505740500                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.081503                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses         123528                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.538824                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          551.755588                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0       1515624                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      1515624                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 47570.789619                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 44570.789619                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0           1392096                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total       1392096                       # number of overall hits
system.cpu05.dcache.overall_miss_latency   5876324500                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.081503                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0          123528                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total       123528                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency   5505740500                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.081503                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses        123528                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency      5960000                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                 2724                       # number of replacements
system.cpu05.dcache.sampled_refs                 3255                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              549.755588                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                1684500                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                   1087                       # number of writebacks
system.cpu05.dtb.data_accesses                1469804                       # DTB accesses
system.cpu05.dtb.data_acv                          21                       # DTB access violations
system.cpu05.dtb.data_hits                    1532918                       # DTB hits
system.cpu05.dtb.data_misses                      397                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                1352013                       # DTB read accesses
system.cpu05.dtb.read_acv                          12                       # DTB read access violations
system.cpu05.dtb.read_hits                    1391089                       # DTB read hits
system.cpu05.dtb.read_misses                      357                       # DTB read misses
system.cpu05.dtb.write_accesses                117791                       # DTB write accesses
system.cpu05.dtb.write_acv                          9                       # DTB write access violations
system.cpu05.dtb.write_hits                    141829                       # DTB write hits
system.cpu05.dtb.write_misses                      40                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0       4390285                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      4390285                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_avg_miss_latency::0 17096.959013                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency 14096.738651                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_hits::0           4388016                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       4388016                       # number of ReadReq hits
system.cpu05.icache.ReadReq_miss_latency     38793000                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_rate::0     0.000517                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_misses::0            2269                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         2269                       # number of ReadReq misses
system.cpu05.icache.ReadReq_mshr_miss_latency     31985500                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::0     0.000517                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_misses          2269                       # number of ReadReq MSHR misses
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs              1781.468896                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0        4390285                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      4390285                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0 17096.959013                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency 14096.738651                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0            4388016                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        4388016                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency      38793000                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0      0.000517                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0             2269                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         2269                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency     31985500                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0     0.000517                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses           2269                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0       4390285                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      4390285                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0 17096.959013                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency 14096.738651                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0           4388016                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total       4388016                       # number of overall hits
system.cpu05.icache.overall_miss_latency     38793000                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0     0.000517                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0            2269                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total         2269                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency     31985500                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0     0.000517                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses          2269                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                 2269                       # number of replacements
system.cpu05.icache.sampled_refs                 2781                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu05.icache.total_refs                4954265                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.250947                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses               4233108                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                   4232961                       # ITB hits
system.cpu05.itb.fetch_misses                     147                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::wripir                   1      0.14%      0.14% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  62      8.86%      9.00% # number of callpals executed
system.cpu05.kern.callpal::tbi                      5      0.71%      9.71% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 446     63.71%     73.43% # number of callpals executed
system.cpu05.kern.callpal::rdps                    33      4.71%     78.14% # number of callpals executed
system.cpu05.kern.callpal::rti                    117     16.71%     94.86% # number of callpals executed
system.cpu05.kern.callpal::callsys                 15      2.14%     97.00% # number of callpals executed
system.cpu05.kern.callpal::imb                      2      0.29%     97.29% # number of callpals executed
system.cpu05.kern.callpal::rdunique                19      2.71%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  700                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                     1308                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                    218     35.97%     35.97% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    16      2.64%     38.61% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    27      4.46%     43.07% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   345     56.93%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                606                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     218     47.39%     47.39% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     16      3.48%     50.87% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     27      5.87%     56.74% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    199     43.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 460                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            15508737500     99.25%     99.25% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               6518000      0.04%     99.29% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              17807500      0.11%     99.40% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              93637000      0.60%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        15626700000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.576812                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel                94                      
system.cpu05.kern.mode_good::user                  94                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel             179                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                94                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel     0.525140                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       4127059000     26.61%     26.61% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user        11381089000     73.39%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     62                       # number of times the context was actually changed
system.cpu05.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu05.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu05.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu05.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    4                       # number of syscalls executed
system.cpu05.not_idle_fraction               0.749053                       # Percentage of non-idle cycles
system.cpu05.numCycles                       31253400                       # number of cpu cycles simulated
system.cpu05.num_insts                        4389867                       # Number of instructions executed
system.cpu05.num_refs                         1534234                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0        11332                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total        11332                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0  6216.086685                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency  3216.086685                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0         6533                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         6533                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency     29831000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.423491                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0         4799                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total         4799                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency     15434000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.423491                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses         4799                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0       1517929                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      1517929                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0 46244.575823                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency 43244.575823                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_hits::0           1396989                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       1396989                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency   5592819000                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.079674                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0          120940                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       120940                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency   5229999000                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.079674                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses        120940                       # number of ReadReq MSHR misses
system.cpu06.dcache.StoreCondReq_accesses::0        11295                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total        11295                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0 10700.097371                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency  7725.161038                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0         6160                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         6160                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency     54945000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.454626                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0         5135                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total         5135                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency     39576000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.453564                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses         5123                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0       248928                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       248928                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 46471.027941                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 43471.027941                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0           229530                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total       229530                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency    901445000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.077926                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0          19398                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total        19398                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency    843251000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.077926                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses        19398                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency     36103500                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs               103.364486                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0        1766857                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      1766857                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 46275.876812                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency 43275.876812                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0            1626519                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        1626519                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency    6494264000                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.079428                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0           140338                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       140338                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency   6073250000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.079428                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses         140338                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.913931                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          935.865025                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0       1766857                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      1766857                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 46275.876812                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency 43275.876812                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0           1626519                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total       1626519                       # number of overall hits
system.cpu06.dcache.overall_miss_latency   6494264000                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.079428                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0          140338                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total       140338                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency   6073250000                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.079428                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses        140338                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency     36103500                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                18993                       # number of replacements
system.cpu06.dcache.sampled_refs                19913                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              935.865025                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                2058297                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                  10970                       # number of writebacks
system.cpu06.dtb.data_accesses                1519441                       # DTB accesses
system.cpu06.dtb.data_acv                          10                       # DTB access violations
system.cpu06.dtb.data_hits                    1788314                       # DTB hits
system.cpu06.dtb.data_misses                      895                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                1382579                       # DTB read accesses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_hits                    1528139                       # DTB read hits
system.cpu06.dtb.read_misses                      712                       # DTB read misses
system.cpu06.dtb.write_accesses                136862                       # DTB write accesses
system.cpu06.dtb.write_acv                         10                       # DTB write access violations
system.cpu06.dtb.write_hits                    260175                       # DTB write hits
system.cpu06.dtb.write_misses                     183                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0       5194197                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      5194197                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0 19697.496617                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency 16697.462788                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0           5179417                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       5179417                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency    291129000                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.002845                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0           14780                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total        14780                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency    246788500                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.002845                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses         14780                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs               438.625883                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0        5194197                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      5194197                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0 19697.496617                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency 16697.462788                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0            5179417                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        5179417                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency     291129000                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.002845                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0            14780                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total        14780                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency    246788500                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.002845                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses          14780                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0       5194197                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      5194197                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0 19697.496617                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency 16697.462788                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0           5179417                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total       5179417                       # number of overall hits
system.cpu06.icache.overall_miss_latency    291129000                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.002845                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0           14780                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total        14780                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency    246788500                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.002845                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses         14780                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                14780                       # number of replacements
system.cpu06.icache.sampled_refs                15292                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu06.icache.total_refs                6707467                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.125760                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses               4390438                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                   4389924                       # ITB hits
system.cpu06.itb.fetch_misses                     514                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::wripir                 257     10.16%     10.16% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  84      3.32%     13.48% # number of callpals executed
system.cpu06.kern.callpal::tbi                      5      0.20%     13.68% # number of callpals executed
system.cpu06.kern.callpal::swpipl                1672     66.11%     79.79% # number of callpals executed
system.cpu06.kern.callpal::rdps                    48      1.90%     81.69% # number of callpals executed
system.cpu06.kern.callpal::wrusp                    1      0.04%     81.73% # number of callpals executed
system.cpu06.kern.callpal::rdusp                    1      0.04%     81.77% # number of callpals executed
system.cpu06.kern.callpal::rti                    201      7.95%     89.72% # number of callpals executed
system.cpu06.kern.callpal::callsys                 99      3.91%     93.63% # number of callpals executed
system.cpu06.kern.callpal::imb                      1      0.04%     93.67% # number of callpals executed
system.cpu06.kern.callpal::rdunique               159      6.29%     99.96% # number of callpals executed
system.cpu06.kern.callpal::wrunique                 1      0.04%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                 2529                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                     3973                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                      4                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                    854     44.99%     44.99% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    16      0.84%     45.84% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     9      0.47%     46.31% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                  1019     53.69%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total               1898                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     852     49.33%     49.33% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     16      0.93%     50.26% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      9      0.52%     50.78% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    850     49.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                1727                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            15316424000     98.02%     98.02% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               8278500      0.05%     98.07% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               6610500      0.04%     98.11% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31             295208000      1.89%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        15626521000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.997658                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.834151                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel               193                      
system.cpu06.kern.mode_good::user                 193                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel             285                       # number of protection mode switches
system.cpu06.kern.mode_switch::user               193                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel     0.677193                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       4757829000     28.94%     28.94% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user        11681404000     71.06%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     84                       # number of times the context was actually changed
system.cpu06.kern.syscall::1                        1      1.67%      1.67% # number of syscalls executed
system.cpu06.kern.syscall::2                        1      1.67%      3.33% # number of syscalls executed
system.cpu06.kern.syscall::3                        1      1.67%      5.00% # number of syscalls executed
system.cpu06.kern.syscall::4                        5      8.33%     13.33% # number of syscalls executed
system.cpu06.kern.syscall::17                       4      6.67%     20.00% # number of syscalls executed
system.cpu06.kern.syscall::54                       1      1.67%     21.67% # number of syscalls executed
system.cpu06.kern.syscall::71                      17     28.33%     50.00% # number of syscalls executed
system.cpu06.kern.syscall::73                      11     18.33%     68.33% # number of syscalls executed
system.cpu06.kern.syscall::74                      16     26.67%     95.00% # number of syscalls executed
system.cpu06.kern.syscall::144                      1      1.67%     96.67% # number of syscalls executed
system.cpu06.kern.syscall::256                      1      1.67%     98.33% # number of syscalls executed
system.cpu06.kern.syscall::257                      1      1.67%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                   60                       # number of syscalls executed
system.cpu06.not_idle_fraction               0.874240                       # Percentage of non-idle cycles
system.cpu06.numCycles                       31253042                       # number of cpu cycles simulated
system.cpu06.num_insts                        5193292                       # Number of instructions executed
system.cpu06.num_refs                         1791228                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0         8526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total         8526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0  5419.040662                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency  2419.040662                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0         4419                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total         4419                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency     22256000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.481703                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0         4107                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total         4107                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency      9935000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.481703                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses         4107                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0       1309862                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      1309862                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 48011.848224                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 45011.848224                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_hits::0           1208581                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total       1208581                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency   4862688000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.077322                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0          101281                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       101281                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency   4558845000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.077322                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses        101281                       # number of ReadReq MSHR misses
system.cpu07.dcache.StoreCondReq_accesses::0         8509                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         8509                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0  6719.630594                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency  3727.596017                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0         4286                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         4286                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency     28377000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.496298                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0         4223                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total         4223                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency     15723000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.495710                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses         4218                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0       168846                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       168846                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0 41237.554058                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency 38237.554058                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0           158903                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       158903                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency    410025000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.058888                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0           9943                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         9943                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency    380196000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.058888                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses         9943                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency     18660000                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs               344.996158                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0        1478708                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      1478708                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0 47406.252248                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency 44406.252248                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0            1367484                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1367484                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency    5272713000                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.075217                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0           111224                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       111224                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency   4939041000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.075217                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses         111224                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.624939                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          639.937622                       # Average occupied blocks per context
system.cpu07.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0       1478708                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      1478708                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0 47406.252248                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency 44406.252248                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0           1367484                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1367484                       # number of overall hits
system.cpu07.dcache.overall_miss_latency   5272713000                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.075217                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0          111224                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total       111224                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency   4939041000                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.075217                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses        111224                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency     18660000                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                 4756                       # number of replacements
system.cpu07.dcache.sampled_refs                 5466                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              637.937622                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                1885749                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                   1886                       # number of writebacks
system.cpu07.dtb.data_accesses                1423692                       # DTB accesses
system.cpu07.dtb.data_acv                          21                       # DTB access violations
system.cpu07.dtb.data_hits                    1494973                       # DTB hits
system.cpu07.dtb.data_misses                      449                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                1273118                       # DTB read accesses
system.cpu07.dtb.read_acv                          12                       # DTB read access violations
system.cpu07.dtb.read_hits                    1317710                       # DTB read hits
system.cpu07.dtb.read_misses                      402                       # DTB read misses
system.cpu07.dtb.write_accesses                150574                       # DTB write accesses
system.cpu07.dtb.write_acv                          9                       # DTB write access violations
system.cpu07.dtb.write_hits                    177263                       # DTB write hits
system.cpu07.dtb.write_misses                      47                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0       4445334                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      4445334                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0        21410                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 18409.824561                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0           4442484                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       4442484                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency     61018500                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.000641                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0            2850                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         2850                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency     52468000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.000641                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses          2850                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs              1855.853064                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0        4445334                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      4445334                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0        21410                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 18409.824561                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0            4442484                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        4442484                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency      61018500                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.000641                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0             2850                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         2850                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency     52468000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.000641                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses           2850                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0       4445334                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      4445334                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0        21410                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 18409.824561                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0           4442484                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total       4442484                       # number of overall hits
system.cpu07.icache.overall_miss_latency     61018500                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.000641                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0            2850                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total         2850                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency     52468000                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.000641                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses          2850                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                 2850                       # number of replacements
system.cpu07.icache.sampled_refs                 3362                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu07.icache.total_refs                6239378                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.285219                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses               4241268                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                   4241104                       # ITB hits
system.cpu07.itb.fetch_misses                     164                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::wripir                 108     12.16%     12.16% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  71      8.00%     20.16% # number of callpals executed
system.cpu07.kern.callpal::tbi                      4      0.45%     20.61% # number of callpals executed
system.cpu07.kern.callpal::swpipl                 501     56.42%     77.03% # number of callpals executed
system.cpu07.kern.callpal::rdps                    42      4.73%     81.76% # number of callpals executed
system.cpu07.kern.callpal::rti                    120     13.51%     95.27% # number of callpals executed
system.cpu07.kern.callpal::callsys                 16      1.80%     97.07% # number of callpals executed
system.cpu07.kern.callpal::imb                      1      0.11%     97.18% # number of callpals executed
system.cpu07.kern.callpal::rdunique                25      2.82%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  888                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                     1559                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                     11                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                    239     36.32%     36.32% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    16      2.43%     38.75% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    21      3.19%     41.95% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   382     58.05%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                658                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     239     46.95%     46.95% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     16      3.14%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     21      4.13%     54.22% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    233     45.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 509                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            15475145500     99.04%     99.04% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               6846000      0.04%     99.08% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              13653500      0.09%     99.17% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             129688000      0.83%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        15625333000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.609948                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel               109                      
system.cpu07.kern.mode_good::user                 109                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel             191                       # number of protection mode switches
system.cpu07.kern.mode_switch::user               109                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel     0.570681                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel       5823066000     35.15%     35.15% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user        10743399000     64.85%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     71                       # number of times the context was actually changed
system.cpu07.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu07.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu07.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu07.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    4                       # number of syscalls executed
system.cpu07.not_idle_fraction               0.714781                       # Percentage of non-idle cycles
system.cpu07.numCycles                       31250666                       # number of cpu cycles simulated
system.cpu07.num_insts                        4444864                       # Number of instructions executed
system.cpu07.num_refs                         1496547                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0         9448                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total         9448                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0  5721.133902                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency  2721.133902                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0         5109                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         5109                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency     24824000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.459251                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0         4339                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total         4339                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency     11807000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.459251                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses         4339                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0       1366578                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      1366578                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0 48325.656054                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency 45325.656054                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_hits::0           1257555                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       1257555                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency   5268608000                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.079778                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0          109023                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total       109023                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency   4941539000                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.079778                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses        109023                       # number of ReadReq MSHR misses
system.cpu08.dcache.StoreCondReq_accesses::0         9411                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total         9411                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0  8026.710817                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency  5049.811822                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0         4881                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         4881                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency     36361000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.481352                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0         4530                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total         4530                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency     22810000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.479970                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses         4517                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0       206803                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       206803                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0 44359.917690                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency 41359.917690                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0           190766                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       190766                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency    711400000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.077547                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0          16037                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        16037                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency    663289000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.077547                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses        16037                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency      8011500                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs               159.505639                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0        1573381                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      1573381                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0 47817.111786                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency 44817.111786                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0            1448321                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1448321                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency    5980008000                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.079485                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0           125060                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       125060                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency   5604828000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.079485                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses         125060                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.578158                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          592.033819                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0       1573381                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      1573381                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0 47817.111786                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency 44817.111786                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0           1448321                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1448321                       # number of overall hits
system.cpu08.dcache.overall_miss_latency   5980008000                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.079485                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0          125060                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total       125060                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency   5604828000                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.079485                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses        125060                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency      8011500                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                11744                       # number of replacements
system.cpu08.dcache.sampled_refs                12768                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              590.033819                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                2036568                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                   7252                       # number of writebacks
system.cpu08.dtb.data_accesses                1433061                       # DTB accesses
system.cpu08.dtb.data_acv                           5                       # DTB access violations
system.cpu08.dtb.data_hits                    1591657                       # DTB hits
system.cpu08.dtb.data_misses                      523                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                1301046                       # DTB read accesses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_hits                    1375475                       # DTB read hits
system.cpu08.dtb.read_misses                      411                       # DTB read misses
system.cpu08.dtb.write_accesses                132015                       # DTB write accesses
system.cpu08.dtb.write_acv                          5                       # DTB write access violations
system.cpu08.dtb.write_hits                    216182                       # DTB write hits
system.cpu08.dtb.write_misses                     112                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0       4494698                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      4494698                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 21892.027142                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 18891.942324                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0           4488803                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       4488803                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency    129053500                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.001312                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0            5895                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         5895                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency    111368000                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.001312                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses          5895                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs              1124.608119                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0        4494698                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      4494698                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 21892.027142                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 18891.942324                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0            4488803                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        4488803                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency     129053500                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.001312                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0             5895                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         5895                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency    111368000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.001312                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses           5895                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                 0.999952                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0          511.975227                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0       4494698                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      4494698                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 21892.027142                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 18891.942324                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0           4488803                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total       4488803                       # number of overall hits
system.cpu08.icache.overall_miss_latency    129053500                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.001312                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0            5895                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total         5895                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency    111368000                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.001312                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses          5895                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                 5894                       # number of replacements
system.cpu08.icache.sampled_refs                 6405                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse              511.975227                       # Cycle average of tags in use
system.cpu08.icache.total_refs                7203115                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.227670                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses               4122943                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                   4122763                       # ITB hits
system.cpu08.itb.fetch_misses                     180                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::wripir                  17      1.61%      1.61% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  61      5.78%      7.39% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 748     70.90%     78.29% # number of callpals executed
system.cpu08.kern.callpal::rdps                    35      3.32%     81.61% # number of callpals executed
system.cpu08.kern.callpal::wrusp                    1      0.09%     81.71% # number of callpals executed
system.cpu08.kern.callpal::rti                    151     14.31%     96.02% # number of callpals executed
system.cpu08.kern.callpal::callsys                 21      1.99%     98.01% # number of callpals executed
system.cpu08.kern.callpal::imb                      2      0.19%     98.20% # number of callpals executed
system.cpu08.kern.callpal::rdunique                19      1.80%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                 1055                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                     1806                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                      8                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                    384     40.76%     40.76% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    16      1.70%     42.46% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    28      2.97%     45.44% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   514     54.56%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                942                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     382     47.69%     47.69% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     16      2.00%     49.69% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     28      3.50%     53.18% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    375     46.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 801                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            15570238500     98.66%     98.66% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               6955500      0.04%     98.71% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              18051000      0.11%     98.82% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             185905000      1.18%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        15781150000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                0.994792                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.729572                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel               135                      
system.cpu08.kern.mode_good::user                 136                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel             211                       # number of protection mode switches
system.cpu08.kern.mode_switch::user               136                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel     0.639810                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel       6910961000     38.61%     38.61% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user        10987633000     61.39%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     61                       # number of times the context was actually changed
system.cpu08.kern.syscall::1                        1      7.69%      7.69% # number of syscalls executed
system.cpu08.kern.syscall::3                        1      7.69%     15.38% # number of syscalls executed
system.cpu08.kern.syscall::6                        1      7.69%     23.08% # number of syscalls executed
system.cpu08.kern.syscall::17                       1      7.69%     30.77% # number of syscalls executed
system.cpu08.kern.syscall::33                       1      7.69%     38.46% # number of syscalls executed
system.cpu08.kern.syscall::45                       3     23.08%     61.54% # number of syscalls executed
system.cpu08.kern.syscall::71                       4     30.77%     92.31% # number of syscalls executed
system.cpu08.kern.syscall::74                       1      7.69%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                   13                       # number of syscalls executed
system.cpu08.not_idle_fraction               0.772330                       # Percentage of non-idle cycles
system.cpu08.numCycles                       31564350                       # number of cpu cycles simulated
system.cpu08.num_insts                        4494169                       # Number of instructions executed
system.cpu08.num_refs                         1593178                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0         8221                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total         8221                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0  5295.754378                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency  2295.754378                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0         4052                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         4052                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency     22078000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.507116                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0         4169                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total         4169                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency      9571000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.507116                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses         4169                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0       1319446                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      1319446                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0 48962.912101                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency 45962.912101                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_hits::0           1210947                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       1210947                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency   5312427000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.082231                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0          108499                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       108499                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency   4986930000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.082231                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses        108499                       # number of ReadReq MSHR misses
system.cpu09.dcache.StoreCondReq_accesses::0         8208                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total         8208                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0  5443.969611                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency  2456.925274                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0         3996                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         3996                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency     22930000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.513158                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0         4212                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total         4212                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency     10324000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.511940                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses         4202                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0       115112                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       115112                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0 38075.885714                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency 35075.885714                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0           106362                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       106362                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency    333164000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.076013                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0           8750                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         8750                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency    306914000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.076013                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses         8750                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency      5465500                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs              2341.427341                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0        1434558                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      1434558                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0 48150.440515                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency 45150.440515                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0            1317309                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1317309                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency    5645591000                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.081732                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0           117249                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       117249                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency   5293844000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.081732                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses         117249                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.538316                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          551.235957                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0       1434558                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      1434558                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0 48150.440515                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency 45150.440515                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0           1317309                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1317309                       # number of overall hits
system.cpu09.dcache.overall_miss_latency   5645591000                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.081732                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0          117249                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total       117249                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency   5293844000                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.081732                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses        117249                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency      5465500                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                  338                       # number of replacements
system.cpu09.dcache.sampled_refs                  929                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              550.235957                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                2175186                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                    169                       # number of writebacks
system.cpu09.dtb.data_accesses                1434191                       # DTB accesses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_hits                    1450994                       # DTB hits
system.cpu09.dtb.data_misses                       20                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                1317504                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                    1327637                       # DTB read hits
system.cpu09.dtb.read_misses                       18                       # DTB read misses
system.cpu09.dtb.write_accesses                116687                       # DTB write accesses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_hits                    123357                       # DTB write hits
system.cpu09.dtb.write_misses                       2                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0       4153098                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      4153098                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 18747.133758                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 15747.133758                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0           4152313                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       4152313                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency     14716500                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.000189                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0             785                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          785                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency     12361500                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses           785                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs              6206.571318                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0        4153098                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      4153098                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 18747.133758                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 15747.133758                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0            4152313                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        4152313                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency      14716500                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.000189                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0              785                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          785                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency     12361500                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.000189                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses            785                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                 0.986328                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0                 505                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0       4153098                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      4153098                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 18747.133758                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 15747.133758                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0           4152313                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total       4152313                       # number of overall hits
system.cpu09.icache.overall_miss_latency     14716500                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.000189                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0             785                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total          785                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency     12361500                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.000189                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses           785                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                  785                       # number of replacements
system.cpu09.icache.sampled_refs                 1290                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse                     505                       # Cycle average of tags in use
system.cpu09.icache.total_refs                8006477                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.287349                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses               4110726                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                   4110713                       # ITB hits
system.cpu09.itb.fetch_misses                      13                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::swpctx                   2      0.52%      0.52% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 295     76.23%     76.74% # number of callpals executed
system.cpu09.kern.callpal::rdps                    32      8.27%     85.01% # number of callpals executed
system.cpu09.kern.callpal::rti                     43     11.11%     96.12% # number of callpals executed
system.cpu09.kern.callpal::callsys                  1      0.26%     96.38% # number of callpals executed
system.cpu09.kern.callpal::rdunique                14      3.62%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  387                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                      461                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                     10                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                    104     27.44%     27.44% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    16      4.22%     31.66% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    25      6.60%     38.26% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   234     61.74%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                379                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     104     42.62%     42.62% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     16      6.56%     49.18% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     25     10.25%     59.43% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                     99     40.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 244                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            15554530500     99.55%     99.55% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               6191000      0.04%     99.58% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              15429500      0.10%     99.68% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              49475000      0.32%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        15625626000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.423077                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                33                      
system.cpu09.kern.mode_good::user                  33                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel              45                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                33                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel     0.733333                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel       3423812000     23.60%     23.60% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user        11085828000     76.40%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu09.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    1                       # number of syscalls executed
system.cpu09.not_idle_fraction               0.712651                       # Percentage of non-idle cycles
system.cpu09.numCycles                       31251252                       # number of cpu cycles simulated
system.cpu09.num_insts                        4153078                       # Number of instructions executed
system.cpu09.num_refs                         1451143                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0         8344                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total         8344                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0  5350.525310                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency  2350.525310                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0         4156                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total         4156                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency     22408000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.501918                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0         4188                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total         4188                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency      9844000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.501918                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses         4188                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0       1349265                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      1349265                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 48809.954710                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 45809.954710                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_hits::0           1238202                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       1238202                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency   5420980000                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.082314                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0          111063                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       111063                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency   5087791000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.082314                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses        111063                       # number of ReadReq MSHR misses
system.cpu10.dcache.StoreCondReq_accesses::0         8313                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         8313                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0  5449.704142                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency  2476.926736                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0         4088                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         4088                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency     23025000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.508240                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0         4225                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total         4225                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency     10413000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.505714                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses         4204                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0       115126                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       115126                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0 38079.362359                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency 35079.362359                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0           106375                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       106375                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency    333232500                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.076012                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0           8751                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         8751                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency    306979500                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.076012                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses         8751                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency      5518000                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs              1466.409917                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0        1464391                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      1464391                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 48026.211461                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 45026.211461                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0            1344577                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1344577                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency    5754212500                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.081818                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0           119814                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       119814                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency   5394770500                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.081818                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses         119814                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.717099                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          734.309753                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0       1464391                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      1464391                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 48026.211461                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 45026.211461                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0           1344577                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1344577                       # number of overall hits
system.cpu10.dcache.overall_miss_latency   5754212500                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.081818                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0          119814                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total       119814                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency   5394770500                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.081818                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses        119814                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency      5518000                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                  572                       # number of replacements
system.cpu10.dcache.sampled_refs                 1210                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              734.309753                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                1774356                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                    315                       # number of writebacks
system.cpu10.dtb.data_accesses                1462815                       # DTB accesses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_hits                    1481055                       # DTB hits
system.cpu10.dtb.data_misses                       20                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                1346037                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                    1357579                       # DTB read hits
system.cpu10.dtb.read_misses                       18                       # DTB read misses
system.cpu10.dtb.write_accesses                116778                       # DTB write accesses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_hits                    123476                       # DTB write hits
system.cpu10.dtb.write_misses                       2                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0       4241676                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      4241676                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 19038.509317                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 16038.509317                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0           4240871                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       4240871                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency     15326000                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.000190                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0             805                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          805                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency     12911000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.000190                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses           805                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs              4586.425209                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0        4241676                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      4241676                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 19038.509317                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 16038.509317                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0            4240871                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        4240871                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency      15326000                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.000190                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0              805                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          805                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency     12911000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.000190                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses            805                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0       4241676                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      4241676                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 19038.509317                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 16038.509317                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0           4240871                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total       4240871                       # number of overall hits
system.cpu10.icache.overall_miss_latency     15326000                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.000190                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0             805                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total          805                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency     12911000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.000190                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses           805                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                  805                       # number of replacements
system.cpu10.icache.sampled_refs                 1317                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu10.icache.total_refs                6040322                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.272971                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses               4196440                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                   4196427                       # ITB hits
system.cpu10.itb.fetch_misses                      13                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::swpctx                   2      0.51%      0.51% # number of callpals executed
system.cpu10.kern.callpal::swpipl                 298     76.41%     76.92% # number of callpals executed
system.cpu10.kern.callpal::rdps                    32      8.21%     85.13% # number of callpals executed
system.cpu10.kern.callpal::rti                     43     11.03%     96.15% # number of callpals executed
system.cpu10.kern.callpal::callsys                  1      0.26%     96.41% # number of callpals executed
system.cpu10.kern.callpal::rdunique                14      3.59%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  390                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                      464                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                     11                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                    106     27.75%     27.75% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    16      4.19%     31.94% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    25      6.54%     38.48% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   235     61.52%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                382                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     106     42.91%     42.91% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     16      6.48%     49.39% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     25     10.12%     59.51% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    100     40.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 247                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            15552471000     99.52%     99.52% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               6600000      0.04%     99.56% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              15564000      0.10%     99.66% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              52825000      0.34%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        15627460000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.425532                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                32                      
system.cpu10.kern.mode_good::user                  32                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel              45                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                32                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel     0.711111                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel       3456622000     23.42%     23.42% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user        11303054000     76.58%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu10.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                    1                       # number of syscalls executed
system.cpu10.not_idle_fraction               0.727029                       # Percentage of non-idle cycles
system.cpu10.numCycles                       31254920                       # number of cpu cycles simulated
system.cpu10.num_insts                        4241656                       # Number of instructions executed
system.cpu10.num_refs                         1481204                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0         8391                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total         8391                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0  5248.919827                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency  2248.919827                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0         4225                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total         4225                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency     21867000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.496484                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0         4166                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total         4166                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency      9369000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.496484                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses         4166                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0       1363247                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total      1363247                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 48790.348959                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 45790.348959                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_hits::0           1250741                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total       1250741                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency   5489207000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.082528                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0          112506                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       112506                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency   5151689000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.082528                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses        112506                       # number of ReadReq MSHR misses
system.cpu11.dcache.StoreCondReq_accesses::0         8372                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         8372                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0  5430.747263                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency  2438.512869                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0         4170                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         4170                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency     22820000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.501911                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0         4202                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total         4202                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency     10232000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.501194                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses         4196                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0       115044                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       115044                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 38273.184102                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 35273.184102                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0           106288                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       106288                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency    335120000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.076110                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0           8756                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         8756                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency    308852000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.076110                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses         8756                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency      5441500                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs               917.409516                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0        1478291                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      1478291                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 48030.933021                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 45030.933021                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0            1357029                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        1357029                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency    5824327000                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.082029                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0           121262                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       121262                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency   5460541000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.082029                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses         121262                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.717267                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_%::1                -0.000131                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          734.481097                       # Average occupied blocks per context
system.cpu11.dcache.occ_blocks::1           -0.134248                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0       1478291                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      1478291                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 48030.933021                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 45030.933021                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0           1357029                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total       1357029                       # number of overall hits
system.cpu11.dcache.overall_miss_latency   5824327000                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.082029                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0          121262                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total       121262                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency   5460541000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.082029                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses        121262                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency      5441500                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                  619                       # number of replacements
system.cpu11.dcache.sampled_refs                 1282                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              734.346848                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                1176119                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                    228                       # number of writebacks
system.cpu11.dtb.data_accesses                1478659                       # DTB accesses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_hits                    1495061                       # DTB hits
system.cpu11.dtb.data_misses                       20                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                1361799                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                    1371608                       # DTB read hits
system.cpu11.dtb.read_misses                       18                       # DTB read misses
system.cpu11.dtb.write_accesses                116860                       # DTB write accesses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_hits                    123453                       # DTB write hits
system.cpu11.dtb.write_misses                       2                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0       4284714                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      4284714                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0 19047.158404                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency 16047.158404                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0           4283887                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       4283887                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency     15752000                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.000193                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0             827                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          827                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency     13271000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.000193                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses           827                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs              3260.783420                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0        4284714                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      4284714                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0 19047.158404                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency 16047.158404                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0            4283887                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        4283887                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency      15752000                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.000193                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0              827                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          827                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency     13271000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.000193                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses            827                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0       4284714                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      4284714                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0 19047.158404                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency 16047.158404                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0           4283887                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total       4283887                       # number of overall hits
system.cpu11.icache.overall_miss_latency     15752000                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.000193                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0             827                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total          827                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency     13271000                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.000193                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses           827                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                  827                       # number of replacements
system.cpu11.icache.sampled_refs                 1339                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu11.icache.total_refs                4366189                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.264988                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses               4243700                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                   4243687                       # ITB hits
system.cpu11.itb.fetch_misses                      13                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::swpctx                   2      0.53%      0.53% # number of callpals executed
system.cpu11.kern.callpal::swpipl                 286     75.66%     76.19% # number of callpals executed
system.cpu11.kern.callpal::rdps                    32      8.47%     84.66% # number of callpals executed
system.cpu11.kern.callpal::rti                     43     11.38%     96.03% # number of callpals executed
system.cpu11.kern.callpal::callsys                  1      0.26%     96.30% # number of callpals executed
system.cpu11.kern.callpal::rdunique                14      3.70%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  378                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                      452                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                     11                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                    100     27.03%     27.03% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    16      4.32%     31.35% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    25      6.76%     38.11% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   229     61.89%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                370                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                     100     42.74%     42.74% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     16      6.84%     49.57% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     25     10.68%     60.26% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                     93     39.74%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 234                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            15555013500     99.55%     99.55% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               6516000      0.04%     99.59% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              16170500      0.10%     99.69% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              48147000      0.31%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        15625847000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.406114                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                32                      
system.cpu11.kern.mode_good::user                  32                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel              45                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                32                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel     0.711111                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel      29184255000     71.84%     71.84% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user        11437000000     28.16%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu11.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                    1                       # number of syscalls executed
system.cpu11.not_idle_fraction               0.735012                       # Percentage of non-idle cycles
system.cpu11.numCycles                       31251694                       # number of cpu cycles simulated
system.cpu11.num_insts                        4284694                       # Number of instructions executed
system.cpu11.num_refs                         1495207                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0         8441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total         8441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0  5280.028770                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency  2280.028770                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0         4270                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total         4270                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency     22023000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.494136                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0         4171                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total         4171                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency      9510000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.494136                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses         4171                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0       1372288                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      1372288                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 48778.600910                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency 45778.600910                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_hits::0           1258900                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total       1258900                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency   5530908000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.082627                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0          113388                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       113388                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency   5190744000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.082627                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses        113388                       # number of ReadReq MSHR misses
system.cpu12.dcache.StoreCondReq_accesses::0         8420                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total         8420                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0  5398.383646                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency  2411.246128                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0         4213                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         4213                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency     22711000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.499644                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0         4207                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total         4207                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency     10120000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.498456                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses         4197                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0       115086                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       115086                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 38425.171625                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 35425.171625                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0           106346                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total       106346                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency    335836000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.075943                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0           8740                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         8740                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency    309616000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.075943                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses         8740                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency      5600000                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs               987.507282                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0        1487374                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      1487374                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 48037.665400                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 45037.665400                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0            1365246                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1365246                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency    5866744000                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.082110                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0           122128                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       122128                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency   5500360000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.082110                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses         122128                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.720572                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          737.866119                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0       1487374                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      1487374                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 48037.665400                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 45037.665400                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0           1365246                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1365246                       # number of overall hits
system.cpu12.dcache.overall_miss_latency   5866744000                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.082110                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0          122128                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total       122128                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency   5500360000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.082110                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses        122128                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency      5600000                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                  605                       # number of replacements
system.cpu12.dcache.sampled_refs                 1236                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              736.866119                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                1220559                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                    302                       # number of writebacks
system.cpu12.dtb.data_accesses                1487609                       # DTB accesses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_hits                    1504242                       # DTB hits
system.cpu12.dtb.data_misses                       20                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                1370706                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                    1380699                       # DTB read hits
system.cpu12.dtb.read_misses                       18                       # DTB read misses
system.cpu12.dtb.write_accesses                116903                       # DTB write accesses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_hits                    123543                       # DTB write hits
system.cpu12.dtb.write_misses                       2                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0       4311996                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      4311996                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0 17976.717113                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency 14976.717113                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0           4311137                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       4311137                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency     15442000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.000199                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0             859                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          859                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency     12865000                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses           859                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs              3384.173723                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0        4311996                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      4311996                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0 17976.717113                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency 14976.717113                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0            4311137                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        4311137                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency      15442000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.000199                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0              859                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          859                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency     12865000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.000199                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses            859                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                 0.998398                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0          511.179954                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0       4311996                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      4311996                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0 17976.717113                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency 14976.717113                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0           4311137                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total       4311137                       # number of overall hits
system.cpu12.icache.overall_miss_latency     15442000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.000199                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0             859                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total          859                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency     12865000                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.000199                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses           859                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                  858                       # number of replacements
system.cpu12.icache.sampled_refs                 1370                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse              511.179954                       # Cycle average of tags in use
system.cpu12.icache.total_refs                4636318                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle         2470966692000                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.260028                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses               4270507                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                   4270494                       # ITB hits
system.cpu12.itb.fetch_misses                      13                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::swpctx                   2      0.52%      0.52% # number of callpals executed
system.cpu12.kern.callpal::swpipl                 291     75.98%     76.50% # number of callpals executed
system.cpu12.kern.callpal::rdps                    32      8.36%     84.86% # number of callpals executed
system.cpu12.kern.callpal::rti                     43     11.23%     96.08% # number of callpals executed
system.cpu12.kern.callpal::callsys                  1      0.26%     96.34% # number of callpals executed
system.cpu12.kern.callpal::rdunique                14      3.66%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  383                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                      457                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                     12                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                    102     27.20%     27.20% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    16      4.27%     31.47% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    25      6.67%     38.13% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   232     61.87%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                375                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                     102     43.04%     43.04% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     16      6.75%     49.79% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     25     10.55%     60.34% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                     94     39.66%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 237                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            15556053000     99.55%     99.55% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               6577000      0.04%     99.60% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              15884000      0.10%     99.70% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              47325000      0.30%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        15625839000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.405172                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                31                      
system.cpu12.kern.mode_good::user                  31                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel              45                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                31                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel     0.688889                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel      29107773000     71.65%     71.65% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user        11514366000     28.35%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu12.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                    1                       # number of syscalls executed
system.cpu12.not_idle_fraction               0.739972                       # Percentage of non-idle cycles
system.cpu12.numCycles                       31251678                       # number of cpu cycles simulated
system.cpu12.num_insts                        4311976                       # Number of instructions executed
system.cpu12.num_refs                         1504390                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0         8452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total         8452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0  5179.548728                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency  2179.548728                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0         4286                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total         4286                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency     21578000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.492901                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0         4166                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total         4166                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency      9080000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.492901                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses         4166                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0       1375309                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      1375309                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 48825.864839                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 45825.864839                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_hits::0           1261386                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       1261386                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency   5562389000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.082834                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0          113923                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       113923                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency   5220620000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.082834                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses        113923                       # number of ReadReq MSHR misses
system.cpu13.dcache.StoreCondReq_accesses::0         8431                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total         8431                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0  5429.180483                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency  2448.538151                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0         4209                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         4209                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency     22922000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.500771                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0         4222                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total         4222                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency     10301000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.498992                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses         4207                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0       115022                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       115022                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0 38407.305936                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency 35407.305936                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0           106262                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       106262                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency    336448000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.076159                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0           8760                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         8760                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency    310168000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.076159                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses         8760                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency      5452500                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs              1082.934833                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0        1490331                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      1490331                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 48081.942893                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 45081.942893                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0            1367648                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1367648                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency    5898837000                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.082319                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0           122683                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       122683                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency   5530788000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.082319                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses         122683                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.724836                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          742.232295                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0       1490331                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      1490331                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 48081.942893                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 45081.942893                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0           1367648                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1367648                       # number of overall hits
system.cpu13.dcache.overall_miss_latency   5898837000                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.082319                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0          122683                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total       122683                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency   5530788000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.082319                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses        122683                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency      5452500                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                  647                       # number of replacements
system.cpu13.dcache.sampled_refs                 1289                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              740.232295                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                1395903                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                    353                       # number of writebacks
system.cpu13.dtb.data_accesses                1490605                       # DTB accesses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_hits                    1507222                       # DTB hits
system.cpu13.dtb.data_misses                       20                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                1373701                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                    1383731                       # DTB read hits
system.cpu13.dtb.read_misses                       18                       # DTB read misses
system.cpu13.dtb.write_accesses                116904                       # DTB write accesses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_hits                    123491                       # DTB write hits
system.cpu13.dtb.write_misses                       2                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0       4320612                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      4320612                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0 18273.607748                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency 15273.607748                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0           4319786                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       4319786                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency     15094000                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.000191                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0             826                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          826                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency     12616000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses           826                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs              3273.872945                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0        4320612                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      4320612                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0 18273.607748                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency 15273.607748                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0            4319786                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        4319786                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency      15094000                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.000191                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0              826                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          826                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency     12616000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.000191                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses            826                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0       4320612                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      4320612                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0 18273.607748                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency 15273.607748                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0           4319786                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total       4319786                       # number of overall hits
system.cpu13.icache.overall_miss_latency     15094000                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.000191                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0             826                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total          826                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency     12616000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.000191                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses           826                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                  826                       # number of replacements
system.cpu13.icache.sampled_refs                 1338                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu13.icache.total_refs                4380442                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.257326                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses               4279429                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                   4279416                       # ITB hits
system.cpu13.itb.fetch_misses                      13                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::swpctx                   2      0.53%      0.53% # number of callpals executed
system.cpu13.kern.callpal::swpipl                 284     75.53%     76.06% # number of callpals executed
system.cpu13.kern.callpal::rdps                    32      8.51%     84.57% # number of callpals executed
system.cpu13.kern.callpal::rti                     43     11.44%     96.01% # number of callpals executed
system.cpu13.kern.callpal::callsys                  1      0.27%     96.28% # number of callpals executed
system.cpu13.kern.callpal::rdunique                14      3.72%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  376                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                      450                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                    100     27.17%     27.17% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    16      4.35%     31.52% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    25      6.79%     38.32% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   227     61.68%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                368                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                     100     43.10%     43.10% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     16      6.90%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     25     10.78%     60.78% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     91     39.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 232                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            15556769500     99.55%     99.55% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               6682000      0.04%     99.60% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              15791500      0.10%     99.70% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              47392000      0.30%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        15626635000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.400881                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                30                      
system.cpu13.kern.mode_good::user                  30                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel              45                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                30                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel     0.666667                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel      17091782000     59.66%     59.66% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user        11555953000     40.34%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu13.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                    1                       # number of syscalls executed
system.cpu13.not_idle_fraction               0.742674                       # Percentage of non-idle cycles
system.cpu13.numCycles                       31253270                       # number of cpu cycles simulated
system.cpu13.num_insts                        4320592                       # Number of instructions executed
system.cpu13.num_refs                         1507370                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0         8425                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total         8425                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0  5227.316371                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency  2227.316371                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0         4259                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total         4259                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency     21777000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.494481                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0         4166                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total         4166                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency      9279000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.494481                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses         4166                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0       1380215                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      1380215                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 48730.474813                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency 45730.474813                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_hits::0           1266170                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       1266170                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency   5557467000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.082628                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0          114045                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       114045                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency   5215332000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.082628                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses        114045                       # number of ReadReq MSHR misses
system.cpu14.dcache.StoreCondReq_accesses::0         8410                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total         8410                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0  5659.246981                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency  2663.270142                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0         4187                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         4187                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency     23899000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.502140                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0         4223                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total         4223                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency     11239000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.501784                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses         4220                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0       115178                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       115178                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0 38523.057701                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency 35523.057701                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0           106374                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       106374                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency    339157000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.076438                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0           8804                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         8804                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency    312745000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.076438                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses         8804                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency      5546000                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs              1130.101211                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0        1495393                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      1495393                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 47998.958070                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 44998.958070                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0            1372544                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1372544                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency    5896624000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.082152                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0           122849                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       122849                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency   5528077000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.082152                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses         122849                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.637277                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          652.571927                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0       1495393                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      1495393                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 47998.958070                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 44998.958070                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0           1372544                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1372544                       # number of overall hits
system.cpu14.dcache.overall_miss_latency   5896624000                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.082152                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0          122849                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total       122849                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency   5528077000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.082152                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses        122849                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency      5546000                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                  597                       # number of replacements
system.cpu14.dcache.sampled_refs                 1156                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              652.571927                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                1306397                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                    321                       # number of writebacks
system.cpu14.dtb.data_accesses                1495670                       # DTB accesses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_hits                    1512235                       # DTB hits
system.cpu14.dtb.data_misses                       20                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                1378767                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                    1388610                       # DTB read hits
system.cpu14.dtb.read_misses                       18                       # DTB read misses
system.cpu14.dtb.write_accesses                116903                       # DTB write accesses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_hits                    123625                       # DTB write hits
system.cpu14.dtb.write_misses                       2                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0       4335892                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      4335892                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 17742.368742                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 14742.368742                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0           4335073                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       4335073                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency     14531000                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.000189                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0             819                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          819                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency     12074000                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses           819                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs              4075.248489                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0        4335892                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      4335892                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 17742.368742                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 14742.368742                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0            4335073                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        4335073                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency      14531000                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.000189                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0              819                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          819                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency     12074000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.000189                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses            819                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                 0.988102                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0          505.908309                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0       4335892                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      4335892                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 17742.368742                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 14742.368742                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0           4335073                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total       4335073                       # number of overall hits
system.cpu14.icache.overall_miss_latency     14531000                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.000189                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0             819                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total          819                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency     12074000                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.000189                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses           819                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                  818                       # number of replacements
system.cpu14.icache.sampled_refs                 1324                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse              505.908309                       # Cycle average of tags in use
system.cpu14.icache.total_refs                5395629                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.256140                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses               4294722                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                   4294709                       # ITB hits
system.cpu14.itb.fetch_misses                      13                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::swpctx                   2      0.52%      0.52% # number of callpals executed
system.cpu14.kern.callpal::swpipl                 295     76.23%     76.74% # number of callpals executed
system.cpu14.kern.callpal::rdps                    32      8.27%     85.01% # number of callpals executed
system.cpu14.kern.callpal::rti                     43     11.11%     96.12% # number of callpals executed
system.cpu14.kern.callpal::callsys                  1      0.26%     96.38% # number of callpals executed
system.cpu14.kern.callpal::rdunique                14      3.62%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  387                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                      461                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                     14                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                    105     27.70%     27.70% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    16      4.22%     31.93% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    26      6.86%     38.79% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   232     61.21%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                379                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                     105     43.21%     43.21% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     16      6.58%     49.79% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     26     10.70%     60.49% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                     96     39.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 243                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            15550119000     99.52%     99.52% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               6509000      0.04%     99.56% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              20111000      0.13%     99.69% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              48739000      0.31%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        15625478000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.413793                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                29                      
system.cpu14.kern.mode_good::user                  29                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel              45                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                29                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel     0.644444                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel      17820135000     60.63%     60.63% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user        11572689000     39.37%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu14.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                    1                       # number of syscalls executed
system.cpu14.not_idle_fraction               0.743860                       # Percentage of non-idle cycles
system.cpu14.numCycles                       31250956                       # number of cpu cycles simulated
system.cpu14.num_insts                        4335872                       # Number of instructions executed
system.cpu14.num_refs                         1512383                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0         8457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total         8457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0  5220.262217                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency  2220.262217                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0         4262                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total         4262                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency     21899000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.496039                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0         4195                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total         4195                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency      9314000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.496039                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses         4195                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0       1378029                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      1378029                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 48765.288401                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency 45765.288401                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_hits::0           1264021                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       1264021                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency   5559633000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.082733                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0          114008                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       114008                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency   5217609000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.082733                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses        114008                       # number of ReadReq MSHR misses
system.cpu15.dcache.StoreCondReq_accesses::0         8439                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total         8439                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0  5689.882353                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency  2699.269385                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0         4189                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         4189                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency     24182000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.503614                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0         4250                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total         4250                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency     11453000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.502785                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses         4243                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0       115702                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       115702                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 38787.929872                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 35787.929872                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0           106804                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total       106804                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency    345135000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.076904                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0           8898                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         8898                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency    318441000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.076904                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses         8898                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency      5438500                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs               907.899563                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0        1493731                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      1493731                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 48042.959660                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 45042.959660                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0            1370825                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        1370825                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency    5904768000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.082281                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0           122906                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       122906                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency   5536050000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.082281                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses         122906                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.761037                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          779.301498                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0       1493731                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      1493731                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 48042.959660                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 45042.959660                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0           1370825                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total       1370825                       # number of overall hits
system.cpu15.dcache.overall_miss_latency   5904768000                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.082281                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0          122906                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total       122906                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency   5536050000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.082281                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses        122906                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency      5438500                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                  660                       # number of replacements
system.cpu15.dcache.sampled_refs                 1374                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              779.301498                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                1247454                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                    297                       # number of writebacks
system.cpu15.dtb.data_accesses                1492511                       # DTB accesses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_hits                    1510634                       # DTB hits
system.cpu15.dtb.data_misses                       20                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                1375607                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                    1386456                       # DTB read hits
system.cpu15.dtb.read_misses                       18                       # DTB read misses
system.cpu15.dtb.write_accesses                116904                       # DTB write accesses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_hits                    124178                       # DTB write hits
system.cpu15.dtb.write_misses                       2                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0       4331124                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      4331124                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 17189.031505                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 14189.031505                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0           4330267                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       4330267                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency     14731000                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.000198                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0             857                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          857                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency     12160000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses           857                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs              3350.598247                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0        4331124                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      4331124                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 17189.031505                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 14189.031505                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0            4330267                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        4330267                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency      14731000                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.000198                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0              857                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          857                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency     12160000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.000198                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses            857                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0       4331124                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      4331124                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 17189.031505                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 14189.031505                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0           4330267                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total       4330267                       # number of overall hits
system.cpu15.icache.overall_miss_latency     14731000                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.000198                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0             857                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total          857                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency     12160000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.000198                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses           857                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                  857                       # number of replacements
system.cpu15.icache.sampled_refs                 1369                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu15.icache.total_refs                4586969                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.256005                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses               4286241                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                   4286228                       # ITB hits
system.cpu15.itb.fetch_misses                      13                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::swpctx                   2      0.40%      0.40% # number of callpals executed
system.cpu15.kern.callpal::swpipl                 406     81.53%     81.93% # number of callpals executed
system.cpu15.kern.callpal::rdps                    32      6.43%     88.35% # number of callpals executed
system.cpu15.kern.callpal::rti                     43      8.63%     96.99% # number of callpals executed
system.cpu15.kern.callpal::callsys                  1      0.20%     97.19% # number of callpals executed
system.cpu15.kern.callpal::rdunique                14      2.81%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  498                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                      572                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                     15                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                    139     28.37%     28.37% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    16      3.27%     31.63% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    47      9.59%     41.22% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   288     58.78%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                490                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     139     39.49%     39.49% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     16      4.55%     44.03% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     47     13.35%     57.39% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    150     42.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 352                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            15542666500     99.47%     99.47% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               6162000      0.04%     99.50% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              27591500      0.18%     99.68% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              49759000      0.32%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        15626179000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.520833                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                28                      
system.cpu15.kern.mode_good::user                  28                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel              45                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                28                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel     0.622222                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel      17093590000     59.65%     59.65% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user        11562585000     40.35%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu15.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                    1                       # number of syscalls executed
system.cpu15.not_idle_fraction               0.743995                       # Percentage of non-idle cycles
system.cpu15.numCycles                       31252358                       # number of cpu cycles simulated
system.cpu15.num_insts                        4331104                       # Number of instructions executed
system.cpu15.num_refs                         1510809                       # Number of memory references
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iocache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                             0                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               0                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency                  0                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 0                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency             0                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses                   0                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                             1                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              0                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency                 0                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                    0                       # number of overall misses
system.iocache.overall_misses::total                0                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses                  0                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                         0                       # number of replacements
system.iocache.sampled_refs                        16                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                           0                       # number of writebacks
system.l2.ReadExReq_accesses::0                   193                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                   198                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                   193                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                   198                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                  2042                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                  1161                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                  8888                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                  1347                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                  6503                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                   197                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                  196                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                  191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                  192                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                  212                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                  206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                  221                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             22138                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0  5965269.430052                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1  5814631.313131                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2  5965269.430052                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3  5814631.313131                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4  563808.521058                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  991642.549526                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6  129533.865887                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  854711.952487                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  177040.904198                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9  5844147.208122                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10 5873964.285714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11 6027732.984293                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12 5996338.541667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13 5430646.226415                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14 5588820.388350                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 5209488.687783                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40005.330201                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency           1151297000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                     193                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                     198                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                     193                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                     198                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                    2042                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                    1161                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                    8888                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                    1347                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                    6503                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                     197                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                    196                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                    191                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                    192                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                    212                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                    206                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                    221                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22138                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       885638000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0      114.704663                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1      111.808081                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2      114.704663                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3      111.808081                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4       10.841332                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5       19.068045                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6        2.490774                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7       16.435041                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8        3.404275                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9      112.375635                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10     112.948980                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11     115.905759                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12     115.302083                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13     104.424528                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14     107.466019                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15     100.171946                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 22138                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                    1388                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                    1111                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                    1226                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                    1467                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                    5309                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                    3803                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                   23687                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                    6574                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                   10896                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                     974                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                    999                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                   1079                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                   1070                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                   1049                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                   1039                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                   1136                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               62807                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    5175804.597701                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1    64327857.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2    15009833.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3    16677592.592593                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4    541871.239471                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5    1772814.960630                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6    160877.098964                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7    483149.141631                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    126345.398429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9    17319038.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10   18762291.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11   10471976.744186                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12   34638076.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13   40935909.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14   26487941.176471                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15   32163928.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40004.532249                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                        1301                       # number of ReadReq hits
system.l2.ReadReq_hits::1                        1104                       # number of ReadReq hits
system.l2.ReadReq_hits::2                        1196                       # number of ReadReq hits
system.l2.ReadReq_hits::3                        1440                       # number of ReadReq hits
system.l2.ReadReq_hits::4                        4478                       # number of ReadReq hits
system.l2.ReadReq_hits::5                        3549                       # number of ReadReq hits
system.l2.ReadReq_hits::6                       20888                       # number of ReadReq hits
system.l2.ReadReq_hits::7                        5642                       # number of ReadReq hits
system.l2.ReadReq_hits::8                        7332                       # number of ReadReq hits
system.l2.ReadReq_hits::9                         948                       # number of ReadReq hits
system.l2.ReadReq_hits::10                        975                       # number of ReadReq hits
system.l2.ReadReq_hits::11                       1036                       # number of ReadReq hits
system.l2.ReadReq_hits::12                       1057                       # number of ReadReq hits
system.l2.ReadReq_hits::13                       1038                       # number of ReadReq hits
system.l2.ReadReq_hits::14                       1022                       # number of ReadReq hits
system.l2.ReadReq_hits::15                       1122                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   54128                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              450295000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.062680                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::1               0.006301                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.024470                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::3               0.018405                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::4               0.156527                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.066789                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.118166                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.141771                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.327093                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::9               0.026694                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::10              0.024024                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::11              0.039852                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::12              0.012150                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::13              0.010486                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.016362                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.012324                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                        87                       # number of ReadReq misses
system.l2.ReadReq_misses::1                         7                       # number of ReadReq misses
system.l2.ReadReq_misses::2                        30                       # number of ReadReq misses
system.l2.ReadReq_misses::3                        27                       # number of ReadReq misses
system.l2.ReadReq_misses::4                       831                       # number of ReadReq misses
system.l2.ReadReq_misses::5                       254                       # number of ReadReq misses
system.l2.ReadReq_misses::6                      2799                       # number of ReadReq misses
system.l2.ReadReq_misses::7                       932                       # number of ReadReq misses
system.l2.ReadReq_misses::8                      3564                       # number of ReadReq misses
system.l2.ReadReq_misses::9                        26                       # number of ReadReq misses
system.l2.ReadReq_misses::10                       24                       # number of ReadReq misses
system.l2.ReadReq_misses::11                       43                       # number of ReadReq misses
system.l2.ReadReq_misses::12                       13                       # number of ReadReq misses
system.l2.ReadReq_misses::13                       11                       # number of ReadReq misses
system.l2.ReadReq_misses::14                       17                       # number of ReadReq misses
system.l2.ReadReq_misses::15                       14                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  8679                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        74                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         344239000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0          6.199568                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1          7.745275                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2          7.018760                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3          5.865712                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4          1.620833                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5          2.262687                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6          0.363279                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7          1.308944                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8          0.789739                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9          8.834702                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10         8.613614                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11         7.974977                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12         8.042056                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13         8.203051                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14         8.282002                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15         7.574824                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    8605                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency     22315500                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                 4285                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                 4175                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                 4182                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                 4204                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                 4644                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                 4348                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                 5909                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                 4591                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                 4849                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                 4182                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                4184                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                4194                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                4181                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                4186                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                4250                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                4315                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            70679                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 57558.459743                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 59074.970060                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 58976.087996                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 58667.459562                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 53108.957795                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 56724.471021                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 41739.380606                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 53722.064910                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 50863.683234                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 58976.087996                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 58947.896750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 58807.343825                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 58990.193734                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 58919.732441                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 58032.470588                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 57158.285052                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40004.032315                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           246638000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                   4285                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                   4175                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                   4182                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                   4204                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                   4644                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                   4348                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                   5909                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                   4591                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                   4849                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                   4182                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                  4184                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                  4194                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                  4181                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                  4186                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                  4250                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                  4315                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              70679                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     2827445000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0      16.494516                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1      16.929102                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2      16.900765                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3      16.812322                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4      15.219423                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5      16.255520                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6      11.961246                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7      15.395121                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8      14.575995                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9      16.900765                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10     16.892686                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11     16.852408                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12     16.904807                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13     16.884615                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14     16.630353                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15     16.379838                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                70679                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency    124941500                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                 27369                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             27369                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                     27369                       # number of Writeback hits
system.l2.Writeback_hits::total                 27369                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                          13.563702                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                     1581                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                     1309                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                     1419                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                     1665                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                     7351                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                     4964                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                    32575                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                     7921                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                    17399                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                     1171                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                    1195                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                    1270                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                    1262                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                    1261                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                    1245                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                    1357                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                84945                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     5719971.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     7812643.902439                       # average overall miss latency
system.l2.demand_avg_miss_latency::2     7182026.905830                       # average overall miss latency
system.l2.demand_avg_miss_latency::3     7118186.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::4     557463.278803                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     1131867.137809                       # average overall miss latency
system.l2.demand_avg_miss_latency::6     137040.472320                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     702760.860026                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     159093.275057                       # average overall miss latency
system.l2.demand_avg_miss_latency::9     7182026.905830                       # average overall miss latency
system.l2.demand_avg_miss_latency::10    7279963.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::11    6844410.256410                       # average overall miss latency
system.l2.demand_avg_miss_latency::12    7812643.902439                       # average overall miss latency
system.l2.demand_avg_miss_latency::13    7182026.905830                       # average overall miss latency
system.l2.demand_avg_miss_latency::14    7182026.905830                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    6815285.106383                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40005.106854                       # average overall mshr miss latency
system.l2.demand_hits::0                         1301                       # number of demand (read+write) hits
system.l2.demand_hits::1                         1104                       # number of demand (read+write) hits
system.l2.demand_hits::2                         1196                       # number of demand (read+write) hits
system.l2.demand_hits::3                         1440                       # number of demand (read+write) hits
system.l2.demand_hits::4                         4478                       # number of demand (read+write) hits
system.l2.demand_hits::5                         3549                       # number of demand (read+write) hits
system.l2.demand_hits::6                        20888                       # number of demand (read+write) hits
system.l2.demand_hits::7                         5642                       # number of demand (read+write) hits
system.l2.demand_hits::8                         7332                       # number of demand (read+write) hits
system.l2.demand_hits::9                          948                       # number of demand (read+write) hits
system.l2.demand_hits::10                         975                       # number of demand (read+write) hits
system.l2.demand_hits::11                        1036                       # number of demand (read+write) hits
system.l2.demand_hits::12                        1057                       # number of demand (read+write) hits
system.l2.demand_hits::13                        1038                       # number of demand (read+write) hits
system.l2.demand_hits::14                        1022                       # number of demand (read+write) hits
system.l2.demand_hits::15                        1122                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                    54128                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1601592000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.177103                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.156608                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.157153                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.135135                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.390831                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.285052                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.358772                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.287716                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.578596                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.190436                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.184100                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.184252                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.162441                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.176844                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.179116                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.173176                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                        280                       # number of demand (read+write) misses
system.l2.demand_misses::1                        205                       # number of demand (read+write) misses
system.l2.demand_misses::2                        223                       # number of demand (read+write) misses
system.l2.demand_misses::3                        225                       # number of demand (read+write) misses
system.l2.demand_misses::4                       2873                       # number of demand (read+write) misses
system.l2.demand_misses::5                       1415                       # number of demand (read+write) misses
system.l2.demand_misses::6                      11687                       # number of demand (read+write) misses
system.l2.demand_misses::7                       2279                       # number of demand (read+write) misses
system.l2.demand_misses::8                      10067                       # number of demand (read+write) misses
system.l2.demand_misses::9                        223                       # number of demand (read+write) misses
system.l2.demand_misses::10                       220                       # number of demand (read+write) misses
system.l2.demand_misses::11                       234                       # number of demand (read+write) misses
system.l2.demand_misses::12                       205                       # number of demand (read+write) misses
system.l2.demand_misses::13                       223                       # number of demand (read+write) misses
system.l2.demand_misses::14                       223                       # number of demand (read+write) misses
system.l2.demand_misses::15                       235                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                  30817                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         74                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1229877000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0          19.445288                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1          23.485867                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2          21.665257                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3          18.464264                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4           4.182152                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5           6.193191                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6           0.943761                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7           3.881202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8           1.766941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9          26.253629                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10         25.726360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11         24.207087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12         24.360539                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13         24.379857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14         24.693173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15         22.655122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    30743                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.015984                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.003278                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.030927                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.021042                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.042311                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.010713                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.026094                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.008947                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.006885                       # Average percentage of cache occupancy
system.l2.occ_%::9                           0.000379                       # Average percentage of cache occupancy
system.l2.occ_%::10                          0.000701                       # Average percentage of cache occupancy
system.l2.occ_%::11                          0.006602                       # Average percentage of cache occupancy
system.l2.occ_%::12                          0.000951                       # Average percentage of cache occupancy
system.l2.occ_%::13                          0.003047                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.002772                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.001093                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.374238                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    523.761394                       # Average occupied blocks per context
system.l2.occ_blocks::1                    107.400019                       # Average occupied blocks per context
system.l2.occ_blocks::2                   1013.410012                       # Average occupied blocks per context
system.l2.occ_blocks::3                    689.499119                       # Average occupied blocks per context
system.l2.occ_blocks::4                   1386.446902                       # Average occupied blocks per context
system.l2.occ_blocks::5                    351.055245                       # Average occupied blocks per context
system.l2.occ_blocks::6                    855.063673                       # Average occupied blocks per context
system.l2.occ_blocks::7                    293.160644                       # Average occupied blocks per context
system.l2.occ_blocks::8                    225.611276                       # Average occupied blocks per context
system.l2.occ_blocks::9                     12.413509                       # Average occupied blocks per context
system.l2.occ_blocks::10                    22.971925                       # Average occupied blocks per context
system.l2.occ_blocks::11                   216.330826                       # Average occupied blocks per context
system.l2.occ_blocks::12                    31.177442                       # Average occupied blocks per context
system.l2.occ_blocks::13                    99.835895                       # Average occupied blocks per context
system.l2.occ_blocks::14                    90.837651                       # Average occupied blocks per context
system.l2.occ_blocks::15                    35.830992                       # Average occupied blocks per context
system.l2.occ_blocks::16                 12263.032059                       # Average occupied blocks per context
system.l2.overall_accesses::0                    1581                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                    1309                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                    1419                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                    1665                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                    7351                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                    4964                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                   32575                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                    7921                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                   17399                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                    1171                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                   1195                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                   1270                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                   1262                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                   1261                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                   1245                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                   1357                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               84945                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    5719971.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    7812643.902439                       # average overall miss latency
system.l2.overall_avg_miss_latency::2    7182026.905830                       # average overall miss latency
system.l2.overall_avg_miss_latency::3    7118186.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::4    557463.278803                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    1131867.137809                       # average overall miss latency
system.l2.overall_avg_miss_latency::6    137040.472320                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    702760.860026                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    159093.275057                       # average overall miss latency
system.l2.overall_avg_miss_latency::9    7182026.905830                       # average overall miss latency
system.l2.overall_avg_miss_latency::10   7279963.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::11   6844410.256410                       # average overall miss latency
system.l2.overall_avg_miss_latency::12   7812643.902439                       # average overall miss latency
system.l2.overall_avg_miss_latency::13   7182026.905830                       # average overall miss latency
system.l2.overall_avg_miss_latency::14   7182026.905830                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   6815285.106383                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40005.106854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                        1301                       # number of overall hits
system.l2.overall_hits::1                        1104                       # number of overall hits
system.l2.overall_hits::2                        1196                       # number of overall hits
system.l2.overall_hits::3                        1440                       # number of overall hits
system.l2.overall_hits::4                        4478                       # number of overall hits
system.l2.overall_hits::5                        3549                       # number of overall hits
system.l2.overall_hits::6                       20888                       # number of overall hits
system.l2.overall_hits::7                        5642                       # number of overall hits
system.l2.overall_hits::8                        7332                       # number of overall hits
system.l2.overall_hits::9                         948                       # number of overall hits
system.l2.overall_hits::10                        975                       # number of overall hits
system.l2.overall_hits::11                       1036                       # number of overall hits
system.l2.overall_hits::12                       1057                       # number of overall hits
system.l2.overall_hits::13                       1038                       # number of overall hits
system.l2.overall_hits::14                       1022                       # number of overall hits
system.l2.overall_hits::15                       1122                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                   54128                       # number of overall hits
system.l2.overall_miss_latency             1601592000                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.177103                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.156608                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.157153                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.135135                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.390831                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.285052                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.358772                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.287716                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.578596                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.190436                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.184100                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.184252                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.162441                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.176844                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.179116                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.173176                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                       280                       # number of overall misses
system.l2.overall_misses::1                       205                       # number of overall misses
system.l2.overall_misses::2                       223                       # number of overall misses
system.l2.overall_misses::3                       225                       # number of overall misses
system.l2.overall_misses::4                      2873                       # number of overall misses
system.l2.overall_misses::5                      1415                       # number of overall misses
system.l2.overall_misses::6                     11687                       # number of overall misses
system.l2.overall_misses::7                      2279                       # number of overall misses
system.l2.overall_misses::8                     10067                       # number of overall misses
system.l2.overall_misses::9                       223                       # number of overall misses
system.l2.overall_misses::10                      220                       # number of overall misses
system.l2.overall_misses::11                      234                       # number of overall misses
system.l2.overall_misses::12                      205                       # number of overall misses
system.l2.overall_misses::13                      223                       # number of overall misses
system.l2.overall_misses::14                      223                       # number of overall misses
system.l2.overall_misses::15                      235                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                 30817                       # number of overall misses
system.l2.overall_mshr_hits                        74                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        1229877000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0         19.445288                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1         23.485867                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2         21.665257                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3         18.464264                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4          4.182152                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5          6.193191                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6          0.943761                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7          3.881202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8          1.766941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9         26.253629                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10        25.726360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11        24.207087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12        24.360539                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13        24.379857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14        24.693173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15        22.655122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   30743                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency    147257000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                          21311                       # number of replacements
system.l2.sampled_refs                          40768                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      18217.838580                       # Cycle average of tags in use
system.l2.total_refs                           552965                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            13495                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------
