File	Unused	Number of Nodes	Estimated Latency	Partitions	Channel Width Base	Channel Width TMR	Number of Inputs Base	Number of Inputs TMR	Number of Outputs Base	Number of Outputs TMR	Number of LUTs Base	Number of LUTs TMR	Number of Latches Base	Number of Latches TMR	VPR Duration Base	VPR Duration TMR	NetDelay Base (s)	NetDelay TMR (s)	LogicDelay Base (s)	LogicDelay TMR (s)	Period Base (ns)	Period TMR (ns)
Per partition values	Recovery Time	Number of Outputs	Number of Inputs	Number of cut loops	Number of latches	Number of LUTs	Critical Path Length
/home/dsmu186/ths/workflow/blifs/clma.blif	1	8414	1.38227e-08	2	66	76	62	62	82	82	8365	25475	33	99	277.74	1923.61	4.01466e-09	5.44633e-09	5.20048e-09	5.87866e-09	9.21514	11.325	
	0.000488704	257	91	33	33	5280	2
	0.000296028	123	312	0	0	3101	1
	
	
	

/home/dsmu186/ths/workflow/blifs/s38417.blif	1	7559	9.4463e-09	2	42	56	29	29	106	106	6042	19588	1463	4389	105.38	1055.49	2.15227e-09	3.05338e-09	4.14526e-09	4.85104e-09	6.29753	7.90442	
	0.000489118	1223	1110	1028	1234	5280	7
	8.89889e-05	239	349	132	229	816	10
	
	
	

/home/dsmu186/ths/workflow/blifs/s38584.1.blif	1	7541	7.65026e-09	2	44	48	38	38	304	304	6177	20049	1260	3780	139.53	489.17	2.00323e-09	2.64726e-09	3.09694e-09	5.6478e-09	5.10017	8.33749	
	0.00048915	1177	1036	930	1111	5280	17
	0.000103738	341	486	129	149	1001	9
	
	
	

/home/dsmu186/ths/workflow/blifs/ex1010.blif	1	4598	9.20529e-09	1	58	62	10	10	10	10	4598	13804	0	0	139.69	690.62	3.64821e-09	4.67786e-09	2.48865e-09	2.83809e-09	6.13686	7.51595	
	0.000429218	10	10	0	0	4598	1
	
	
	

/home/dsmu186/ths/workflow/blifs/pdc.blif	1	4575	1.05395e-08	1	66	72	16	16	40	40	4575	13765	0	0	138.45	377.02	4.19517e-09	4.8187e-09	2.83119e-09	2.84499e-09	7.02636	7.66369	
	0.000429221	40	16	0	0	4575	1
	
	
	

/home/dsmu186/ths/workflow/blifs/elliptic.blif	1	4724	1.14155e-08	1	50	62	131	131	114	114	3602	12059	1122	3366	67.7	931.99	2.088e-09	2.63906e-09	5.52232e-09	6.2143e-09	7.61032	8.85336	
	0.000341473	1253	1272	1141	1122	3602	47
	
	
	

/home/dsmu186/ths/workflow/blifs/frisc.blif	1	4425	1.64124e-08	1	54	66	20	20	116	116	3539	11561	886	2658	118.41	688.52	2.65136e-09	3.75758e-09	8.29024e-09	9.33856e-09	10.9416	13.0961	
	0.000341976	944	962	942	886	3539	48
	
	
	

/home/dsmu186/ths/workflow/blifs/spla.blif	1	3690	8.69355e-09	1	56	62	16	16	46	46	3690	11116	0	0	127.51	338.53	2.96451e-09	3.72478e-09	2.83119e-09	3.18753e-09	5.7957	6.91231	
	0.000355217	46	16	0	0	3690	1
	
	
	

/home/dsmu186/ths/workflow/blifs/bigkey.blif	1	1931	3.3939e-09	1	44	42	229	229	197	197	1699	5446	224	672	32.02	97.5	9.6948e-10	1.31543e-09	1.33555e-09	1.44723e-09	2.2626	2.76266	
	0.000162827	349	565	336	224	1707	4
	
	
	

/home/dsmu186/ths/workflow/blifs/s298.blif	1	1938	1.24575e-08	1	30	34	4	4	6	6	1930	5808	8	24	28.71	115.08	2.7758e-09	4.23207e-09	5.52922e-09	7.27642e-09	8.30502	11.5085	
	0.000192848	18	16	12	8	1930	18
	
	
	

/home/dsmu186/ths/workflow/blifs/des.blif	1	1591	5.61483e-09	1	40	44	256	256	245	245	1591	5018	0	0	28	125.42	1.59711e-09	2.54609e-09	2.14611e-09	2.13231e-09	3.74322	4.6784	
	0.000148011	245	256	0	0	1591	1
	
	
	

/home/dsmu186/ths/workflow/blifs/dsip.blif	1	1594	3.3939e-09	1	38	42	229	229	197	197	1362	4317	224	672	21.18	72.5	9.6948e-10	1.65728e-09	1.33555e-09	1.44723e-09	2.2626	3.10451	
	0.000136669	231	444	215	224	1370	511
	
	
	

/home/dsmu186/ths/workflow/blifs/diffeq.blif	1	1871	9.96217e-09	1	36	40	64	64	39	39	1494	4900	377	1131	18.64	101.73	1.46857e-09	1.74205e-09	5.17288e-09	5.51542e-09	6.64145	7.25747	
	0.000148319	418	446	382	377	1494	16
	
	
	

/home/dsmu186/ths/workflow/blifs/apex2.blif	1	1878	7.27428e-09	1	48	56	38	38	3	3	1878	5637	0	0	23.04	280.9	2.01143e-09	3.23389e-09	2.83809e-09	2.82429e-09	4.84952	6.05818	
	0.000177615	3	38	0	0	1878	1
	
	
	

/home/dsmu186/ths/workflow/blifs/seq.blif	1	1750	6.62388e-09	1	46	54	41	41	35	35	1750	5285	0	0	35.56	174.61	2.27671e-09	2.7676e-09	2.13921e-09	2.50245e-09	4.41592	5.27005	
	0.000162813	35	41	0	0	1750	1
	
	
	

/home/dsmu186/ths/workflow/blifs/tseng.blif	1	1431	8.80004e-09	1	32	38	52	52	122	122	1046	3650	385	1155	12.06	77.19	1.05015e-09	1.67778e-09	4.81654e-09	5.52232e-09	5.86669	7.2001	
	0.000103952	512	443	391	385	1046	20
	
	
	

/home/dsmu186/ths/workflow/blifs/alu4.blif	1	1522	7.35723e-09	1	36	42	14	14	8	8	1522	4574	0	0	21.48	81.23	3.10125e-09	2.48592e-09	1.80357e-09	2.83119e-09	4.90482	5.31711	
	0.000148015	8	14	0	0	1522	1
	
	
	

/home/dsmu186/ths/workflow/blifs/apex4.blif	1	1262	6.72643e-09	1	48	54	9	9	19	19	1262	3805	0	0	14.44	78.34	2.34508e-09	2.90024e-09	2.13921e-09	2.49555e-09	4.48429	5.39579	
	0.000118413	19	9	0	0	1262	1
	
	
	

/home/dsmu186/ths/workflow/blifs/misex3.blif	1	1397	7.23921e-09	1	42	48	14	14	14	14	1397	4205	0	0	18.03	69.02	2.68693e-09	3.02878e-09	2.13921e-09	2.48175e-09	4.82614	5.51053	
	0.000133214	14	14	0	0	1397	1
	
	
	

/home/dsmu186/ths/workflow/blifs/ex5p.blif	1	1064	7.64943e-09	1	48	62	8	8	63	63	1064	3255	0	0	13.47	90.71	2.96041e-09	2.49412e-09	2.13921e-09	2.84499e-09	5.09962	5.33911	
	0.000103615	63	8	0	0	1064	1
	
	
	

{'error': ['../vpr', '--route_file', 'file.route', '--place_file', 'file.place', '--net_file', 'file.net', '--full_stats', '--seed', '1299', '../arch.xml', '/home/dsmu186/ths/workflow/blifs/adder.blif']}
