;redcode
;assert 1
	SPL 0, 202
	CMP -207, <-120
	MOV -1, <-27
	MOV -11, <-20
	DJN -1, @-20
	SPL 0, #302
	SUB @127, 106
	SPL 12, <20
	SUB @127, 206
	JMZ -7, @-20
	SUB #72, @150
	SUB 31, 210
	CMP 400, 80
	CMP 400, 80
	SUB @127, 106
	SLT 0, 9
	SUB @127, 106
	ADD 130, 0
	SLT 130, 0
	JMP @72, #120
	SLT @13, 0
	CMP -207, <-115
	SLT 0, @0
	CMP 0, 0
	SUB 3, @821
	SLT 0, @0
	SLT @13, 0
	MOV -7, <-20
	CMP -207, <-115
	CMP -207, <-115
	SUB #72, @157
	SUB #72, @150
	JMZ @-127, 100
	DAT #121, #106
	DAT #121, #106
	SLT @0, 0
	DJN <-12, <10
	SLT 130, 0
	SLT 130, 0
	CMP 210, 1
	DAT #121, #106
	SUB #72, @70
	SUB #72, @70
	SUB #72, @70
	SUB #-12, @10
	CMP #1, 0
	CMP #1, 0
	JMN 0, 0
	ADD 0, 21
	SLT 130, 0
	SLT 130, 0
