  /home/srdejong/Cyclone-V-ADC-UART/qsys/UART_pll/simulation/submodules/UART_pll_UART_pll.vo \
  /home/srdejong/Cyclone-V-ADC-UART/qsys/UART_pll/simulation/UART_pll.vhd \
  /home/srdejong/Cyclone-V-ADC-UART/qsys/lpm_pll/simulation/submodules/lpm_pll_pll_0.vo \
  /home/srdejong/Cyclone-V-ADC-UART/qsys/lpm_pll/simulation/lpm_pll.vhd \
  /home/srdejong/Cyclone-V-ADC-UART/qsys/FIR_ofc/simulation/submodules/dspba_library_package.vhd \
  /home/srdejong/Cyclone-V-ADC-UART/qsys/FIR_ofc/simulation/submodules/dspba_library.vhd \
  /home/srdejong/Cyclone-V-ADC-UART/qsys/FIR_ofc/simulation/submodules/auk_dspip_math_pkg_hpfir.vhd \
  /home/srdejong/Cyclone-V-ADC-UART/qsys/FIR_ofc/simulation/submodules/auk_dspip_lib_pkg_hpfir.vhd \
  /home/srdejong/Cyclone-V-ADC-UART/qsys/FIR_ofc/simulation/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd \
  /home/srdejong/Cyclone-V-ADC-UART/qsys/FIR_ofc/simulation/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd \
  /home/srdejong/Cyclone-V-ADC-UART/qsys/FIR_ofc/simulation/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd \
  /home/srdejong/Cyclone-V-ADC-UART/qsys/FIR_ofc/simulation/submodules/auk_dspip_roundsat_hpfir.vhd \
  /home/srdejong/Cyclone-V-ADC-UART/qsys/FIR_ofc/simulation/submodules/altera_avalon_sc_fifo.v \
  /home/srdejong/Cyclone-V-ADC-UART/qsys/FIR_ofc/simulation/submodules/FIR_ofc_fir_compiler_ii_0_rtl_core.vhd \
  /home/srdejong/Cyclone-V-ADC-UART/qsys/FIR_ofc/simulation/submodules/FIR_ofc_fir_compiler_ii_0_ast.vhd \
  /home/srdejong/Cyclone-V-ADC-UART/qsys/FIR_ofc/simulation/submodules/FIR_ofc_fir_compiler_ii_0.vhd \
  /home/srdejong/Cyclone-V-ADC-UART/qsys/FIR_ofc/simulation/submodules/FIR_ofc_fir_compiler_ii_0_tb.vhd \
  /home/srdejong/Cyclone-V-ADC-UART/qsys/FIR_ofc/simulation/FIR_ofc.vhd \
