{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574126536212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574126536225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 09:22:16 2019 " "Processing started: Tue Nov 19 09:22:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574126536225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574126536225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c ECE2300 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c ECE2300" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574126536225 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1574126536878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical.v 1 1 " "Found 1 design units, including 1 entities, in source file logical.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical " "Found entity 1: logical" {  } { { "logical.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/logical.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574126549973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574126549973 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "eight_to_one_mux.v " "Can't analyze file -- file eight_to_one_mux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1574126549977 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "four_to_one_mux.v " "Can't analyze file -- file four_to_one_mux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1574126549980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574126549982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574126549982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4iram1a.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4iram1a.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4iram1A " "Found entity 1: lab4iram1A" {  } { { "lab4iram1A.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/lab4iram1A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574126549985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574126549985 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "alu_test.v " "Can't analyze file -- file alu_test.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1574126549990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574126549993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574126549993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4iramhrm.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4iramhrm.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4iramHRM " "Found entity 1: lab4iramHRM" {  } { { "lab4iramHRM.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/lab4iramHRM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574126549995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574126549995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4dram.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4dram " "Found entity 1: lab4dram" {  } { { "lab4dram.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/lab4dram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574126549997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574126549997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_seven_seg " "Found entity 1: hex_to_seven_seg" {  } { { "hex_to_seven_seg.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/hex_to_seven_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574126549999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574126549999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574126550002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574126550002 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "two_to_one_mux.v " "Can't analyze file -- file two_to_one_mux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1574126550007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk.v 2 2 " "Found 2 design units, including 2 entities, in source file var_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk " "Found entity 1: var_clk" {  } { { "var_clk.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/var_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574126550010 ""} { "Info" "ISGN_ENTITY_NAME" "2 pclock " "Found entity 2: pclock" {  } { { "var_clk.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/var_clk.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574126550010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574126550010 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "muxCI.v " "Can't analyze file -- file muxCI.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1574126550014 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "signExtend.v " "Can't analyze file -- file signExtend.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1574126550017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574126550021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574126550021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4iram1b.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4iram1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4iram1B " "Found entity 1: lab4iram1B" {  } { { "lab4iram1B.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/lab4iram1B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574126550023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574126550023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Found entity 1: lab4" {  } { { "lab4.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/lab4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574126550026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574126550026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574126550027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574126550027 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "halt_logic.v " "Can't analyze file -- file halt_logic.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1574126550032 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "one_bit_adder.v " "Can't analyze file -- file one_bit_adder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1574126550035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4iram.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4iram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4iram " "Found entity 1: lab4iram" {  } { { "lab4iram.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/lab4iram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574126550038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574126550038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_test.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_test " "Found entity 1: lab4_test" {  } { { "lab4_test.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/lab4_test.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574126550041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574126550041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574126550042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574126550042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574126550044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574126550044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_top.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_top " "Found entity 1: lab4_top" {  } { { "lab4_top.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/lab4_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574126550049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574126550049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_reg_in.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_reg_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_reg_in " "Found entity 1: dual_reg_in" {  } { { "dual_reg_in.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/dual_reg_in.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574126550050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574126550050 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab4_test.v(753) " "Verilog HDL or VHDL warning at lab4_test.v(753): conditional expression evaluates to a constant" {  } { { "lab4_test.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/lab4_test.v" 753 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1574126550059 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab4_test.v(769) " "Verilog HDL or VHDL warning at lab4_test.v(769): conditional expression evaluates to a constant" {  } { { "lab4_test.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/lab4_test.v" 769 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1574126550060 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab4_test.v(733) " "Verilog HDL or VHDL warning at lab4_test.v(733): conditional expression evaluates to a constant" {  } { { "lab4_test.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/lab4_test.v" 733 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1574126550062 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4_top " "Elaborating entity \"lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574126550098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4 lab4:daCore " "Elaborating entity \"lab4\" for hierarchy \"lab4:daCore\"" {  } { { "lab4_top.v" "daCore" { Text "C:/Users/zyf/Documents/real_lab4/lab4/lab4_top.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574126550100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu lab4:daCore\|cpu:proc " "Elaborating entity \"cpu\" for hierarchy \"lab4:daCore\|cpu:proc\"" {  } { { "lab4.v" "proc" { Text "C:/Users/zyf/Documents/real_lab4/lab4/lab4.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574126550128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder lab4:daCore\|cpu:proc\|decoder:decoder " "Elaborating entity \"decoder\" for hierarchy \"lab4:daCore\|cpu:proc\|decoder:decoder\"" {  } { { "cpu.v" "decoder" { Text "C:/Users/zyf/Documents/real_lab4/lab4/cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574126550132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile lab4:daCore\|cpu:proc\|registerFile:registerFile " "Elaborating entity \"registerFile\" for hierarchy \"lab4:daCore\|cpu:proc\|registerFile:registerFile\"" {  } { { "cpu.v" "registerFile" { Text "C:/Users/zyf/Documents/real_lab4/lab4/cpu.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574126550134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu lab4:daCore\|cpu:proc\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"lab4:daCore\|cpu:proc\|alu:alu\"" {  } { { "cpu.v" "alu" { Text "C:/Users/zyf/Documents/real_lab4/lab4/cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574126550136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder lab4:daCore\|cpu:proc\|alu:alu\|adder:adder " "Elaborating entity \"adder\" for hierarchy \"lab4:daCore\|cpu:proc\|alu:alu\|adder:adder\"" {  } { { "alu.v" "adder" { Text "C:/Users/zyf/Documents/real_lab4/lab4/alu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574126550138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter lab4:daCore\|cpu:proc\|alu:alu\|shifter:shifter " "Elaborating entity \"shifter\" for hierarchy \"lab4:daCore\|cpu:proc\|alu:alu\|shifter:shifter\"" {  } { { "alu.v" "shifter" { Text "C:/Users/zyf/Documents/real_lab4/lab4/alu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574126550140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical lab4:daCore\|cpu:proc\|alu:alu\|logical:logical " "Elaborating entity \"logical\" for hierarchy \"lab4:daCore\|cpu:proc\|alu:alu\|logical:logical\"" {  } { { "alu.v" "logical" { Text "C:/Users/zyf/Documents/real_lab4/lab4/alu.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574126550141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control lab4:daCore\|cpu:proc\|alu:alu\|control:control " "Elaborating entity \"control\" for hierarchy \"lab4:daCore\|cpu:proc\|alu:alu\|control:control\"" {  } { { "alu.v" "control" { Text "C:/Users/zyf/Documents/real_lab4/lab4/alu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574126550145 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab4iram2e.v 1 1 " "Using design file lab4iram2e.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab4iram2E " "Found entity 1: lab4iram2E" {  } { { "lab4iram2e.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/lab4iram2e.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574126550159 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1574126550159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4iram2E lab4:daCore\|lab4iram2E:program2run " "Elaborating entity \"lab4iram2E\" for hierarchy \"lab4:daCore\|lab4iram2E:program2run\"" {  } { { "lab4.v" "program2run" { Text "C:/Users/zyf/Documents/real_lab4/lab4/lab4.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574126550160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4dram lab4:daCore\|lab4dram:memory " "Elaborating entity \"lab4dram\" for hierarchy \"lab4:daCore\|lab4dram:memory\"" {  } { { "lab4.v" "memory" { Text "C:/Users/zyf/Documents/real_lab4/lab4/lab4.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574126550178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "var_clk var_clk:clockGenerator " "Elaborating entity \"var_clk\" for hierarchy \"var_clk:clockGenerator\"" {  } { { "lab4_top.v" "clockGenerator" { Text "C:/Users/zyf/Documents/real_lab4/lab4/lab4_top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574126550201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pclock var_clk:clockGenerator\|pclock:counter_10MHz " "Elaborating entity \"pclock\" for hierarchy \"var_clk:clockGenerator\|pclock:counter_10MHz\"" {  } { { "var_clk.v" "counter_10MHz" { Text "C:/Users/zyf/Documents/real_lab4/lab4/var_clk.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574126550202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pclock var_clk:clockGenerator\|pclock:counter_1MHz " "Elaborating entity \"pclock\" for hierarchy \"var_clk:clockGenerator\|pclock:counter_1MHz\"" {  } { { "var_clk.v" "counter_1MHz" { Text "C:/Users/zyf/Documents/real_lab4/lab4/var_clk.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574126550203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_reg_in dual_reg_in:inputs " "Elaborating entity \"dual_reg_in\" for hierarchy \"dual_reg_in:inputs\"" {  } { { "lab4_top.v" "inputs" { Text "C:/Users/zyf/Documents/real_lab4/lab4/lab4_top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574126550206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_seven_seg hex_to_seven_seg:upperIOG " "Elaborating entity \"hex_to_seven_seg\" for hierarchy \"hex_to_seven_seg:upperIOG\"" {  } { { "lab4_top.v" "upperIOG" { Text "C:/Users/zyf/Documents/real_lab4/lab4/lab4_top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574126550207 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "24 " "Ignored 24 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "24 " "Ignored 24 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1574126556139 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1574126556139 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1574126562287 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lab4_top.v" "" { Text "C:/Users/zyf/Documents/real_lab4/lab4/lab4_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574126565514 "|lab4_top|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1574126565514 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1574126565725 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574126568237 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574126568237 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3469 " "Implemented 3469 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574126568637 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574126568637 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3401 " "Implemented 3401 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574126568637 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574126568637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4909 " "Peak virtual memory: 4909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574126568739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 09:22:48 2019 " "Processing ended: Tue Nov 19 09:22:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574126568739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574126568739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574126568739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574126568739 ""}
