# Reading D:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do den_gt_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Admin/Documents/quartus/den_gt {C:/Users/Admin/Documents/quartus/den_gt/den_gt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:59 on Dec 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Admin/Documents/quartus/den_gt" C:/Users/Admin/Documents/quartus/den_gt/den_gt.v 
# -- Compiling module den_gt
# 
# Top level modules:
# 	den_gt
# End time: 15:32:59 on Dec 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Admin/Documents/quartus/den_gt {C:/Users/Admin/Documents/quartus/den_gt/den_gt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:59 on Dec 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Admin/Documents/quartus/den_gt" C:/Users/Admin/Documents/quartus/den_gt/den_gt.v 
# -- Compiling module den_gt
# 
# Top level modules:
# 	den_gt
# End time: 15:32:59 on Dec 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Admin/Documents/quartus/den_gt {C:/Users/Admin/Documents/quartus/den_gt/den_gt_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:59 on Dec 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Admin/Documents/quartus/den_gt" C:/Users/Admin/Documents/quartus/den_gt/den_gt_tb.v 
# -- Compiling module den_gt_tb
# 
# Top level modules:
# 	den_gt_tb
# End time: 15:32:59 on Dec 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  den_gt_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" den_gt_tb 
# Start time: 15:32:59 on Dec 06,2021
# Loading work.den_gt_tb
# Loading work.den_gt
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/Admin/Documents/quartus/den_gt/den_gt_tb.v(24)
#    Time: 22900 ps  Iteration: 1  Instance: /den_gt_tb
# 1
# Break in Module den_gt_tb at C:/Users/Admin/Documents/quartus/den_gt/den_gt_tb.v line 24
# End time: 16:15:17 on Dec 06,2021, Elapsed time: 0:42:18
# Errors: 0, Warnings: 0
