git clone --depth 1 --no-tags https://github.com/AryamanBhagat/VerilogAssignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220841683
git clone --depth 1 --no-tags https://github.com/SMU-Projects/CSE7381-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218892909
git clone --depth 1 --no-tags https://github.com/Tantatorn-dev/FPGA-Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219265408
git clone --depth 1 --no-tags https://github.com/IHannibal/runoob-git-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221400379
git clone --depth 1 --no-tags https://github.com/germancq/verilog_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221500407
git clone --depth 1 --no-tags https://github.com/PSoysauce/CS4341_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221785866
git clone --depth 1 --no-tags https://github.com/ellenxwchen/Cookie-Clicker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224354463
git clone --depth 1 --no-tags https://github.com/Adi-Levy/system-verilog-Bricks-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224043119
git clone --depth 1 --no-tags https://github.com/ChenKuanghua/mips32-thu-course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224392562
git clone --depth 1 --no-tags https://github.com/charles-gabriel-cc/Projeto-de-SD-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224523795
git clone --depth 1 --no-tags https://github.com/belalshehab/Mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223664271
git clone --depth 1 --no-tags https://github.com/grantguglielmo/460MLab7b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224745431
git clone --depth 1 --no-tags https://github.com/iWebster28/Music.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223622164
git clone --depth 1 --no-tags https://github.com/nidhish1602/LD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223735997
git clone --depth 1 --no-tags https://github.com/sebekdabek/Gsensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224663607
git clone --depth 1 --no-tags https://github.com/Srbao/Sdram_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218213775
git clone --depth 1 --no-tags https://github.com/alainlou/FFT-H.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218169676
git clone --depth 1 --no-tags https://github.com/soyoungna/LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218284839
git clone --depth 1 --no-tags https://github.com/seo1224/LosicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218296030
git clone --depth 1 --no-tags https://github.com/dyudyo88/LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218253657
git clone --depth 1 --no-tags https://github.com/hyunatic/cz1005.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218554862
git clone --depth 1 --no-tags https://github.com/Vinayaka2k/DDCO_Proj_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219252401
git clone --depth 1 --no-tags https://github.com/Rubusch/vhdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221481030
git clone --depth 1 --no-tags https://github.com/Chenyivi/DDS_IP_ROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221462352
git clone --depth 1 --no-tags https://github.com/dodgez/bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221653280
git clone --depth 1 --no-tags https://github.com/phamngocson1408/riscv32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221139485
git clone --depth 1 --no-tags https://github.com/hrushikesh890/ESE507_Project_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222132715
git clone --depth 1 --no-tags https://github.com/eugenetdr/SNAK3D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221858535
git clone --depth 1 --no-tags https://github.com/ken32293355/midterm_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222276336
git clone --depth 1 --no-tags https://github.com/0rtz/verilog-samples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223978386
git clone --depth 1 --no-tags https://github.com/samarth2317/vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223682186
git clone --depth 1 --no-tags https://github.com/dixenlee99/AES_PSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223795147
git clone --depth 1 --no-tags https://github.com/KerkFleet/Verilog_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223824789
git clone --depth 1 --no-tags https://github.com/tx19980520/se-digital-components.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223685917
git clone --depth 1 --no-tags https://github.com/whutddk/chisel-simple-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222849086
git clone --depth 1 --no-tags https://github.com/Yizhou-Yang/CSC258.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222333789
git clone --depth 1 --no-tags https://github.com/tweetyzz/Project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224351344
git clone --depth 1 --no-tags https://github.com/b05902109/CA2018FALL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224422676
git clone --depth 1 --no-tags https://github.com/kimsoobin01/LogicDesgin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219477715
git clone --depth 1 --no-tags https://github.com/icaroVerilog/Trabalho-Pratico-ISL-2-2019.2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219603128
git clone --depth 1 --no-tags https://github.com/hectoraaroncastillo/Uob.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218129898
git clone --depth 1 --no-tags https://github.com/ryanwrtong/M152A_Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221796453
git clone --depth 1 --no-tags https://github.com/KyleLEI/ECE216A-NLC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223541892
git clone --depth 1 --no-tags https://github.com/omidgosha/TRAX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224479549
git clone --depth 1 --no-tags https://github.com/gracemontagnino/CompArchLab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222611563
git clone --depth 1 --no-tags https://github.com/rohitjack/KGP_RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222329381
git clone --depth 1 --no-tags https://github.com/Senrli/MojoSnake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224812020
git clone --depth 1 --no-tags https://github.com/miguelangelperezrodriguez/Nantes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224923754
git clone --depth 1 --no-tags https://github.com/rafatespindola/Nios_projeto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224915143
git clone --depth 1 --no-tags https://github.com/goldshakil/FPGA_XILINIX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219212620
git clone --depth 1 --no-tags https://github.com/spencergoles/COEN-21.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218399734
git clone --depth 1 --no-tags https://github.com/jlee0942/LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218237815
git clone --depth 1 --no-tags https://github.com/brucechin/ALU-32bit-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218139685
git clone --depth 1 --no-tags https://github.com/Stirgamight/UVM_Receiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218239294
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2019-2/work02-captura-datos-0v7670-grupo-01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219764430
git clone --depth 1 --no-tags https://github.com/jiwonryu/Practice_LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219710699
git clone --depth 1 --no-tags https://github.com/SoohyeonHong/LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218042568
git clone --depth 1 --no-tags https://github.com/RyuJinHa/LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217996184
git clone --depth 1 --no-tags https://github.com/heewon0204/LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217993587
git clone --depth 1 --no-tags https://github.com/arabicman/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220108234
git clone --depth 1 --no-tags https://github.com/somulu/EE469_FullProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220066733
git clone --depth 1 --no-tags https://github.com/DK-s-imbeded-hardware-projects/Project-06.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219013962
git clone --depth 1 --no-tags https://github.com/blohmeier/ece_7387-labs-lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219607103
git clone --depth 1 --no-tags https://github.com/DaAlbrecht/cern_general-cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219001431
git clone --depth 1 --no-tags https://github.com/Kojon74/Simple-RISC-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219027222
git clone --depth 1 --no-tags https://github.com/bit-mips/NSCSCC2019-CPU1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218706936
git clone --depth 1 --no-tags https://github.com/MipsyCola/Deployment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222132379
git clone --depth 1 --no-tags https://github.com/OsmiusW/SV-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222042491
git clone --depth 1 --no-tags https://github.com/wangyixu14/SinglecycleProcesser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221746212
git clone --depth 1 --no-tags https://github.com/MichaelBlais1/Undergraduate-Coursework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222199775
git clone --depth 1 --no-tags https://github.com/akshatmathur16/RTLDesigns.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223690587
git clone --depth 1 --no-tags https://github.com/smartsensorlab/DigitalLogic-ModelSim-Tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224605439
git clone --depth 1 --no-tags https://github.com/linusboyle/codmips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223573618
git clone --depth 1 --no-tags https://github.com/Urtii/FPGA-Pinball-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224812963
git clone --depth 1 --no-tags https://github.com/Shashwatha-Mitra/verilog-assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224788401
git clone --depth 1 --no-tags https://github.com/koo9ithub/project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222450040
git clone --depth 1 --no-tags https://github.com/Muhammad-Feili/BoothMultiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223367052
git clone --depth 1 --no-tags https://github.com/Muhammad-Feili/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223370854
git clone --depth 1 --no-tags https://github.com/chanho096/student-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223369356
git clone --depth 1 --no-tags https://github.com/mhmohona/Verilog-code-for-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224104084
git clone --depth 1 --no-tags https://github.com/TenzinCHW/GTARaceEdition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224211284
git clone --depth 1 --no-tags https://github.com/suhaa99/13_structure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224117474
git clone --depth 1 --no-tags https://github.com/ZhiyuanGu/scalable-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224897522
git clone --depth 1 --no-tags https://github.com/eduardobbgf/bancoDeRegistradores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224450844
git clone --depth 1 --no-tags https://github.com/jnadolski/ECE369Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222562233
git clone --depth 1 --no-tags https://github.com/cvetkovic/vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222808794
git clone --depth 1 --no-tags https://github.com/gannaramu/Digital-System-Design-Fall2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222719485
git clone --depth 1 --no-tags https://github.com/mshah0722/Mini-Soccer-On-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220890838
git clone --depth 1 --no-tags https://github.com/YangZhi1/Electronic-Game-Deisgn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222956265
git clone --depth 1 --no-tags https://github.com/ptracton/formal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223641229
git clone --depth 1 --no-tags https://github.com/E-Wawrzynek/Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223466663
git clone --depth 1 --no-tags https://github.com/careylzh/theSkyIsFalling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224355622
git clone --depth 1 --no-tags https://github.com/Kowsika-Ponnusamy/32-bit-ALU_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224208339
git clone --depth 1 --no-tags https://github.com/robert1003/CA2019_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224217002
git clone --depth 1 --no-tags https://github.com/TommyPinto/CPE487FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223233107
git clone --depth 1 --no-tags https://github.com/hyeyeonkang/LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218016368
git clone --depth 1 --no-tags https://github.com/subcriticalia/Github.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221175034
git clone --depth 1 --no-tags https://github.com/YBergerJCT/Files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221398637
git clone --depth 1 --no-tags https://github.com/Mamoanwar97/Pipeline-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220685900
