$date
	Sun Mar 16 15:05:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module DataMemory_tb $end
$scope module data_memory $end
$var wire 10 ! address [9:0] $end
$var wire 1 " clk $end
$var wire 32 # write_data [31:0] $end
$var wire 1 $ write_enable $end
$var wire 4 % write_mask [3:0] $end
$var wire 32 & extended_mask [31:0] $end
$var reg 32 ' read_data [31:0] $end
$var integer 32 ( i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10000000000 (
b0 '
b0 &
b0 %
0$
b0 #
0"
b1 !
$end
#5000
1"
#10000
b11111111111111111111111111111111 &
0"
1$
b1111 %
b11011110101011011011111011101111 #
#15000
b11011110101011011011111011101111 '
1"
#20000
0"
0$
#25000
1"
#30000
b11111111000000000000000000000000 &
0"
1$
b1000 %
b11001010111111101100101011111110 #
#35000
b11001010101011011011111011101111 '
1"
#40000
0"
0$
#45000
1"
#50000
b111111110000000000000000 &
0"
1$
b100 %
#55000
b11001010111111101011111011101111 '
1"
#60000
0"
0$
#65000
1"
#70000
b1111111100000000 &
0"
1$
b10 %
#75000
b11001010111111101100101011101111 '
1"
#80000
0"
0$
#85000
1"
#90000
b11111111 &
0"
1$
b1 %
#95000
b11001010111111101100101011111110 '
1"
#100000
0"
0$
#105000
1"
#110000
b11111111111111110000000000000000 &
0"
1$
b1100 %
b11011110101011011011111011101111 #
#115000
b11011110101011011100101011111110 '
1"
#120000
0"
0$
#125000
1"
#130000
b1111111111111111 &
0"
1$
b11 %
#135000
b11011110101011011011111011101111 '
1"
#140000
0"
0$
#145000
1"
#150000
b11111111111111111111111111111111 &
0"
b1111 %
#155000
1"
#160000
0"
#165000
1"
#170000
