

================================================================
== Synthesis Summary Report of 'dft'
================================================================
+ General Information: 
    * Date:           Sat Apr  1 10:57:33 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        DFT_256_Stream
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+-----------+-------------+-------------+-----+
    |                               Modules                               | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |           |             |             |     |
    |                               & Loops                               | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP    |      FF     |     LUT     | URAM|
    +---------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+-----------+-------------+-------------+-----+
    |+ dft*                                                               |     -|  0.04|     8474|  8.474e+04|         -|     8475|     -|  dataflow|  94 (33%)|  160 (72%)|  15800 (14%)|  25336 (47%)|    -|
    | + Loop_DFT_INIT_LOOP_proc1                                          |     -|  0.04|     8474|  8.474e+04|         -|     8474|     -|        no|  30 (10%)|  160 (72%)|  15767 (14%)|  24943 (46%)|    -|
    |  + Loop_DFT_INIT_LOOP_proc1_Pipeline_DFT_INIT_LOOP                  |     -|  2.38|      258|  2.580e+03|         -|      258|     -|        no|         -|          -|     11 (~0%)|     74 (~0%)|    -|
    |   o DFT_INIT_LOOP                                                   |     -|  7.30|      256|  2.560e+03|         1|        1|   256|       yes|         -|          -|            -|            -|    -|
    |  + Loop_DFT_INIT_LOOP_proc1_Pipeline_DFT_OUTER_LOOP_DFT_INNER_LOOP  |     -|  0.04|     8212|  8.212e+04|         -|     8212|     -|        no|  28 (10%)|  160 (72%)|  15748 (14%)|  23695 (44%)|    -|
    |   o DFT_OUTER_LOOP_DFT_INNER_LOOP                                   |     -|  7.30|     8210|  8.210e+04|        20|        1|  8192|       yes|         -|          -|            -|            -|    -|
    | + Loop_DFT_OUTPUT_LOOP_proc2                                        |     -|  1.74|      259|  2.590e+03|         -|      259|     -|        no|         -|          -|     17 (~0%)|    179 (~0%)|    -|
    |  o DFT_OUTPUT_LOOP                                                  |     -|  7.30|      257|  2.570e+03|         3|        1|   256|       yes|         -|          -|            -|            -|    -|
    +---------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+-----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-------------+---------------+-------+--------+--------+
| Interface   | Register Mode | TDATA | TREADY | TVALID |
+-------------+---------------+-------+--------+--------+
| Imag_freq   | both          | 32    | 1      | 1      |
| Real_freq   | both          | 32    | 1      | 1      |
| imag_sample | both          | 32    | 1      | 1      |
| real_sample | both          | 32    | 1      | 1      |
+-------------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+-------------------+
| Argument    | Direction | Datatype          |
+-------------+-----------+-------------------+
| real_sample | in        | stream<float, 0>& |
| imag_sample | in        | stream<float, 0>& |
| Real_freq   | out       | stream<float, 0>& |
| Imag_freq   | out       | stream<float, 0>& |
+-------------+-----------+-------------------+

* SW-to-HW Mapping
+-------------+--------------+-----------+
| Argument    | HW Interface | HW Type   |
+-------------+--------------+-----------+
| real_sample | real_sample  | interface |
| imag_sample | imag_sample  | interface |
| Real_freq   | Real_freq    | interface |
| Imag_freq   | Imag_freq    | interface |
+-------------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                                                | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+---------------------------------------------------------------------+-----+--------+------------+------+---------+---------+
| + dft                                                               | 160 |        |            |      |         |         |
|  + Loop_DFT_INIT_LOOP_proc1                                         | 160 |        |            |      |         |         |
|   + Loop_DFT_INIT_LOOP_proc1_Pipeline_DFT_INIT_LOOP                 | 0   |        |            |      |         |         |
|     add_ln17_fu_380_p2                                              | -   |        | add_ln17   | add  | fabric  | 0       |
|   + Loop_DFT_INIT_LOOP_proc1_Pipeline_DFT_OUTER_LOOP_DFT_INNER_LOOP | 160 |        |            |      |         |         |
|     add_ln25_fu_858_p2                                              | -   |        | add_ln25   | add  | fabric  | 0       |
|     add_ln25_1_fu_886_p2                                            | -   |        | add_ln25_1 | add  | fabric  | 0       |
|     mul_8s_8s_8_1_1_U85                                             | -   |        | mul_ln28   | mul  | auto    | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U53                               | 3   |        | mul        | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U54                               | 3   |        | mul1       | fmul | maxdsp  | 3       |
|     fsub_32ns_32ns_32_5_full_dsp_1_U21                              | 2   |        | sub        | fsub | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U37                              | 2   |        | add        | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U55                               | 3   |        | mul2       | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U56                               | 3   |        | mul3       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U22                              | 2   |        | add1       | fadd | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U38                              | 2   |        | add2       | fadd | fulldsp | 4       |
|     add_ln28_fu_971_p2                                              | -   |        | add_ln28   | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U57                               | 3   |        | mul18_1    | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U58                               | 3   |        | mul25_1    | fmul | maxdsp  | 3       |
|     fsub_32ns_32ns_32_5_full_dsp_1_U23                              | 2   |        | sub_1      | fsub | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U39                              | 2   |        | add_1      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U59                               | 3   |        | mul34_1    | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U60                               | 3   |        | mul41_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U24                              | 2   |        | add42_1    | fadd | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U40                              | 2   |        | add45_1    | fadd | fulldsp | 4       |
|     empty_17_fu_981_p2                                              | -   |        | empty_17   | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U61                               | 3   |        | mul18_2    | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U62                               | 3   |        | mul25_2    | fmul | maxdsp  | 3       |
|     fsub_32ns_32ns_32_5_full_dsp_1_U25                              | 2   |        | sub_2      | fsub | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U41                              | 2   |        | add_2      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U63                               | 3   |        | mul34_2    | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U64                               | 3   |        | mul41_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U26                              | 2   |        | add42_2    | fadd | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U42                              | 2   |        | add45_2    | fadd | fulldsp | 4       |
|     empty_18_fu_992_p2                                              | -   |        | empty_18   | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U65                               | 3   |        | mul18_3    | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U66                               | 3   |        | mul25_3    | fmul | maxdsp  | 3       |
|     fsub_32ns_32ns_32_5_full_dsp_1_U27                              | 2   |        | sub_3      | fsub | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U43                              | 2   |        | add_3      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U67                               | 3   |        | mul34_3    | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U68                               | 3   |        | mul41_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U28                              | 2   |        | add42_3    | fadd | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44                              | 2   |        | add45_3    | fadd | fulldsp | 4       |
|     empty_19_fu_1002_p2                                             | -   |        | empty_19   | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U69                               | 3   |        | mul18_4    | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U70                               | 3   |        | mul25_4    | fmul | maxdsp  | 3       |
|     fsub_32ns_32ns_32_5_full_dsp_1_U29                              | 2   |        | sub_4      | fsub | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U45                              | 2   |        | add_4      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U71                               | 3   |        | mul34_4    | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U72                               | 3   |        | mul41_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U30                              | 2   |        | add42_4    | fadd | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U46                              | 2   |        | add45_4    | fadd | fulldsp | 4       |
|     empty_20_fu_1012_p2                                             | -   |        | empty_20   | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U73                               | 3   |        | mul18_5    | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U74                               | 3   |        | mul25_5    | fmul | maxdsp  | 3       |
|     fsub_32ns_32ns_32_5_full_dsp_1_U31                              | 2   |        | sub_5      | fsub | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U47                              | 2   |        | add_5      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U75                               | 3   |        | mul34_5    | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U76                               | 3   |        | mul41_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U32                              | 2   |        | add42_5    | fadd | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U48                              | 2   |        | add45_5    | fadd | fulldsp | 4       |
|     empty_21_fu_1023_p2                                             | -   |        | empty_21   | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U77                               | 3   |        | mul18_6    | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U78                               | 3   |        | mul25_6    | fmul | maxdsp  | 3       |
|     fsub_32ns_32ns_32_5_full_dsp_1_U33                              | 2   |        | sub_6      | fsub | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U49                              | 2   |        | add_6      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U79                               | 3   |        | mul34_6    | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U80                               | 3   |        | mul41_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U34                              | 2   |        | add42_6    | fadd | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U50                              | 2   |        | add45_6    | fadd | fulldsp | 4       |
|     empty_22_fu_1033_p2                                             | -   |        | empty_22   | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U81                               | 3   |        | mul18_7    | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U82                               | 3   |        | mul25_7    | fmul | maxdsp  | 3       |
|     fsub_32ns_32ns_32_5_full_dsp_1_U35                              | 2   |        | sub_7      | fsub | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U51                              | 2   |        | add_7      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U83                               | 3   |        | mul34_7    | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U84                               | 3   |        | mul41_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U36                              | 2   |        | add42_7    | fadd | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U52                              | 2   |        | add45_7    | fadd | fulldsp | 4       |
|     add_ln27_fu_940_p2                                              | -   |        | add_ln27   | add  | fabric  | 0       |
|  + Loop_DFT_OUTPUT_LOOP_proc2                                       | 0   |        |            |      |         |         |
|    add_ln34_fu_322_p2                                               | -   |        | add_ln34   | add  | fabric  | 0       |
+---------------------------------------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------------------------------------------+------+------+--------+------------------------+---------+------+---------+
| Name                                                                | BRAM | URAM | Pragma | Variable               | Storage | Impl | Latency |
+---------------------------------------------------------------------+------+------+--------+------------------------+---------+------+---------+
| + dft                                                               | 94   | 0    |        |                        |         |      |         |
|   Real_U                                                            | 2    | -    |        | Real                   | ram_s2p | auto | 1       |
|   Real_1_U                                                          | 2    | -    |        | Real_1                 | ram_s2p | auto | 1       |
|   Real_2_U                                                          | 2    | -    |        | Real_2                 | ram_s2p | auto | 1       |
|   Real_3_U                                                          | 2    | -    |        | Real_3                 | ram_s2p | auto | 1       |
|   Real_4_U                                                          | 2    | -    |        | Real_4                 | ram_s2p | auto | 1       |
|   Real_5_U                                                          | 2    | -    |        | Real_5                 | ram_s2p | auto | 1       |
|   Real_6_U                                                          | 2    | -    |        | Real_6                 | ram_s2p | auto | 1       |
|   Real_7_U                                                          | 2    | -    |        | Real_7                 | ram_s2p | auto | 1       |
|   Imag_U                                                            | 2    | -    |        | Imag                   | ram_s2p | auto | 1       |
|   Imag_1_U                                                          | 2    | -    |        | Imag_1                 | ram_s2p | auto | 1       |
|   Imag_2_U                                                          | 2    | -    |        | Imag_2                 | ram_s2p | auto | 1       |
|   Imag_3_U                                                          | 2    | -    |        | Imag_3                 | ram_s2p | auto | 1       |
|   Imag_4_U                                                          | 2    | -    |        | Imag_4                 | ram_s2p | auto | 1       |
|   Imag_5_U                                                          | 2    | -    |        | Imag_5                 | ram_s2p | auto | 1       |
|   Imag_6_U                                                          | 2    | -    |        | Imag_6                 | ram_s2p | auto | 1       |
|   Imag_7_U                                                          | 2    | -    |        | Imag_7                 | ram_s2p | auto | 1       |
|  + Loop_DFT_INIT_LOOP_proc1                                         | 30   | 0    |        |                        |         |      |         |
|    real_U                                                           | 2    | -    |        | real                   | ram_1p  | auto | 1       |
|    imag_U                                                           | 2    | -    |        | imag                   | ram_1p  | auto | 1       |
|   + Loop_DFT_INIT_LOOP_proc1_Pipeline_DFT_OUTER_LOOP_DFT_INNER_LOOP | 28   | 0    |        |                        |         |      |         |
|     cos_coefficients_table_U                                        | 14   | -    |        | cos_coefficients_table | rom_np  | auto | 1       |
|     sin_coefficients_table_U                                        | 14   | -    |        | sin_coefficients_table | rom_np  | auto | 1       |
+---------------------------------------------------------------------+------+------+--------+------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options | Location                                         | Messages                                                                                                                                                                           |
+----------+---------+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| dataflow |         | DFT_256_Stream/solution1/directives.tcl:6 in dft | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
|          |         |                                                  | There are a total of 9 such instances of non-canonical statements in the dataflow region                                                                                           |
+----------+---------+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------------+-------------------------------------------------------------+----------------------------------------------------------------+
| Type            | Options                                                     | Location                                                       |
+-----------------+-------------------------------------------------------------+----------------------------------------------------------------+
| array_partition | variable=Imag cyclic factor=8 dim=1                         | DFT_256_Stream/solution1/directives.tcl:12 in dft, Imag        |
| array_partition | variable=Real cyclic factor=8 dim=1                         | DFT_256_Stream/solution1/directives.tcl:11 in dft, Real        |
| interface       | axis register register_mode=both depth=256 port=Imag_freq   | DFT_256_Stream/solution1/directives.tcl:17 in dft, Imag_freq   |
| interface       | axis register register_mode=both depth=256 port=imag_sample | DFT_256_Stream/solution1/directives.tcl:15 in dft, imag_sample |
| interface       | axis register register_mode=both depth=256 port=Real_freq   | DFT_256_Stream/solution1/directives.tcl:16 in dft, Real_freq   |
| interface       | axis register register_mode=both depth=256 port=real_sample | DFT_256_Stream/solution1/directives.tcl:14 in dft, real_sample |
| unroll          | factor=8                                                    | DFT_256_Stream/solution1/directives.tcl:13 in dft              |
+-----------------+-------------------------------------------------------------+----------------------------------------------------------------+


