# Concurrent DMA Transfer Benchmarks

## Results

### CoreAXI4 DMA: Cached DDR to Cached DDR, PDMA: Cached DDR to Cached DDR

![coreaxi4dma_cachedDDR_cachedDDR-PDMA_cachedDDR_cachedDDR](images/concurrent_dma_transfers/CACHED_DDR/CDMA_CACHED_DDR1-CACHED_DDR1+PDMA_CACHED_DDR1-CACHED_DDR1.png)

### CoreAXI4 DMA: Cached DDR to Cached DDR, PDMA: Non-Cached DDR to Cached DDR

![coreaxi4dma_cachedDDR_cachedDDR-PDMA_cachedDDR_noncachedDDR](images/concurrent_dma_transfers/CACHED_DDR/CDMA_CACHED_DDR0-CACHED_DDR1%2BPDMA_NON_CACHED_DDR0-CACHED_DDR1.png)

### CoreAXI4 DMA: Cached DDR to Cached DDR, PDMA: Non-Cached DDR to Non-Cached DDR

![coreaxi4dma_cachedDDR_cachedDDR-PDMA_noncachedDDR_noncachedDDR](images/concurrent_dma_transfers/CACHED_DDR/CDMA_CACHED_DDR0-CACHED_DDR1%2BPDMA_NON_CACHED_DDR0-NON_CACHED_DDR1.png)

### CoreAXI4 DMA: Cached DDR to Non-Cached DDR, PDMA: Cached DDR to Cached DDR

![coreaxi4dma_cachedDDR_noncachedDDR-PDMA_cachedDDR_cachedDDR](images/concurrent_dma_transfers/CACHED_DDR/CDMA_CACHED_DDR0-NON_CACHED_DDR1%2BPDMA_CACHED_DDR0-CACHED_DDR1.png)

### CoreAXI4 DMA: Cached DDR to Non-Cached DDR, PDMA: Cached DDR to Non-Cached DDR

![coreaxi4dma_cachedDDR_noncachedDDR-PDMA_cachedDDR_noncachedDDR](images/concurrent_dma_transfers/CACHED_DDR/CDMA_CACHED_DDR0-NON_CACHED_DDR1%2BPDMA_CACHED_DDR0-NON_CACHED_DDR1.png)

### CoreAXI4 DMA: Cached DDR to Non-Cached DDR, PDMA: Non-Cached DDR to Cached DDR

![coreaxi4dma_cachedDDR_cachedDDR-PDMA_cachedDDR_cachedDDR](images/concurrent_dma_transfers/CACHED_DDR/CDMA_CACHED_DDR0-NON_CACHED_DDR1%2BPDMA_NON_CACHED_DDR0-CACHED_DDR1.png)

### CoreAXI4 DMA: Non-Cached DDR to Cached DDR, PDMA: Cached DDR to Cached DDR

![coreaxi4dma_noncachedDDR_cachedDDR-PDMA_cachedDDR_cachedDDR](images/concurrent_dma_transfers/CACHED_DDR/CDMA_NON_CACHED_DDR0-CACHED_DDR1%2BPDMA_CACHED_DDR0-CACHED_DDR1.png)

### CoreAXI4 DMA: Non-Cached DDR to Cached DDR, PDMA: Non-Cached DDR to Cached DDR

![coreaxi4dma_noncachedDDR_cachedDDR-PDMA_noncachedDDR_cachedDDR](images/concurrent_dma_transfers/CACHED_DDR/CDMA_NON_CACHED_DDR0-CACHED_DDR1+PDMA_NON_CACHED_DDR0-CACHED_DDR1.png)

### CoreAXI4 DMA: Non-Cached DDR to Non-Cached DDR, PDMA: Cached DDR to Non-Cached DDR

![coreaxi4dma_noncachedDDR_noncachedDDR-PDMA_cachedDDR_noncachedDDR](images/concurrent_dma_transfers/CACHED_DDR/CDMA_NON_CACHED_DDR0-NON_CACHED_DDR1%2BPDMA_CACHED_DDR0-NON_CACHED_DDR1.png)


### CoreAXI4 DMA: Non-Cached DDR to Non-Cached DDR, PDMA: Non-Cached DDR to Cached DDR

![coreaxi4dma_noncachedDDR_noncachedDDR-PDMA_noncachedDDR_cachedDDR](images/concurrent_dma_transfers/CACHED_DDR/CDMA_NON_CACHED_DDR0-NON_CACHED_DDR1%2BPDMA_NON_CACHED_DDR0-CACHED_DDR1.png)

### CoreAXI4 DMA: Non-Cached DDR to Non-Cached DDR, PDMA: Non-Cached DDR to Non-Cached DDR

![coreaxi4dma_noncachedDDR_noncachedDDR-PDMA_noncachedDDR_cachedDDR](images/concurrent_dma_transfers/CACHED_DDR/CDMA_NON_CACHED_DDR1-NON_CACHED_DDR1+PDMA_NON_CACHED_DDR1-NON_CACHED_DDR1.png)
