

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_norm_i5_l_j5'
================================================================
* Date:           Thu Sep  7 08:25:13 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.413 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      162|      162|  1.620 us|  1.620 us|  162|  162|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_norm_i5_l_j5  |      160|      160|        18|          1|          1|   144|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j5 = alloca i32 1"   --->   Operation 21 'alloca' 'j5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i5 = alloca i32 1"   --->   Operation 22 'alloca' 'i5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 23 'alloca' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v344, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten20"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i5"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j5"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc38.i"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i8 %indvar_flatten20" [bert_layer.cpp:102]   --->   Operation 29 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.55ns)   --->   "%icmp_ln102 = icmp_eq  i8 %indvar_flatten20_load, i8 144" [bert_layer.cpp:102]   --->   Operation 30 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.91ns)   --->   "%add_ln102_1 = add i8 %indvar_flatten20_load, i8 1" [bert_layer.cpp:102]   --->   Operation 31 'add' 'add_ln102_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %icmp_ln102, void %for.inc41.i, void %for.inc.i17.preheader.exitStub" [bert_layer.cpp:102]   --->   Operation 32 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%j5_load = load i4 %j5" [bert_layer.cpp:103]   --->   Operation 33 'load' 'j5_load' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i5_load = load i4 %i5" [bert_layer.cpp:102]   --->   Operation 34 'load' 'i5_load' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln102 = add i4 %i5_load, i4 1" [bert_layer.cpp:102]   --->   Operation 35 'add' 'add_ln102' <Predicate = (!icmp_ln102)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.30ns)   --->   "%icmp_ln103 = icmp_eq  i4 %j5_load, i4 12" [bert_layer.cpp:103]   --->   Operation 36 'icmp' 'icmp_ln103' <Predicate = (!icmp_ln102)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.02ns)   --->   "%select_ln102 = select i1 %icmp_ln103, i4 0, i4 %j5_load" [bert_layer.cpp:102]   --->   Operation 37 'select' 'select_ln102' <Predicate = (!icmp_ln102)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.02ns)   --->   "%select_ln102_1 = select i1 %icmp_ln103, i4 %add_ln102, i4 %i5_load" [bert_layer.cpp:102]   --->   Operation 38 'select' 'select_ln102_1' <Predicate = (!icmp_ln102)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i4 %select_ln102_1" [bert_layer.cpp:102]   --->   Operation 39 'trunc' 'trunc_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_cast11_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln102_1, i32 2, i32 3" [bert_layer.cpp:102]   --->   Operation 40 'partselect' 'p_cast11_mid2_v' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.95ns)   --->   "%switch_ln110 = switch i2 %trunc_ln102, void %arrayidx372.i69.case.3, i2 0, void %arrayidx372.i69.case.0, i2 1, void %arrayidx372.i69.case.1, i2 2, void %arrayidx372.i69.case.2" [bert_layer.cpp:110]   --->   Operation 41 'switch' 'switch_ln110' <Predicate = (!icmp_ln102)> <Delay = 0.95>
ST_1 : Operation 42 [1/1] (1.73ns)   --->   "%add_ln103 = add i4 %select_ln102, i4 1" [bert_layer.cpp:103]   --->   Operation 42 'add' 'add_ln103' <Predicate = (!icmp_ln102)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln103 = store i8 %add_ln102_1, i8 %indvar_flatten20" [bert_layer.cpp:103]   --->   Operation 43 'store' 'store_ln103' <Predicate = (!icmp_ln102)> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln103 = store i4 %select_ln102_1, i4 %i5" [bert_layer.cpp:103]   --->   Operation 44 'store' 'store_ln103' <Predicate = (!icmp_ln102)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln103 = store i4 %add_ln103, i4 %j5" [bert_layer.cpp:103]   --->   Operation 45 'store' 'store_ln103' <Predicate = (!icmp_ln102)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln103 = br void %for.inc38.i" [bert_layer.cpp:103]   --->   Operation 46 'br' 'br_ln103' <Predicate = (!icmp_ln102)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.81>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %p_cast11_mid2_v, i4 0" [bert_layer.cpp:105]   --->   Operation 47 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %p_cast11_mid2_v, i2 0" [bert_layer.cpp:105]   --->   Operation 48 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i4 %tmp_26" [bert_layer.cpp:105]   --->   Operation 49 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln105 = sub i6 %tmp_s, i6 %zext_ln105" [bert_layer.cpp:105]   --->   Operation 50 'sub' 'sub_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i4 %select_ln102" [bert_layer.cpp:105]   --->   Operation 51 'zext' 'zext_ln105_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i6 %sub_ln105, i6 %zext_ln105_1" [bert_layer.cpp:105]   --->   Operation 52 'add' 'add_ln105' <Predicate = true> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln105_2 = zext i6 %add_ln105" [bert_layer.cpp:105]   --->   Operation 53 'zext' 'zext_ln105_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%acc_outp1_V_addr = getelementptr i24 %acc_outp1_V, i64 0, i64 %zext_ln105_2" [bert_layer.cpp:105]   --->   Operation 54 'getelementptr' 'acc_outp1_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%acc_outp1_V_1_addr = getelementptr i24 %acc_outp1_V_1, i64 0, i64 %zext_ln105_2" [bert_layer.cpp:105]   --->   Operation 55 'getelementptr' 'acc_outp1_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%acc_outp1_V_2_addr = getelementptr i24 %acc_outp1_V_2, i64 0, i64 %zext_ln105_2" [bert_layer.cpp:105]   --->   Operation 56 'getelementptr' 'acc_outp1_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%acc_outp1_V_3_addr = getelementptr i24 %acc_outp1_V_3, i64 0, i64 %zext_ln105_2" [bert_layer.cpp:105]   --->   Operation 57 'getelementptr' 'acc_outp1_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%v123_addr = getelementptr i32 %v123, i64 0, i64 %zext_ln105_2" [bert_layer.cpp:110]   --->   Operation 58 'getelementptr' 'v123_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%v123_1_addr = getelementptr i32 %v123_1, i64 0, i64 %zext_ln105_2" [bert_layer.cpp:110]   --->   Operation 59 'getelementptr' 'v123_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%v123_2_addr = getelementptr i32 %v123_2, i64 0, i64 %zext_ln105_2" [bert_layer.cpp:110]   --->   Operation 60 'getelementptr' 'v123_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%v123_3_addr = getelementptr i32 %v123_3, i64 0, i64 %zext_ln105_2" [bert_layer.cpp:110]   --->   Operation 61 'getelementptr' 'v123_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (2.32ns)   --->   "%acc_outp1_V_load = load i6 %acc_outp1_V_addr" [bert_layer.cpp:105]   --->   Operation 62 'load' 'acc_outp1_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_2 : Operation 63 [2/2] (2.32ns)   --->   "%acc_outp1_V_1_load = load i6 %acc_outp1_V_1_addr" [bert_layer.cpp:105]   --->   Operation 63 'load' 'acc_outp1_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_2 : Operation 64 [2/2] (2.32ns)   --->   "%acc_outp1_V_2_load = load i6 %acc_outp1_V_2_addr" [bert_layer.cpp:105]   --->   Operation 64 'load' 'acc_outp1_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_2 : Operation 65 [2/2] (2.32ns)   --->   "%acc_outp1_V_3_load = load i6 %acc_outp1_V_3_addr" [bert_layer.cpp:105]   --->   Operation 65 'load' 'acc_outp1_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 66 [1/2] (2.32ns)   --->   "%acc_outp1_V_load = load i6 %acc_outp1_V_addr" [bert_layer.cpp:105]   --->   Operation 66 'load' 'acc_outp1_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_3 : Operation 67 [1/2] (2.32ns)   --->   "%acc_outp1_V_1_load = load i6 %acc_outp1_V_1_addr" [bert_layer.cpp:105]   --->   Operation 67 'load' 'acc_outp1_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_3 : Operation 68 [1/2] (2.32ns)   --->   "%acc_outp1_V_2_load = load i6 %acc_outp1_V_2_addr" [bert_layer.cpp:105]   --->   Operation 68 'load' 'acc_outp1_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_3 : Operation 69 [1/2] (2.32ns)   --->   "%acc_outp1_V_3_load = load i6 %acc_outp1_V_3_addr" [bert_layer.cpp:105]   --->   Operation 69 'load' 'acc_outp1_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_3 : Operation 70 [1/1] (1.82ns)   --->   "%v57_V = mux i24 @_ssdm_op_Mux.ap_auto.4i24.i2, i24 %acc_outp1_V_load, i24 %acc_outp1_V_1_load, i24 %acc_outp1_V_2_load, i24 %acc_outp1_V_3_load, i2 %trunc_ln102" [bert_layer.cpp:105]   --->   Operation 70 'mux' 'v57_V' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.41>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i24 %v57_V" [bert_layer.cpp:107]   --->   Operation 71 'sext' 'sext_ln107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [6/6] (6.41ns)   --->   "%v58 = sitofp i32 %sext_ln107" [bert_layer.cpp:107]   --->   Operation 72 'sitofp' 'v58' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 73 [5/6] (6.41ns)   --->   "%v58 = sitofp i32 %sext_ln107" [bert_layer.cpp:107]   --->   Operation 73 'sitofp' 'v58' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 74 [4/6] (6.41ns)   --->   "%v58 = sitofp i32 %sext_ln107" [bert_layer.cpp:107]   --->   Operation 74 'sitofp' 'v58' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 75 [3/6] (6.41ns)   --->   "%v58 = sitofp i32 %sext_ln107" [bert_layer.cpp:107]   --->   Operation 75 'sitofp' 'v58' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 76 [2/6] (6.41ns)   --->   "%v58 = sitofp i32 %sext_ln107" [bert_layer.cpp:107]   --->   Operation 76 'sitofp' 'v58' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.41>
ST_9 : Operation 77 [1/6] (6.41ns)   --->   "%v58 = sitofp i32 %sext_ln107" [bert_layer.cpp:107]   --->   Operation 77 'sitofp' 'v58' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 78 [4/4] (5.70ns)   --->   "%v59 = fmul i32 %v58, i32 0.125" [bert_layer.cpp:107]   --->   Operation 78 'fmul' 'v59' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 79 [3/4] (5.70ns)   --->   "%v59 = fmul i32 %v58, i32 0.125" [bert_layer.cpp:107]   --->   Operation 79 'fmul' 'v59' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i4 %select_ln102_1" [bert_layer.cpp:102]   --->   Operation 80 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%v344_addr = getelementptr i32 %v344, i64 0, i64 %zext_ln102" [bert_layer.cpp:102]   --->   Operation 81 'getelementptr' 'v344_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [2/2] (2.32ns)   --->   "%v344_load = load i4 %v344_addr" [bert_layer.cpp:102]   --->   Operation 82 'load' 'v344_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_12 : Operation 83 [2/4] (5.70ns)   --->   "%v59 = fmul i32 %v58, i32 0.125" [bert_layer.cpp:107]   --->   Operation 83 'fmul' 'v59' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.70>
ST_13 : Operation 84 [1/2] (2.32ns)   --->   "%v344_load = load i4 %v344_addr" [bert_layer.cpp:102]   --->   Operation 84 'load' 'v344_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_13 : Operation 85 [1/4] (5.70ns)   --->   "%v59 = fmul i32 %v58, i32 0.125" [bert_layer.cpp:107]   --->   Operation 85 'fmul' 'v59' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.70>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln102 = bitcast i32 %v344_load" [bert_layer.cpp:102]   --->   Operation 86 'bitcast' 'bitcast_ln102' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 87 [4/4] (5.70ns)   --->   "%v61 = fmul i32 %v59, i32 %bitcast_ln102" [bert_layer.cpp:109]   --->   Operation 87 'fmul' 'v61' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.70>
ST_15 : Operation 88 [3/4] (5.70ns)   --->   "%v61 = fmul i32 %v59, i32 %bitcast_ln102" [bert_layer.cpp:109]   --->   Operation 88 'fmul' 'v61' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.70>
ST_16 : Operation 89 [2/4] (5.70ns)   --->   "%v61 = fmul i32 %v59, i32 %bitcast_ln102" [bert_layer.cpp:109]   --->   Operation 89 'fmul' 'v61' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.70>
ST_17 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_norm_i5_l_j5_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 91 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144"   --->   Operation 91 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln104 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [bert_layer.cpp:104]   --->   Operation 92 'specpipeline' 'specpipeline_ln104' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [bert_layer.cpp:103]   --->   Operation 93 'specloopname' 'specloopname_ln103' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 94 [1/4] (5.70ns)   --->   "%v61 = fmul i32 %v59, i32 %bitcast_ln102" [bert_layer.cpp:109]   --->   Operation 94 'fmul' 'v61' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 103 'ret' 'ret_ln0' <Predicate = (icmp_ln102)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 95 [1/1] (3.25ns)   --->   "%store_ln110 = store i32 %v61, i6 %v123_2_addr" [bert_layer.cpp:110]   --->   Operation 95 'store' 'store_ln110' <Predicate = (trunc_ln102 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_18 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx372.i69.exit" [bert_layer.cpp:110]   --->   Operation 96 'br' 'br_ln110' <Predicate = (trunc_ln102 == 2)> <Delay = 0.00>
ST_18 : Operation 97 [1/1] (3.25ns)   --->   "%store_ln110 = store i32 %v61, i6 %v123_1_addr" [bert_layer.cpp:110]   --->   Operation 97 'store' 'store_ln110' <Predicate = (trunc_ln102 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_18 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx372.i69.exit" [bert_layer.cpp:110]   --->   Operation 98 'br' 'br_ln110' <Predicate = (trunc_ln102 == 1)> <Delay = 0.00>
ST_18 : Operation 99 [1/1] (3.25ns)   --->   "%store_ln110 = store i32 %v61, i6 %v123_addr" [bert_layer.cpp:110]   --->   Operation 99 'store' 'store_ln110' <Predicate = (trunc_ln102 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_18 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx372.i69.exit" [bert_layer.cpp:110]   --->   Operation 100 'br' 'br_ln110' <Predicate = (trunc_ln102 == 0)> <Delay = 0.00>
ST_18 : Operation 101 [1/1] (3.25ns)   --->   "%store_ln110 = store i32 %v61, i6 %v123_3_addr" [bert_layer.cpp:110]   --->   Operation 101 'store' 'store_ln110' <Predicate = (trunc_ln102 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_18 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx372.i69.exit" [bert_layer.cpp:110]   --->   Operation 102 'br' 'br_ln110' <Predicate = (trunc_ln102 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.65ns
The critical path consists of the following:
	'alloca' operation ('j5') [10]  (0 ns)
	'load' operation ('j5_load', bert_layer.cpp:103) on local variable 'j5' [24]  (0 ns)
	'icmp' operation ('icmp_ln103', bert_layer.cpp:103) [29]  (1.3 ns)
	'select' operation ('select_ln102', bert_layer.cpp:102) [30]  (1.02 ns)
	'add' operation ('add_ln103', bert_layer.cpp:103) [78]  (1.74 ns)
	'store' operation ('store_ln103', bert_layer.cpp:103) of variable 'add_ln103', bert_layer.cpp:103 on local variable 'j5' [81]  (1.59 ns)

 <State 2>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln105', bert_layer.cpp:105) [41]  (0 ns)
	'add' operation ('add_ln105', bert_layer.cpp:105) [43]  (3.49 ns)
	'getelementptr' operation ('acc_outp1_V_addr', bert_layer.cpp:105) [45]  (0 ns)
	'load' operation ('acc_outp1_V_load', bert_layer.cpp:105) on array 'acc_outp1_V' [55]  (2.32 ns)

 <State 3>: 4.15ns
The critical path consists of the following:
	'load' operation ('acc_outp1_V_load', bert_layer.cpp:105) on array 'acc_outp1_V' [55]  (2.32 ns)
	'mux' operation ('v57.V', bert_layer.cpp:105) [59]  (1.83 ns)

 <State 4>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v58', bert_layer.cpp:107) [61]  (6.41 ns)

 <State 5>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v58', bert_layer.cpp:107) [61]  (6.41 ns)

 <State 6>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v58', bert_layer.cpp:107) [61]  (6.41 ns)

 <State 7>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v58', bert_layer.cpp:107) [61]  (6.41 ns)

 <State 8>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v58', bert_layer.cpp:107) [61]  (6.41 ns)

 <State 9>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v58', bert_layer.cpp:107) [61]  (6.41 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v59', bert_layer.cpp:107) [62]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v59', bert_layer.cpp:107) [62]  (5.7 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v59', bert_layer.cpp:107) [62]  (5.7 ns)

 <State 13>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v59', bert_layer.cpp:107) [62]  (5.7 ns)

 <State 14>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v61', bert_layer.cpp:109) [63]  (5.7 ns)

 <State 15>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v61', bert_layer.cpp:109) [63]  (5.7 ns)

 <State 16>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v61', bert_layer.cpp:109) [63]  (5.7 ns)

 <State 17>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v61', bert_layer.cpp:109) [63]  (5.7 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln110', bert_layer.cpp:110) of variable 'v61', bert_layer.cpp:109 on array 'v123_3' [75]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
