Info: Starting: Create simulation model
Info: qsys-generate E:\Docs\Maestria\2017-2_Prototipado_FPGAs\Proyectos\Proyecto4\Proyecto4\Proyecto4_qsys.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=E:\Docs\Maestria\2017-2_Prototipado_FPGAs\Proyectos\Proyecto4\Proyecto4\Proyecto4_qsys\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Proyecto4/Proyecto4_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding matrix_mult_det_0 [matrix_mult_det 1.0]
Progress: Parameterizing module matrix_mult_det_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding timer_0 [altera_avalon_timer 16.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Proyecto4_qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Proyecto4_qsys: Generating Proyecto4_qsys "Proyecto4_qsys" for SIM_VERILOG
Info: jtag_uart_0: Starting RTL generation for module 'Proyecto4_qsys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64/perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Proyecto4_qsys_jtag_uart_0 --dir=C:/Users/tomas/AppData/Local/Temp/alt7392_7717638463768667623.dir/0077_jtag_uart_0_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/tomas/AppData/Local/Temp/alt7392_7717638463768667623.dir/0077_jtag_uart_0_gen//Proyecto4_qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tomas/AppData/Local/Temp/alt7392_7717638463768667623.dir/0077_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'Proyecto4_qsys_jtag_uart_0'
Info: jtag_uart_0: "Proyecto4_qsys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: matrix_mult_det_0: "Proyecto4_qsys" instantiated matrix_mult_det "matrix_mult_det_0"
Info: nios2_gen2_0: "Proyecto4_qsys" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'Proyecto4_qsys_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64/perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Proyecto4_qsys_onchip_memory2_0 --dir=C:/Users/tomas/AppData/Local/Temp/alt7392_7717638463768667623.dir/0079_onchip_memory2_0_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/tomas/AppData/Local/Temp/alt7392_7717638463768667623.dir/0079_onchip_memory2_0_gen//Proyecto4_qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tomas/AppData/Local/Temp/alt7392_7717638463768667623.dir/0079_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'Proyecto4_qsys_onchip_memory2_0'
Info: onchip_memory2_0: "Proyecto4_qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: timer_0: Starting RTL generation for module 'Proyecto4_qsys_timer_0'
Info: timer_0:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64//perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64//perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Proyecto4_qsys_timer_0 --dir=C:/Users/tomas/AppData/Local/Temp/alt7392_7717638463768667623.dir/0080_timer_0_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/tomas/AppData/Local/Temp/alt7392_7717638463768667623.dir/0080_timer_0_gen//Proyecto4_qsys_timer_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tomas/AppData/Local/Temp/alt7392_7717638463768667623.dir/0080_timer_0_gen/  ]
Info: timer_0: Done RTL generation for module 'Proyecto4_qsys_timer_0'
Info: timer_0: "Proyecto4_qsys" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Proyecto4_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Proyecto4_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Proyecto4_qsys" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'Proyecto4_qsys_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64//eperlcmd.exe -I C:/altera_lite/16.0/quartus/bin64//perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Proyecto4_qsys_nios2_gen2_0_cpu --dir=C:/Users/tomas/AppData/Local/Temp/alt7392_7717638463768667623.dir/0083_cpu_gen/ --quartus_bindir=C:/altera_lite/16.0/quartus/bin64/ --verilog --config=C:/Users/tomas/AppData/Local/Temp/alt7392_7717638463768667623.dir/0083_cpu_gen//Proyecto4_qsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tomas/AppData/Local/Temp/alt7392_7717638463768667623.dir/0083_cpu_gen/  ]
Info: cpu: # 2017.08.13 21:17:13 (*) Starting Nios II generation
Info: cpu: # 2017.08.13 21:17:13 (*)   Checking for plaintext license.
Info: cpu: # 2017.08.13 21:17:14 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/16.0/quartus/bin64/
Info: cpu: # 2017.08.13 21:17:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.08.13 21:17:14 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.08.13 21:17:14 (*)   Plaintext license not found.
Info: cpu: # 2017.08.13 21:17:14 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2017.08.13 21:17:14 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.08.13 21:17:14 (*)   Creating all objects for CPU
Info: cpu: # 2017.08.13 21:17:15 (*)   Creating 'C:/Users/tomas/AppData/Local/Temp/alt7392_7717638463768667623.dir/0083_cpu_gen//Proyecto4_qsys_nios2_gen2_0_cpu_nios2_waves.do'
Info: cpu: # 2017.08.13 21:17:15 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.08.13 21:17:15 (*)   Creating plain-text RTL
Info: cpu: # 2017.08.13 21:17:15 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Proyecto4_qsys_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto4/Proyecto4/Proyecto4_qsys/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto4/Proyecto4/Proyecto4_qsys/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto4/Proyecto4/Proyecto4_qsys/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Proyecto4_qsys: Done "Proyecto4_qsys" with 28 modules, 49 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=E:\Docs\Maestria\2017-2_Prototipado_FPGAs\Proyectos\Proyecto4\Proyecto4\Proyecto4_qsys\Proyecto4_qsys.spd --output-directory=E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto4/Proyecto4/Proyecto4_qsys/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=E:\Docs\Maestria\2017-2_Prototipado_FPGAs\Proyectos\Proyecto4\Proyecto4\Proyecto4_qsys\Proyecto4_qsys.spd --output-directory=E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto4/Proyecto4/Proyecto4_qsys/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto4/Proyecto4/Proyecto4_qsys/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto4/Proyecto4/Proyecto4_qsys/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto4/Proyecto4/Proyecto4_qsys/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto4/Proyecto4/Proyecto4_qsys/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	27 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto4/Proyecto4/Proyecto4_qsys/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto4/Proyecto4/Proyecto4_qsys/simulation/.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\Docs\Maestria\2017-2_Prototipado_FPGAs\Proyectos\Proyecto4\Proyecto4\Proyecto4_qsys.qsys --block-symbol-file --output-directory=E:\Docs\Maestria\2017-2_Prototipado_FPGAs\Proyectos\Proyecto4\Proyecto4\Proyecto4_qsys --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Proyecto4/Proyecto4_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding matrix_mult_det_0 [matrix_mult_det 1.0]
Progress: Parameterizing module matrix_mult_det_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding timer_0 [altera_avalon_timer 16.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Proyecto4_qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\Docs\Maestria\2017-2_Prototipado_FPGAs\Proyectos\Proyecto4\Proyecto4\Proyecto4_qsys.qsys --synthesis=VERILOG --output-directory=E:\Docs\Maestria\2017-2_Prototipado_FPGAs\Proyectos\Proyecto4\Proyecto4\Proyecto4_qsys\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Proyecto4/Proyecto4_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding matrix_mult_det_0 [matrix_mult_det 1.0]
Progress: Parameterizing module matrix_mult_det_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding timer_0 [altera_avalon_timer 16.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Proyecto4_qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Proyecto4_qsys: Generating Proyecto4_qsys "Proyecto4_qsys" for QUARTUS_SYNTH
Info: jtag_uart_0: Starting RTL generation for module 'Proyecto4_qsys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64/perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Proyecto4_qsys_jtag_uart_0 --dir=C:/Users/tomas/AppData/Local/Temp/alt7392_7717638463768667623.dir/0102_jtag_uart_0_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/tomas/AppData/Local/Temp/alt7392_7717638463768667623.dir/0102_jtag_uart_0_gen//Proyecto4_qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'Proyecto4_qsys_jtag_uart_0'
Info: jtag_uart_0: "Proyecto4_qsys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: matrix_mult_det_0: "Proyecto4_qsys" instantiated matrix_mult_det "matrix_mult_det_0"
Info: nios2_gen2_0: "Proyecto4_qsys" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'Proyecto4_qsys_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64/perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Proyecto4_qsys_onchip_memory2_0 --dir=C:/Users/tomas/AppData/Local/Temp/alt7392_7717638463768667623.dir/0104_onchip_memory2_0_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/tomas/AppData/Local/Temp/alt7392_7717638463768667623.dir/0104_onchip_memory2_0_gen//Proyecto4_qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'Proyecto4_qsys_onchip_memory2_0'
Info: onchip_memory2_0: "Proyecto4_qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: timer_0: Starting RTL generation for module 'Proyecto4_qsys_timer_0'
Info: timer_0:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64//perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64//perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Proyecto4_qsys_timer_0 --dir=C:/Users/tomas/AppData/Local/Temp/alt7392_7717638463768667623.dir/0105_timer_0_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/tomas/AppData/Local/Temp/alt7392_7717638463768667623.dir/0105_timer_0_gen//Proyecto4_qsys_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'Proyecto4_qsys_timer_0'
Info: timer_0: "Proyecto4_qsys" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Proyecto4_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Proyecto4_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Proyecto4_qsys" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'Proyecto4_qsys_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64//eperlcmd.exe -I C:/altera_lite/16.0/quartus/bin64//perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Proyecto4_qsys_nios2_gen2_0_cpu --dir=C:/Users/tomas/AppData/Local/Temp/alt7392_7717638463768667623.dir/0108_cpu_gen/ --quartus_bindir=C:/altera_lite/16.0/quartus/bin64/ --verilog --config=C:/Users/tomas/AppData/Local/Temp/alt7392_7717638463768667623.dir/0108_cpu_gen//Proyecto4_qsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.08.13 21:17:23 (*) Starting Nios II generation
Info: cpu: # 2017.08.13 21:17:23 (*)   Checking for plaintext license.
Info: cpu: # 2017.08.13 21:17:24 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/16.0/quartus/bin64/
Info: cpu: # 2017.08.13 21:17:24 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.08.13 21:17:24 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.08.13 21:17:24 (*)   Plaintext license not found.
Info: cpu: # 2017.08.13 21:17:24 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2017.08.13 21:17:24 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.08.13 21:17:24 (*)   Creating all objects for CPU
Info: cpu: # 2017.08.13 21:17:25 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.08.13 21:17:25 (*)   Creating plain-text RTL
Info: cpu: # 2017.08.13 21:17:25 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Proyecto4_qsys_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto4/Proyecto4/Proyecto4_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto4/Proyecto4/Proyecto4_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file E:/Docs/Maestria/2017-2_Prototipado_FPGAs/Proyectos/Proyecto4/Proyecto4/Proyecto4_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Proyecto4_qsys: Done "Proyecto4_qsys" with 28 modules, 42 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
