{
 "_CYB0644ABZI_S2D44_H_": null,
 "__CM0PLUS_REV": "0x0001U",
 "__NVIC_PRIO_BITS": "3",
 "__Vendor_SysTickConfig": "0",
 "__VTOR_PRESENT": "1",
 "__MPU_PRESENT": "1",
 "__CM4_REV": "0x0001U",
 "__FPU_PRESENT": "1",
 "__CM0P_PRESENT": "1",
 "__DTCM_PRESENT": "0",
 "__ICACHE_PRESENT": "0",
 "__DCACHE_PRESENT": "0",
 "CY_ROM_BASE": "0x00000000UL",
 "CY_ROM_SIZE": "0x00010000UL",
 "CY_SRAM_BASE": "0x08000000UL",
 "CY_SRAM_SIZE": "0x00100000UL",
 "CY_FLASH_BASE": "0x10000000UL",
 "CY_FLASH_SIZE": "0x001D0000UL",
 "CY_EM_EEPROM_BASE": "0x14000000UL",
 "CY_EM_EEPROM_SIZE": "0x00008000UL",
 "CY_SFLASH_BASE": "0x16000000UL",
 "CY_SFLASH_SIZE": "0x00008000UL",
 "CY_XIP_BASE": "0x18000000UL",
 "CY_XIP_SIZE": "0x08000000UL",
 "CY_EFUSE_BASE": "0x402C0800UL",
 "CY_EFUSE_SIZE": "0x00000200UL",
 "CY_IP_MXAUDIOSS": "1u",
 "CY_IP_MXAUDIOSS_INSTANCES": "2u",
 "CY_IP_MXAUDIOSS_VERSION": "1u",
 "CY_IP_M4CPUSS": "1u",
 "CY_IP_M4CPUSS_INSTANCES": "1u",
 "CY_IP_M4CPUSS_VERSION": "2u",
 "CY_IP_M4CPUSS_DMAC": "1u",
 "CY_IP_M4CPUSS_DMAC_INSTANCES": "1u",
 "CY_IP_M4CPUSS_DMAC_VERSION": "2u",
 "CY_IP_M4CPUSS_DMA": "1u",
 "CY_IP_M4CPUSS_DMA_INSTANCES": "2u",
 "CY_IP_M4CPUSS_DMA_VERSION": "2u",
 "CY_IP_MXCRYPTO": "1u",
 "CY_IP_MXCRYPTO_INSTANCES": "1u",
 "CY_IP_MXCRYPTO_VERSION": "2u",
 "CY_IP_MXCSDV2": "1u",
 "CY_IP_MXCSDV2_INSTANCES": "1u",
 "CY_IP_MXCSDV2_VERSION": "1u",
 "CY_IP_MXEFUSE": "1u",
 "CY_IP_MXEFUSE_INSTANCES": "1u",
 "CY_IP_MXEFUSE_VERSION": "1u",
 "CY_IP_MXS40IOSS": "1u",
 "CY_IP_MXS40IOSS_INSTANCES": "1u",
 "CY_IP_MXS40IOSS_VERSION": "2u",
 "CY_IP_MXLCD": "1u",
 "CY_IP_MXLCD_INSTANCES": "1u",
 "CY_IP_MXLCD_VERSION": "1u",
 "CY_IP_MXLPCOMP": "1u",
 "CY_IP_MXLPCOMP_INSTANCES": "1u",
 "CY_IP_MXLPCOMP_VERSION": "1u",
 "CY_IP_MXS40PASS": "1u",
 "CY_IP_MXS40PASS_INSTANCES": "1u",
 "CY_IP_MXS40PASS_VERSION": "1u",
 "CY_IP_MXS40PASS_SAR": "1u",
 "CY_IP_MXS40PASS_SAR_INSTANCES": "1u",
 "CY_IP_MXS40PASS_SAR_VERSION": "1u",
 "CY_IP_MXPERI": "1u",
 "CY_IP_MXPERI_INSTANCES": "1u",
 "CY_IP_MXPERI_VERSION": "2u",
 "CY_IP_MXPERI_TR": "1u",
 "CY_IP_MXPERI_TR_INSTANCES": "1u",
 "CY_IP_MXPERI_TR_VERSION": "2u",
 "CY_IP_MXPROFILE": "1u",
 "CY_IP_MXPROFILE_INSTANCES": "1u",
 "CY_IP_MXPROFILE_VERSION": "1u",
 "CY_IP_MXSCB": "1u",
 "CY_IP_MXSCB_INSTANCES": "13u",
 "CY_IP_MXSCB_VERSION": "1u",
 "CY_IP_MXSDHC": "1u",
 "CY_IP_MXSDHC_INSTANCES": "2u",
 "CY_IP_MXSDHC_VERSION": "1u",
 "CY_IP_MXSMIF": "1u",
 "CY_IP_MXSMIF_INSTANCES": "1u",
 "CY_IP_MXSMIF_VERSION": "1u",
 "CY_IP_MXS40SRSS": "1u",
 "CY_IP_MXS40SRSS_INSTANCES": "1u",
 "CY_IP_MXS40SRSS_VERSION": "1u",
 "CY_IP_MXS40SRSS_RTC": "1u",
 "CY_IP_MXS40SRSS_RTC_INSTANCES": "1u",
 "CY_IP_MXS40SRSS_RTC_VERSION": "1u",
 "CY_IP_MXS40SRSS_MCWDT": "1u",
 "CY_IP_MXS40SRSS_MCWDT_INSTANCES": "2u",
 "CY_IP_MXS40SRSS_MCWDT_VERSION": "1u",
 "CY_IP_MXTCPWM": "1u",
 "CY_IP_MXTCPWM_INSTANCES": "2u",
 "CY_IP_MXTCPWM_VERSION": "1u",
 "CY_IP_MXUSBFS": "1u",
 "CY_IP_MXUSBFS_INSTANCES": "1u",
 "CY_IP_MXUSBFS_VERSION": "1u",
 "CY_DEVICE_PSOC6A2M": null,
 "CY_DEVICE_SECURE": null,
 "CY_SILICON_ID": "0xE4701202UL",
 "CY_HF_CLK_MAX_FREQ": "150000000UL",
 "CPUSS_FLASHC_PA_SIZE_LOG2": "0x7UL",
 "SFLASH_BASE": "0x16000000UL",
 "SFLASH": "((SFLASH_Type*) 0x16000000UL)",
 "PERI_BASE": "0x40000000UL",
 "PERI": "((PERI_Type*) 0x40000000UL)",
 "PERI_GR0": "((PERI_GR_Type*) &((PERI_Type*) 0x40000000UL)->GR[0])",
 "PERI_GR1": "((PERI_GR_Type*) &((PERI_Type*) 0x40000000UL)->GR[1])",
 "PERI_GR2": "((PERI_GR_Type*) &((PERI_Type*) 0x40000000UL)->GR[2])",
 "PERI_GR3": "((PERI_GR_Type*) &((PERI_Type*) 0x40000000UL)->GR[3])",
 "PERI_GR4": "((PERI_GR_Type*) &((PERI_Type*) 0x40000000UL)->GR[4])",
 "PERI_GR6": "((PERI_GR_Type*) &((PERI_Type*) 0x40000000UL)->GR[6])",
 "PERI_GR9": "((PERI_GR_Type*) &((PERI_Type*) 0x40000000UL)->GR[9])",
 "PERI_GR10": "((PERI_GR_Type*) &((PERI_Type*) 0x40000000UL)->GR[10])",
 "PERI_TR_GR0": "((PERI_TR_GR_Type*) &((PERI_Type*) 0x40000000UL)->TR_GR[0])",
 "PERI_TR_GR1": "((PERI_TR_GR_Type*) &((PERI_Type*) 0x40000000UL)->TR_GR[1])",
 "PERI_TR_GR2": "((PERI_TR_GR_Type*) &((PERI_Type*) 0x40000000UL)->TR_GR[2])",
 "PERI_TR_GR3": "((PERI_TR_GR_Type*) &((PERI_Type*) 0x40000000UL)->TR_GR[3])",
 "PERI_TR_GR4": "((PERI_TR_GR_Type*) &((PERI_Type*) 0x40000000UL)->TR_GR[4])",
 "PERI_TR_GR5": "((PERI_TR_GR_Type*) &((PERI_Type*) 0x40000000UL)->TR_GR[5])",
 "PERI_TR_GR6": "((PERI_TR_GR_Type*) &((PERI_Type*) 0x40000000UL)->TR_GR[6])",
 "PERI_TR_GR7": "((PERI_TR_GR_Type*) &((PERI_Type*) 0x40000000UL)->TR_GR[7])",
 "PERI_TR_GR8": "((PERI_TR_GR_Type*) &((PERI_Type*) 0x40000000UL)->TR_GR[8])",
 "PERI_TR_GR9": "((PERI_TR_GR_Type*) &((PERI_Type*) 0x40000000UL)->TR_GR[9])",
 "PERI_TR_1TO1_GR0": "((PERI_TR_1TO1_GR_Type*) &((PERI_Type*) 0x40000000UL)->TR_1TO1_GR[0])",
 "PERI_TR_1TO1_GR1": "((PERI_TR_1TO1_GR_Type*) &((PERI_Type*) 0x40000000UL)->TR_1TO1_GR[1])",
 "PERI_TR_1TO1_GR2": "((PERI_TR_1TO1_GR_Type*) &((PERI_Type*) 0x40000000UL)->TR_1TO1_GR[2])",
 "PERI_TR_1TO1_GR3": "((PERI_TR_1TO1_GR_Type*) &((PERI_Type*) 0x40000000UL)->TR_1TO1_GR[3])",
 "PERI_TR_1TO1_GR4": "((PERI_TR_1TO1_GR_Type*) &((PERI_Type*) 0x40000000UL)->TR_1TO1_GR[4])",
 "PERI_TR_1TO1_GR5": "((PERI_TR_1TO1_GR_Type*) &((PERI_Type*) 0x40000000UL)->TR_1TO1_GR[5])",
 "PERI_TR_1TO1_GR6": "((PERI_TR_1TO1_GR_Type*) &((PERI_Type*) 0x40000000UL)->TR_1TO1_GR[6])",
 "PERI_MS_BASE": "0x40010000UL",
 "PERI_MS": "((PERI_MS_Type*) 0x40010000UL)",
 "PERI_MS_PPU_PR0": "((PERI_MS_PPU_PR_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_PR[0])",
 "PERI_MS_PPU_PR1": "((PERI_MS_PPU_PR_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_PR[1])",
 "PERI_MS_PPU_PR2": "((PERI_MS_PPU_PR_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_PR[2])",
 "PERI_MS_PPU_PR3": "((PERI_MS_PPU_PR_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_PR[3])",
 "PERI_MS_PPU_PR4": "((PERI_MS_PPU_PR_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_PR[4])",
 "PERI_MS_PPU_PR5": "((PERI_MS_PPU_PR_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_PR[5])",
 "PERI_MS_PPU_PR6": "((PERI_MS_PPU_PR_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_PR[6])",
 "PERI_MS_PPU_PR7": "((PERI_MS_PPU_PR_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_PR[7])",
 "PERI_MS_PPU_FX_PERI_MAIN": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[0])",
 "PERI_MS_PPU_FX_PERI_GR0_GROUP": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[1])",
 "PERI_MS_PPU_FX_PERI_GR1_GROUP": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[2])",
 "PERI_MS_PPU_FX_PERI_GR2_GROUP": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[3])",
 "PERI_MS_PPU_FX_PERI_GR3_GROUP": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[4])",
 "PERI_MS_PPU_FX_PERI_GR4_GROUP": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[5])",
 "PERI_MS_PPU_FX_PERI_GR6_GROUP": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[6])",
 "PERI_MS_PPU_FX_PERI_GR9_GROUP": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[7])",
 "PERI_MS_PPU_FX_PERI_GR10_GROUP": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[8])",
 "PERI_MS_PPU_FX_PERI_TR": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[9])",
 "PERI_MS_PPU_FX_CRYPTO_MAIN": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[10])",
 "PERI_MS_PPU_FX_CRYPTO_CRYPTO": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[11])",
 "PERI_MS_PPU_FX_CRYPTO_BOOT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[12])",
 "PERI_MS_PPU_FX_CRYPTO_KEY0": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[13])",
 "PERI_MS_PPU_FX_CRYPTO_KEY1": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[14])",
 "PERI_MS_PPU_FX_CRYPTO_BUF": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[15])",
 "PERI_MS_PPU_FX_CPUSS_CM4": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[16])",
 "PERI_MS_PPU_FX_CPUSS_CM0": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[17])",
 "PERI_MS_PPU_FX_CPUSS_BOOT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[18])",
 "PERI_MS_PPU_FX_CPUSS_CM0_INT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[19])",
 "PERI_MS_PPU_FX_CPUSS_CM4_INT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[20])",
 "PERI_MS_PPU_FX_FAULT_STRUCT0_MAIN": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[21])",
 "PERI_MS_PPU_FX_FAULT_STRUCT1_MAIN": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[22])",
 "PERI_MS_PPU_FX_IPC_STRUCT0_IPC": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[23])",
 "PERI_MS_PPU_FX_IPC_STRUCT1_IPC": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[24])",
 "PERI_MS_PPU_FX_IPC_STRUCT2_IPC": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[25])",
 "PERI_MS_PPU_FX_IPC_STRUCT3_IPC": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[26])",
 "PERI_MS_PPU_FX_IPC_STRUCT4_IPC": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[27])",
 "PERI_MS_PPU_FX_IPC_STRUCT5_IPC": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[28])",
 "PERI_MS_PPU_FX_IPC_STRUCT6_IPC": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[29])",
 "PERI_MS_PPU_FX_IPC_STRUCT7_IPC": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[30])",
 "PERI_MS_PPU_FX_IPC_STRUCT8_IPC": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[31])",
 "PERI_MS_PPU_FX_IPC_STRUCT9_IPC": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[32])",
 "PERI_MS_PPU_FX_IPC_STRUCT10_IPC": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[33])",
 "PERI_MS_PPU_FX_IPC_STRUCT11_IPC": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[34])",
 "PERI_MS_PPU_FX_IPC_STRUCT12_IPC": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[35])",
 "PERI_MS_PPU_FX_IPC_STRUCT13_IPC": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[36])",
 "PERI_MS_PPU_FX_IPC_STRUCT14_IPC": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[37])",
 "PERI_MS_PPU_FX_IPC_STRUCT15_IPC": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[38])",
 "PERI_MS_PPU_FX_IPC_INTR_STRUCT0_INTR": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[39])",
 "PERI_MS_PPU_FX_IPC_INTR_STRUCT1_INTR": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[40])",
 "PERI_MS_PPU_FX_IPC_INTR_STRUCT2_INTR": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[41])",
 "PERI_MS_PPU_FX_IPC_INTR_STRUCT3_INTR": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[42])",
 "PERI_MS_PPU_FX_IPC_INTR_STRUCT4_INTR": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[43])",
 "PERI_MS_PPU_FX_IPC_INTR_STRUCT5_INTR": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[44])",
 "PERI_MS_PPU_FX_IPC_INTR_STRUCT6_INTR": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[45])",
 "PERI_MS_PPU_FX_IPC_INTR_STRUCT7_INTR": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[46])",
 "PERI_MS_PPU_FX_IPC_INTR_STRUCT8_INTR": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[47])",
 "PERI_MS_PPU_FX_IPC_INTR_STRUCT9_INTR": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[48])",
 "PERI_MS_PPU_FX_IPC_INTR_STRUCT10_INTR": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[49])",
 "PERI_MS_PPU_FX_IPC_INTR_STRUCT11_INTR": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[50])",
 "PERI_MS_PPU_FX_IPC_INTR_STRUCT12_INTR": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[51])",
 "PERI_MS_PPU_FX_IPC_INTR_STRUCT13_INTR": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[52])",
 "PERI_MS_PPU_FX_IPC_INTR_STRUCT14_INTR": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[53])",
 "PERI_MS_PPU_FX_IPC_INTR_STRUCT15_INTR": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[54])",
 "PERI_MS_PPU_FX_PROT_SMPU_MAIN": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[55])",
 "PERI_MS_PPU_FX_PROT_MPU0_MAIN": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[56])",
 "PERI_MS_PPU_FX_PROT_MPU5_MAIN": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[57])",
 "PERI_MS_PPU_FX_PROT_MPU6_MAIN": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[58])",
 "PERI_MS_PPU_FX_PROT_MPU14_MAIN": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[59])",
 "PERI_MS_PPU_FX_PROT_MPU15_MAIN": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[60])",
 "PERI_MS_PPU_FX_FLASHC_MAIN": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[61])",
 "PERI_MS_PPU_FX_FLASHC_CMD": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[62])",
 "PERI_MS_PPU_FX_FLASHC_DFT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[63])",
 "PERI_MS_PPU_FX_FLASHC_CM0": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[64])",
 "PERI_MS_PPU_FX_FLASHC_CM4": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[65])",
 "PERI_MS_PPU_FX_FLASHC_CRYPTO": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[66])",
 "PERI_MS_PPU_FX_FLASHC_DW0": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[67])",
 "PERI_MS_PPU_FX_FLASHC_DW1": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[68])",
 "PERI_MS_PPU_FX_FLASHC_DMAC": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[69])",
 "PERI_MS_PPU_FX_FLASHC_EXT_MS0": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[70])",
 "PERI_MS_PPU_FX_FLASHC_EXT_MS1": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[71])",
 "PERI_MS_PPU_FX_FLASHC_FM": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[72])",
 "PERI_MS_PPU_FX_SRSS_MAIN1": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[73])",
 "PERI_MS_PPU_FX_SRSS_MAIN2": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[74])",
 "PERI_MS_PPU_FX_WDT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[75])",
 "PERI_MS_PPU_FX_MAIN": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[76])",
 "PERI_MS_PPU_FX_SRSS_MAIN3": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[77])",
 "PERI_MS_PPU_FX_SRSS_MAIN4": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[78])",
 "PERI_MS_PPU_FX_SRSS_MAIN5": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[79])",
 "PERI_MS_PPU_FX_SRSS_MAIN6": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[80])",
 "PERI_MS_PPU_FX_SRSS_MAIN7": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[81])",
 "PERI_MS_PPU_FX_BACKUP_BACKUP": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[82])",
 "PERI_MS_PPU_FX_DW0_DW": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[83])",
 "PERI_MS_PPU_FX_DW1_DW": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[84])",
 "PERI_MS_PPU_FX_DW0_DW_CRC": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[85])",
 "PERI_MS_PPU_FX_DW1_DW_CRC": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[86])",
 "PERI_MS_PPU_FX_DW0_CH_STRUCT0_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[87])",
 "PERI_MS_PPU_FX_DW0_CH_STRUCT1_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[88])",
 "PERI_MS_PPU_FX_DW0_CH_STRUCT2_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[89])",
 "PERI_MS_PPU_FX_DW0_CH_STRUCT3_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[90])",
 "PERI_MS_PPU_FX_DW0_CH_STRUCT4_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[91])",
 "PERI_MS_PPU_FX_DW0_CH_STRUCT5_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[92])",
 "PERI_MS_PPU_FX_DW0_CH_STRUCT6_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[93])",
 "PERI_MS_PPU_FX_DW0_CH_STRUCT7_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[94])",
 "PERI_MS_PPU_FX_DW0_CH_STRUCT8_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[95])",
 "PERI_MS_PPU_FX_DW0_CH_STRUCT9_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[96])",
 "PERI_MS_PPU_FX_DW0_CH_STRUCT10_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[97])",
 "PERI_MS_PPU_FX_DW0_CH_STRUCT11_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[98])",
 "PERI_MS_PPU_FX_DW0_CH_STRUCT12_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[99])",
 "PERI_MS_PPU_FX_DW0_CH_STRUCT13_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[100])",
 "PERI_MS_PPU_FX_DW0_CH_STRUCT14_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[101])",
 "PERI_MS_PPU_FX_DW0_CH_STRUCT15_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[102])",
 "PERI_MS_PPU_FX_DW0_CH_STRUCT16_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[103])",
 "PERI_MS_PPU_FX_DW0_CH_STRUCT17_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[104])",
 "PERI_MS_PPU_FX_DW0_CH_STRUCT18_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[105])",
 "PERI_MS_PPU_FX_DW0_CH_STRUCT19_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[106])",
 "PERI_MS_PPU_FX_DW0_CH_STRUCT20_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[107])",
 "PERI_MS_PPU_FX_DW0_CH_STRUCT21_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[108])",
 "PERI_MS_PPU_FX_DW0_CH_STRUCT22_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[109])",
 "PERI_MS_PPU_FX_DW0_CH_STRUCT23_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[110])",
 "PERI_MS_PPU_FX_DW0_CH_STRUCT24_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[111])",
 "PERI_MS_PPU_FX_DW0_CH_STRUCT25_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[112])",
 "PERI_MS_PPU_FX_DW0_CH_STRUCT26_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[113])",
 "PERI_MS_PPU_FX_DW0_CH_STRUCT27_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[114])",
 "PERI_MS_PPU_FX_DW0_CH_STRUCT28_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[115])",
 "PERI_MS_PPU_FX_DW1_CH_STRUCT0_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[116])",
 "PERI_MS_PPU_FX_DW1_CH_STRUCT1_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[117])",
 "PERI_MS_PPU_FX_DW1_CH_STRUCT2_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[118])",
 "PERI_MS_PPU_FX_DW1_CH_STRUCT3_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[119])",
 "PERI_MS_PPU_FX_DW1_CH_STRUCT4_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[120])",
 "PERI_MS_PPU_FX_DW1_CH_STRUCT5_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[121])",
 "PERI_MS_PPU_FX_DW1_CH_STRUCT6_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[122])",
 "PERI_MS_PPU_FX_DW1_CH_STRUCT7_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[123])",
 "PERI_MS_PPU_FX_DW1_CH_STRUCT8_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[124])",
 "PERI_MS_PPU_FX_DW1_CH_STRUCT9_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[125])",
 "PERI_MS_PPU_FX_DW1_CH_STRUCT10_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[126])",
 "PERI_MS_PPU_FX_DW1_CH_STRUCT11_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[127])",
 "PERI_MS_PPU_FX_DW1_CH_STRUCT12_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[128])",
 "PERI_MS_PPU_FX_DW1_CH_STRUCT13_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[129])",
 "PERI_MS_PPU_FX_DW1_CH_STRUCT14_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[130])",
 "PERI_MS_PPU_FX_DW1_CH_STRUCT15_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[131])",
 "PERI_MS_PPU_FX_DW1_CH_STRUCT16_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[132])",
 "PERI_MS_PPU_FX_DW1_CH_STRUCT17_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[133])",
 "PERI_MS_PPU_FX_DW1_CH_STRUCT18_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[134])",
 "PERI_MS_PPU_FX_DW1_CH_STRUCT19_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[135])",
 "PERI_MS_PPU_FX_DW1_CH_STRUCT20_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[136])",
 "PERI_MS_PPU_FX_DW1_CH_STRUCT21_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[137])",
 "PERI_MS_PPU_FX_DW1_CH_STRUCT22_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[138])",
 "PERI_MS_PPU_FX_DW1_CH_STRUCT23_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[139])",
 "PERI_MS_PPU_FX_DW1_CH_STRUCT24_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[140])",
 "PERI_MS_PPU_FX_DW1_CH_STRUCT25_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[141])",
 "PERI_MS_PPU_FX_DW1_CH_STRUCT26_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[142])",
 "PERI_MS_PPU_FX_DW1_CH_STRUCT27_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[143])",
 "PERI_MS_PPU_FX_DW1_CH_STRUCT28_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[144])",
 "PERI_MS_PPU_FX_DMAC_TOP": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[145])",
 "PERI_MS_PPU_FX_DMAC_CH0_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[146])",
 "PERI_MS_PPU_FX_DMAC_CH1_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[147])",
 "PERI_MS_PPU_FX_DMAC_CH2_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[148])",
 "PERI_MS_PPU_FX_DMAC_CH3_CH": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[149])",
 "PERI_MS_PPU_FX_EFUSE_CTL": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[150])",
 "PERI_MS_PPU_FX_EFUSE_DATA": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[151])",
 "PERI_MS_PPU_FX_PROFILE": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[152])",
 "PERI_MS_PPU_FX_HSIOM_PRT0_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[153])",
 "PERI_MS_PPU_FX_HSIOM_PRT1_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[154])",
 "PERI_MS_PPU_FX_HSIOM_PRT2_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[155])",
 "PERI_MS_PPU_FX_HSIOM_PRT3_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[156])",
 "PERI_MS_PPU_FX_HSIOM_PRT4_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[157])",
 "PERI_MS_PPU_FX_HSIOM_PRT5_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[158])",
 "PERI_MS_PPU_FX_HSIOM_PRT6_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[159])",
 "PERI_MS_PPU_FX_HSIOM_PRT7_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[160])",
 "PERI_MS_PPU_FX_HSIOM_PRT8_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[161])",
 "PERI_MS_PPU_FX_HSIOM_PRT9_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[162])",
 "PERI_MS_PPU_FX_HSIOM_PRT10_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[163])",
 "PERI_MS_PPU_FX_HSIOM_PRT11_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[164])",
 "PERI_MS_PPU_FX_HSIOM_PRT12_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[165])",
 "PERI_MS_PPU_FX_HSIOM_PRT13_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[166])",
 "PERI_MS_PPU_FX_HSIOM_PRT14_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[167])",
 "PERI_MS_PPU_FX_HSIOM_AMUX": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[168])",
 "PERI_MS_PPU_FX_HSIOM_MON": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[169])",
 "PERI_MS_PPU_FX_GPIO_PRT0_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[170])",
 "PERI_MS_PPU_FX_GPIO_PRT1_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[171])",
 "PERI_MS_PPU_FX_GPIO_PRT2_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[172])",
 "PERI_MS_PPU_FX_GPIO_PRT3_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[173])",
 "PERI_MS_PPU_FX_GPIO_PRT4_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[174])",
 "PERI_MS_PPU_FX_GPIO_PRT5_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[175])",
 "PERI_MS_PPU_FX_GPIO_PRT6_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[176])",
 "PERI_MS_PPU_FX_GPIO_PRT7_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[177])",
 "PERI_MS_PPU_FX_GPIO_PRT8_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[178])",
 "PERI_MS_PPU_FX_GPIO_PRT9_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[179])",
 "PERI_MS_PPU_FX_GPIO_PRT10_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[180])",
 "PERI_MS_PPU_FX_GPIO_PRT11_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[181])",
 "PERI_MS_PPU_FX_GPIO_PRT12_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[182])",
 "PERI_MS_PPU_FX_GPIO_PRT13_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[183])",
 "PERI_MS_PPU_FX_GPIO_PRT14_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[184])",
 "PERI_MS_PPU_FX_GPIO_PRT0_CFG": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[185])",
 "PERI_MS_PPU_FX_GPIO_PRT1_CFG": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[186])",
 "PERI_MS_PPU_FX_GPIO_PRT2_CFG": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[187])",
 "PERI_MS_PPU_FX_GPIO_PRT3_CFG": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[188])",
 "PERI_MS_PPU_FX_GPIO_PRT4_CFG": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[189])",
 "PERI_MS_PPU_FX_GPIO_PRT5_CFG": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[190])",
 "PERI_MS_PPU_FX_GPIO_PRT6_CFG": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[191])",
 "PERI_MS_PPU_FX_GPIO_PRT7_CFG": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[192])",
 "PERI_MS_PPU_FX_GPIO_PRT8_CFG": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[193])",
 "PERI_MS_PPU_FX_GPIO_PRT9_CFG": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[194])",
 "PERI_MS_PPU_FX_GPIO_PRT10_CFG": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[195])",
 "PERI_MS_PPU_FX_GPIO_PRT11_CFG": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[196])",
 "PERI_MS_PPU_FX_GPIO_PRT12_CFG": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[197])",
 "PERI_MS_PPU_FX_GPIO_PRT13_CFG": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[198])",
 "PERI_MS_PPU_FX_GPIO_PRT14_CFG": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[199])",
 "PERI_MS_PPU_FX_GPIO_GPIO": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[200])",
 "PERI_MS_PPU_FX_GPIO_TEST": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[201])",
 "PERI_MS_PPU_FX_SMARTIO_PRT8_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[202])",
 "PERI_MS_PPU_FX_SMARTIO_PRT9_PRT": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[203])",
 "PERI_MS_PPU_FX_LPCOMP": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[204])",
 "PERI_MS_PPU_FX_CSD0": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[205])",
 "PERI_MS_PPU_FX_TCPWM0": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[206])",
 "PERI_MS_PPU_FX_TCPWM1": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[207])",
 "PERI_MS_PPU_FX_LCD0": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[208])",
 "PERI_MS_PPU_FX_USBFS0": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[209])",
 "PERI_MS_PPU_FX_SMIF0": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[210])",
 "PERI_MS_PPU_FX_SDHC0": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[211])",
 "PERI_MS_PPU_FX_SDHC1": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[212])",
 "PERI_MS_PPU_FX_SCB0": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[213])",
 "PERI_MS_PPU_FX_SCB1": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[214])",
 "PERI_MS_PPU_FX_SCB2": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[215])",
 "PERI_MS_PPU_FX_SCB3": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[216])",
 "PERI_MS_PPU_FX_SCB4": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[217])",
 "PERI_MS_PPU_FX_SCB5": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[218])",
 "PERI_MS_PPU_FX_SCB6": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[219])",
 "PERI_MS_PPU_FX_SCB7": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[220])",
 "PERI_MS_PPU_FX_SCB8": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[221])",
 "PERI_MS_PPU_FX_SCB9": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[222])",
 "PERI_MS_PPU_FX_SCB10": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[223])",
 "PERI_MS_PPU_FX_SCB11": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[224])",
 "PERI_MS_PPU_FX_SCB12": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[225])",
 "PERI_MS_PPU_FX_PASS": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[226])",
 "PERI_MS_PPU_FX_PDM0": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[227])",
 "PERI_MS_PPU_FX_I2S0": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[228])",
 "PERI_MS_PPU_FX_I2S1": "((PERI_MS_PPU_FX_Type*) &((PERI_MS_Type*) 0x40010000UL)->PPU_FX[229])",
 "CRYPTO_BASE": "0x40100000UL",
 "CRYPTO": "((CRYPTO_Type*) 0x40100000UL)",
 "CPUSS_BASE": "0x40200000UL",
 "CPUSS": "((CPUSS_Type*) 0x40200000UL)",
 "FAULT_BASE": "0x40210000UL",
 "FAULT": "((FAULT_Type*) 0x40210000UL)",
 "FAULT_STRUCT0": "((FAULT_STRUCT_Type*) &((FAULT_Type*) 0x40210000UL)->STRUCT[0])",
 "FAULT_STRUCT1": "((FAULT_STRUCT_Type*) &((FAULT_Type*) 0x40210000UL)->STRUCT[1])",
 "IPC_BASE": "0x40220000UL",
 "IPC": "((IPC_Type*) 0x40220000UL)",
 "IPC_STRUCT0": "((IPC_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->STRUCT[0])",
 "IPC_STRUCT1": "((IPC_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->STRUCT[1])",
 "IPC_STRUCT2": "((IPC_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->STRUCT[2])",
 "IPC_STRUCT3": "((IPC_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->STRUCT[3])",
 "IPC_STRUCT4": "((IPC_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->STRUCT[4])",
 "IPC_STRUCT5": "((IPC_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->STRUCT[5])",
 "IPC_STRUCT6": "((IPC_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->STRUCT[6])",
 "IPC_STRUCT7": "((IPC_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->STRUCT[7])",
 "IPC_STRUCT8": "((IPC_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->STRUCT[8])",
 "IPC_STRUCT9": "((IPC_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->STRUCT[9])",
 "IPC_STRUCT10": "((IPC_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->STRUCT[10])",
 "IPC_STRUCT11": "((IPC_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->STRUCT[11])",
 "IPC_STRUCT12": "((IPC_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->STRUCT[12])",
 "IPC_STRUCT13": "((IPC_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->STRUCT[13])",
 "IPC_STRUCT14": "((IPC_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->STRUCT[14])",
 "IPC_STRUCT15": "((IPC_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->STRUCT[15])",
 "IPC_INTR_STRUCT0": "((IPC_INTR_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->INTR_STRUCT[0])",
 "IPC_INTR_STRUCT1": "((IPC_INTR_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->INTR_STRUCT[1])",
 "IPC_INTR_STRUCT2": "((IPC_INTR_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->INTR_STRUCT[2])",
 "IPC_INTR_STRUCT3": "((IPC_INTR_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->INTR_STRUCT[3])",
 "IPC_INTR_STRUCT4": "((IPC_INTR_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->INTR_STRUCT[4])",
 "IPC_INTR_STRUCT5": "((IPC_INTR_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->INTR_STRUCT[5])",
 "IPC_INTR_STRUCT6": "((IPC_INTR_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->INTR_STRUCT[6])",
 "IPC_INTR_STRUCT7": "((IPC_INTR_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->INTR_STRUCT[7])",
 "IPC_INTR_STRUCT8": "((IPC_INTR_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->INTR_STRUCT[8])",
 "IPC_INTR_STRUCT9": "((IPC_INTR_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->INTR_STRUCT[9])",
 "IPC_INTR_STRUCT10": "((IPC_INTR_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->INTR_STRUCT[10])",
 "IPC_INTR_STRUCT11": "((IPC_INTR_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->INTR_STRUCT[11])",
 "IPC_INTR_STRUCT12": "((IPC_INTR_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->INTR_STRUCT[12])",
 "IPC_INTR_STRUCT13": "((IPC_INTR_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->INTR_STRUCT[13])",
 "IPC_INTR_STRUCT14": "((IPC_INTR_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->INTR_STRUCT[14])",
 "IPC_INTR_STRUCT15": "((IPC_INTR_STRUCT_Type*) &((IPC_Type*) 0x40220000UL)->INTR_STRUCT[15])",
 "PROT_BASE": "0x40230000UL",
 "PROT": "((PROT_Type*) 0x40230000UL)",
 "PROT_SMPU": "((PROT_SMPU_Type*) &((PROT_Type*) 0x40230000UL)->SMPU)",
 "PROT_SMPU_SMPU_STRUCT0": "((PROT_SMPU_SMPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->SMPU.SMPU_STRUCT[0])",
 "PROT_SMPU_SMPU_STRUCT1": "((PROT_SMPU_SMPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->SMPU.SMPU_STRUCT[1])",
 "PROT_SMPU_SMPU_STRUCT2": "((PROT_SMPU_SMPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->SMPU.SMPU_STRUCT[2])",
 "PROT_SMPU_SMPU_STRUCT3": "((PROT_SMPU_SMPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->SMPU.SMPU_STRUCT[3])",
 "PROT_SMPU_SMPU_STRUCT4": "((PROT_SMPU_SMPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->SMPU.SMPU_STRUCT[4])",
 "PROT_SMPU_SMPU_STRUCT5": "((PROT_SMPU_SMPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->SMPU.SMPU_STRUCT[5])",
 "PROT_SMPU_SMPU_STRUCT6": "((PROT_SMPU_SMPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->SMPU.SMPU_STRUCT[6])",
 "PROT_SMPU_SMPU_STRUCT7": "((PROT_SMPU_SMPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->SMPU.SMPU_STRUCT[7])",
 "PROT_SMPU_SMPU_STRUCT8": "((PROT_SMPU_SMPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->SMPU.SMPU_STRUCT[8])",
 "PROT_SMPU_SMPU_STRUCT9": "((PROT_SMPU_SMPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->SMPU.SMPU_STRUCT[9])",
 "PROT_SMPU_SMPU_STRUCT10": "((PROT_SMPU_SMPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->SMPU.SMPU_STRUCT[10])",
 "PROT_SMPU_SMPU_STRUCT11": "((PROT_SMPU_SMPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->SMPU.SMPU_STRUCT[11])",
 "PROT_SMPU_SMPU_STRUCT12": "((PROT_SMPU_SMPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->SMPU.SMPU_STRUCT[12])",
 "PROT_SMPU_SMPU_STRUCT13": "((PROT_SMPU_SMPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->SMPU.SMPU_STRUCT[13])",
 "PROT_SMPU_SMPU_STRUCT14": "((PROT_SMPU_SMPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->SMPU.SMPU_STRUCT[14])",
 "PROT_SMPU_SMPU_STRUCT15": "((PROT_SMPU_SMPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->SMPU.SMPU_STRUCT[15])",
 "PROT_MPU0": "((PROT_MPU_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[0])",
 "PROT_MPU1": "((PROT_MPU_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[1])",
 "PROT_MPU2": "((PROT_MPU_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[2])",
 "PROT_MPU3": "((PROT_MPU_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[3])",
 "PROT_MPU4": "((PROT_MPU_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[4])",
 "PROT_MPU5": "((PROT_MPU_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[5])",
 "PROT_MPU6": "((PROT_MPU_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[6])",
 "PROT_MPU7": "((PROT_MPU_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[7])",
 "PROT_MPU8": "((PROT_MPU_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[8])",
 "PROT_MPU9": "((PROT_MPU_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[9])",
 "PROT_MPU10": "((PROT_MPU_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[10])",
 "PROT_MPU11": "((PROT_MPU_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[11])",
 "PROT_MPU12": "((PROT_MPU_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[12])",
 "PROT_MPU13": "((PROT_MPU_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[13])",
 "PROT_MPU14": "((PROT_MPU_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[14])",
 "PROT_MPU15": "((PROT_MPU_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[15])",
 "PROT_MPU5_MPU_STRUCT0": "((PROT_MPU_MPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[5].MPU_STRUCT[0])",
 "PROT_MPU5_MPU_STRUCT1": "((PROT_MPU_MPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[5].MPU_STRUCT[1])",
 "PROT_MPU5_MPU_STRUCT2": "((PROT_MPU_MPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[5].MPU_STRUCT[2])",
 "PROT_MPU5_MPU_STRUCT3": "((PROT_MPU_MPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[5].MPU_STRUCT[3])",
 "PROT_MPU5_MPU_STRUCT4": "((PROT_MPU_MPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[5].MPU_STRUCT[4])",
 "PROT_MPU5_MPU_STRUCT5": "((PROT_MPU_MPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[5].MPU_STRUCT[5])",
 "PROT_MPU5_MPU_STRUCT6": "((PROT_MPU_MPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[5].MPU_STRUCT[6])",
 "PROT_MPU5_MPU_STRUCT7": "((PROT_MPU_MPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[5].MPU_STRUCT[7])",
 "PROT_MPU6_MPU_STRUCT0": "((PROT_MPU_MPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[6].MPU_STRUCT[0])",
 "PROT_MPU6_MPU_STRUCT1": "((PROT_MPU_MPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[6].MPU_STRUCT[1])",
 "PROT_MPU6_MPU_STRUCT2": "((PROT_MPU_MPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[6].MPU_STRUCT[2])",
 "PROT_MPU6_MPU_STRUCT3": "((PROT_MPU_MPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[6].MPU_STRUCT[3])",
 "PROT_MPU6_MPU_STRUCT4": "((PROT_MPU_MPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[6].MPU_STRUCT[4])",
 "PROT_MPU6_MPU_STRUCT5": "((PROT_MPU_MPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[6].MPU_STRUCT[5])",
 "PROT_MPU6_MPU_STRUCT6": "((PROT_MPU_MPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[6].MPU_STRUCT[6])",
 "PROT_MPU6_MPU_STRUCT7": "((PROT_MPU_MPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[6].MPU_STRUCT[7])",
 "PROT_MPU15_MPU_STRUCT0": "((PROT_MPU_MPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[15].MPU_STRUCT[0])",
 "PROT_MPU15_MPU_STRUCT1": "((PROT_MPU_MPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[15].MPU_STRUCT[1])",
 "PROT_MPU15_MPU_STRUCT2": "((PROT_MPU_MPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[15].MPU_STRUCT[2])",
 "PROT_MPU15_MPU_STRUCT3": "((PROT_MPU_MPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[15].MPU_STRUCT[3])",
 "PROT_MPU15_MPU_STRUCT4": "((PROT_MPU_MPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[15].MPU_STRUCT[4])",
 "PROT_MPU15_MPU_STRUCT5": "((PROT_MPU_MPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[15].MPU_STRUCT[5])",
 "PROT_MPU15_MPU_STRUCT6": "((PROT_MPU_MPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[15].MPU_STRUCT[6])",
 "PROT_MPU15_MPU_STRUCT7": "((PROT_MPU_MPU_STRUCT_Type*) &((PROT_Type*) 0x40230000UL)->CYMPU[15].MPU_STRUCT[7])",
 "FLASHC_BASE": "0x40240000UL",
 "FLASHC": "((FLASHC_Type*) 0x40240000UL)",
 "FLASHC_FM_CTL": "((FLASHC_FM_CTL_Type*) &((FLASHC_Type*) 0x40240000UL)->FM_CTL)",
 "SRSS_BASE": "0x40260000UL",
 "SRSS": "((SRSS_Type*) 0x40260000UL)",
 "MCWDT_STRUCT0": "((MCWDT_STRUCT_Type*) &((SRSS_Type*) 0x40260000UL)->MCWDT_STRUCT[0])",
 "MCWDT_STRUCT1": "((MCWDT_STRUCT_Type*) &((SRSS_Type*) 0x40260000UL)->MCWDT_STRUCT[1])",
 "BACKUP_BASE": "0x40270000UL",
 "BACKUP": "((BACKUP_Type*) 0x40270000UL)",
 "DW0_BASE": "0x40280000UL",
 "DW1_BASE": "0x40290000UL",
 "DW0": "((DW_Type*) 0x40280000UL)",
 "DW1": "((DW_Type*) 0x40290000UL)",
 "DW0_CH_STRUCT0": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40280000UL)->CH_STRUCT[0])",
 "DW0_CH_STRUCT1": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40280000UL)->CH_STRUCT[1])",
 "DW0_CH_STRUCT2": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40280000UL)->CH_STRUCT[2])",
 "DW0_CH_STRUCT3": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40280000UL)->CH_STRUCT[3])",
 "DW0_CH_STRUCT4": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40280000UL)->CH_STRUCT[4])",
 "DW0_CH_STRUCT5": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40280000UL)->CH_STRUCT[5])",
 "DW0_CH_STRUCT6": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40280000UL)->CH_STRUCT[6])",
 "DW0_CH_STRUCT7": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40280000UL)->CH_STRUCT[7])",
 "DW0_CH_STRUCT8": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40280000UL)->CH_STRUCT[8])",
 "DW0_CH_STRUCT9": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40280000UL)->CH_STRUCT[9])",
 "DW0_CH_STRUCT10": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40280000UL)->CH_STRUCT[10])",
 "DW0_CH_STRUCT11": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40280000UL)->CH_STRUCT[11])",
 "DW0_CH_STRUCT12": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40280000UL)->CH_STRUCT[12])",
 "DW0_CH_STRUCT13": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40280000UL)->CH_STRUCT[13])",
 "DW0_CH_STRUCT14": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40280000UL)->CH_STRUCT[14])",
 "DW0_CH_STRUCT15": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40280000UL)->CH_STRUCT[15])",
 "DW0_CH_STRUCT16": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40280000UL)->CH_STRUCT[16])",
 "DW0_CH_STRUCT17": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40280000UL)->CH_STRUCT[17])",
 "DW0_CH_STRUCT18": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40280000UL)->CH_STRUCT[18])",
 "DW0_CH_STRUCT19": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40280000UL)->CH_STRUCT[19])",
 "DW0_CH_STRUCT20": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40280000UL)->CH_STRUCT[20])",
 "DW0_CH_STRUCT21": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40280000UL)->CH_STRUCT[21])",
 "DW0_CH_STRUCT22": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40280000UL)->CH_STRUCT[22])",
 "DW0_CH_STRUCT23": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40280000UL)->CH_STRUCT[23])",
 "DW0_CH_STRUCT24": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40280000UL)->CH_STRUCT[24])",
 "DW0_CH_STRUCT25": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40280000UL)->CH_STRUCT[25])",
 "DW0_CH_STRUCT26": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40280000UL)->CH_STRUCT[26])",
 "DW0_CH_STRUCT27": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40280000UL)->CH_STRUCT[27])",
 "DW0_CH_STRUCT28": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40280000UL)->CH_STRUCT[28])",
 "DW1_CH_STRUCT0": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40290000UL)->CH_STRUCT[0])",
 "DW1_CH_STRUCT1": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40290000UL)->CH_STRUCT[1])",
 "DW1_CH_STRUCT2": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40290000UL)->CH_STRUCT[2])",
 "DW1_CH_STRUCT3": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40290000UL)->CH_STRUCT[3])",
 "DW1_CH_STRUCT4": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40290000UL)->CH_STRUCT[4])",
 "DW1_CH_STRUCT5": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40290000UL)->CH_STRUCT[5])",
 "DW1_CH_STRUCT6": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40290000UL)->CH_STRUCT[6])",
 "DW1_CH_STRUCT7": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40290000UL)->CH_STRUCT[7])",
 "DW1_CH_STRUCT8": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40290000UL)->CH_STRUCT[8])",
 "DW1_CH_STRUCT9": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40290000UL)->CH_STRUCT[9])",
 "DW1_CH_STRUCT10": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40290000UL)->CH_STRUCT[10])",
 "DW1_CH_STRUCT11": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40290000UL)->CH_STRUCT[11])",
 "DW1_CH_STRUCT12": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40290000UL)->CH_STRUCT[12])",
 "DW1_CH_STRUCT13": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40290000UL)->CH_STRUCT[13])",
 "DW1_CH_STRUCT14": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40290000UL)->CH_STRUCT[14])",
 "DW1_CH_STRUCT15": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40290000UL)->CH_STRUCT[15])",
 "DW1_CH_STRUCT16": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40290000UL)->CH_STRUCT[16])",
 "DW1_CH_STRUCT17": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40290000UL)->CH_STRUCT[17])",
 "DW1_CH_STRUCT18": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40290000UL)->CH_STRUCT[18])",
 "DW1_CH_STRUCT19": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40290000UL)->CH_STRUCT[19])",
 "DW1_CH_STRUCT20": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40290000UL)->CH_STRUCT[20])",
 "DW1_CH_STRUCT21": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40290000UL)->CH_STRUCT[21])",
 "DW1_CH_STRUCT22": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40290000UL)->CH_STRUCT[22])",
 "DW1_CH_STRUCT23": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40290000UL)->CH_STRUCT[23])",
 "DW1_CH_STRUCT24": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40290000UL)->CH_STRUCT[24])",
 "DW1_CH_STRUCT25": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40290000UL)->CH_STRUCT[25])",
 "DW1_CH_STRUCT26": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40290000UL)->CH_STRUCT[26])",
 "DW1_CH_STRUCT27": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40290000UL)->CH_STRUCT[27])",
 "DW1_CH_STRUCT28": "((DW_CH_STRUCT_Type*) &((DW_Type*) 0x40290000UL)->CH_STRUCT[28])",
 "DMAC_BASE": "0x402A0000UL",
 "DMAC": "((DMAC_Type*) 0x402A0000UL)",
 "DMAC_CH0": "((DMAC_CH_Type*) &((DMAC_Type*) 0x402A0000UL)->CH[0])",
 "DMAC_CH1": "((DMAC_CH_Type*) &((DMAC_Type*) 0x402A0000UL)->CH[1])",
 "DMAC_CH2": "((DMAC_CH_Type*) &((DMAC_Type*) 0x402A0000UL)->CH[2])",
 "DMAC_CH3": "((DMAC_CH_Type*) &((DMAC_Type*) 0x402A0000UL)->CH[3])",
 "EFUSE_BASE": "0x402C0000UL",
 "EFUSE": "((EFUSE_Type*) 0x402C0000UL)",
 "PROFILE_BASE": "0x402D0000UL",
 "PROFILE": "((PROFILE_Type*) 0x402D0000UL)",
 "PROFILE_CNT_STRUCT0": "((PROFILE_CNT_STRUCT_Type*) &((PROFILE_Type*) 0x402D0000UL)->CNT_STRUCT[0])",
 "PROFILE_CNT_STRUCT1": "((PROFILE_CNT_STRUCT_Type*) &((PROFILE_Type*) 0x402D0000UL)->CNT_STRUCT[1])",
 "PROFILE_CNT_STRUCT2": "((PROFILE_CNT_STRUCT_Type*) &((PROFILE_Type*) 0x402D0000UL)->CNT_STRUCT[2])",
 "PROFILE_CNT_STRUCT3": "((PROFILE_CNT_STRUCT_Type*) &((PROFILE_Type*) 0x402D0000UL)->CNT_STRUCT[3])",
 "PROFILE_CNT_STRUCT4": "((PROFILE_CNT_STRUCT_Type*) &((PROFILE_Type*) 0x402D0000UL)->CNT_STRUCT[4])",
 "PROFILE_CNT_STRUCT5": "((PROFILE_CNT_STRUCT_Type*) &((PROFILE_Type*) 0x402D0000UL)->CNT_STRUCT[5])",
 "PROFILE_CNT_STRUCT6": "((PROFILE_CNT_STRUCT_Type*) &((PROFILE_Type*) 0x402D0000UL)->CNT_STRUCT[6])",
 "PROFILE_CNT_STRUCT7": "((PROFILE_CNT_STRUCT_Type*) &((PROFILE_Type*) 0x402D0000UL)->CNT_STRUCT[7])",
 "HSIOM_BASE": "0x40300000UL",
 "HSIOM": "((HSIOM_Type*) 0x40300000UL)",
 "HSIOM_PRT0": "((HSIOM_PRT_Type*) &((HSIOM_Type*) 0x40300000UL)->PRT[0])",
 "HSIOM_PRT1": "((HSIOM_PRT_Type*) &((HSIOM_Type*) 0x40300000UL)->PRT[1])",
 "HSIOM_PRT2": "((HSIOM_PRT_Type*) &((HSIOM_Type*) 0x40300000UL)->PRT[2])",
 "HSIOM_PRT3": "((HSIOM_PRT_Type*) &((HSIOM_Type*) 0x40300000UL)->PRT[3])",
 "HSIOM_PRT4": "((HSIOM_PRT_Type*) &((HSIOM_Type*) 0x40300000UL)->PRT[4])",
 "HSIOM_PRT5": "((HSIOM_PRT_Type*) &((HSIOM_Type*) 0x40300000UL)->PRT[5])",
 "HSIOM_PRT6": "((HSIOM_PRT_Type*) &((HSIOM_Type*) 0x40300000UL)->PRT[6])",
 "HSIOM_PRT7": "((HSIOM_PRT_Type*) &((HSIOM_Type*) 0x40300000UL)->PRT[7])",
 "HSIOM_PRT8": "((HSIOM_PRT_Type*) &((HSIOM_Type*) 0x40300000UL)->PRT[8])",
 "HSIOM_PRT9": "((HSIOM_PRT_Type*) &((HSIOM_Type*) 0x40300000UL)->PRT[9])",
 "HSIOM_PRT10": "((HSIOM_PRT_Type*) &((HSIOM_Type*) 0x40300000UL)->PRT[10])",
 "HSIOM_PRT11": "((HSIOM_PRT_Type*) &((HSIOM_Type*) 0x40300000UL)->PRT[11])",
 "HSIOM_PRT12": "((HSIOM_PRT_Type*) &((HSIOM_Type*) 0x40300000UL)->PRT[12])",
 "HSIOM_PRT13": "((HSIOM_PRT_Type*) &((HSIOM_Type*) 0x40300000UL)->PRT[13])",
 "HSIOM_PRT14": "((HSIOM_PRT_Type*) &((HSIOM_Type*) 0x40300000UL)->PRT[14])",
 "GPIO_BASE": "0x40310000UL",
 "GPIO": "((GPIO_Type*) 0x40310000UL)",
 "GPIO_PRT0": "((GPIO_PRT_Type*) &((GPIO_Type*) 0x40310000UL)->PRT[0])",
 "GPIO_PRT1": "((GPIO_PRT_Type*) &((GPIO_Type*) 0x40310000UL)->PRT[1])",
 "GPIO_PRT2": "((GPIO_PRT_Type*) &((GPIO_Type*) 0x40310000UL)->PRT[2])",
 "GPIO_PRT3": "((GPIO_PRT_Type*) &((GPIO_Type*) 0x40310000UL)->PRT[3])",
 "GPIO_PRT4": "((GPIO_PRT_Type*) &((GPIO_Type*) 0x40310000UL)->PRT[4])",
 "GPIO_PRT5": "((GPIO_PRT_Type*) &((GPIO_Type*) 0x40310000UL)->PRT[5])",
 "GPIO_PRT6": "((GPIO_PRT_Type*) &((GPIO_Type*) 0x40310000UL)->PRT[6])",
 "GPIO_PRT7": "((GPIO_PRT_Type*) &((GPIO_Type*) 0x40310000UL)->PRT[7])",
 "GPIO_PRT8": "((GPIO_PRT_Type*) &((GPIO_Type*) 0x40310000UL)->PRT[8])",
 "GPIO_PRT9": "((GPIO_PRT_Type*) &((GPIO_Type*) 0x40310000UL)->PRT[9])",
 "GPIO_PRT10": "((GPIO_PRT_Type*) &((GPIO_Type*) 0x40310000UL)->PRT[10])",
 "GPIO_PRT11": "((GPIO_PRT_Type*) &((GPIO_Type*) 0x40310000UL)->PRT[11])",
 "GPIO_PRT12": "((GPIO_PRT_Type*) &((GPIO_Type*) 0x40310000UL)->PRT[12])",
 "GPIO_PRT13": "((GPIO_PRT_Type*) &((GPIO_Type*) 0x40310000UL)->PRT[13])",
 "GPIO_PRT14": "((GPIO_PRT_Type*) &((GPIO_Type*) 0x40310000UL)->PRT[14])",
 "SMARTIO_BASE": "0x40320000UL",
 "SMARTIO": "((SMARTIO_Type*) 0x40320000UL)",
 "SMARTIO_PRT8": "((SMARTIO_PRT_Type*) &((SMARTIO_Type*) 0x40320000UL)->PRT[8])",
 "SMARTIO_PRT9": "((SMARTIO_PRT_Type*) &((SMARTIO_Type*) 0x40320000UL)->PRT[9])",
 "LPCOMP_BASE": "0x40350000UL",
 "LPCOMP": "((LPCOMP_Type*) 0x40350000UL)",
 "CSD0_BASE": "0x40360000UL",
 "CSD0": "((CSD_Type*) 0x40360000UL)",
 "TCPWM0_BASE": "0x40380000UL",
 "TCPWM1_BASE": "0x40390000UL",
 "TCPWM0": "((TCPWM_Type*) 0x40380000UL)",
 "TCPWM1": "((TCPWM_Type*) 0x40390000UL)",
 "TCPWM0_CNT0": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40380000UL)->CNT[0])",
 "TCPWM0_CNT1": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40380000UL)->CNT[1])",
 "TCPWM0_CNT2": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40380000UL)->CNT[2])",
 "TCPWM0_CNT3": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40380000UL)->CNT[3])",
 "TCPWM0_CNT4": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40380000UL)->CNT[4])",
 "TCPWM0_CNT5": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40380000UL)->CNT[5])",
 "TCPWM0_CNT6": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40380000UL)->CNT[6])",
 "TCPWM0_CNT7": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40380000UL)->CNT[7])",
 "TCPWM1_CNT0": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40390000UL)->CNT[0])",
 "TCPWM1_CNT1": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40390000UL)->CNT[1])",
 "TCPWM1_CNT2": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40390000UL)->CNT[2])",
 "TCPWM1_CNT3": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40390000UL)->CNT[3])",
 "TCPWM1_CNT4": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40390000UL)->CNT[4])",
 "TCPWM1_CNT5": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40390000UL)->CNT[5])",
 "TCPWM1_CNT6": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40390000UL)->CNT[6])",
 "TCPWM1_CNT7": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40390000UL)->CNT[7])",
 "TCPWM1_CNT8": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40390000UL)->CNT[8])",
 "TCPWM1_CNT9": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40390000UL)->CNT[9])",
 "TCPWM1_CNT10": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40390000UL)->CNT[10])",
 "TCPWM1_CNT11": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40390000UL)->CNT[11])",
 "TCPWM1_CNT12": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40390000UL)->CNT[12])",
 "TCPWM1_CNT13": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40390000UL)->CNT[13])",
 "TCPWM1_CNT14": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40390000UL)->CNT[14])",
 "TCPWM1_CNT15": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40390000UL)->CNT[15])",
 "TCPWM1_CNT16": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40390000UL)->CNT[16])",
 "TCPWM1_CNT17": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40390000UL)->CNT[17])",
 "TCPWM1_CNT18": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40390000UL)->CNT[18])",
 "TCPWM1_CNT19": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40390000UL)->CNT[19])",
 "TCPWM1_CNT20": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40390000UL)->CNT[20])",
 "TCPWM1_CNT21": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40390000UL)->CNT[21])",
 "TCPWM1_CNT22": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40390000UL)->CNT[22])",
 "TCPWM1_CNT23": "((TCPWM_CNT_Type*) &((TCPWM_Type*) 0x40390000UL)->CNT[23])",
 "LCD0_BASE": "0x403B0000UL",
 "LCD0": "((LCD_Type*) 0x403B0000UL)",
 "USBFS0_BASE": "0x403F0000UL",
 "USBFS0": "((USBFS_Type*) 0x403F0000UL)",
 "USBFS0_USBDEV": "((USBFS_USBDEV_Type*) &((USBFS_Type*) 0x403F0000UL)->USBDEV)",
 "USBFS0_USBLPM": "((USBFS_USBLPM_Type*) &((USBFS_Type*) 0x403F0000UL)->USBLPM)",
 "USBFS0_USBHOST": "((USBFS_USBHOST_Type*) &((USBFS_Type*) 0x403F0000UL)->USBHOST)",
 "SMIF0_BASE": "0x40420000UL",
 "SMIF0": "((SMIF_Type*) 0x40420000UL)",
 "SMIF0_DEVICE0": "((SMIF_DEVICE_Type*) &((SMIF_Type*) 0x40420000UL)->DEVICE[0])",
 "SMIF0_DEVICE1": "((SMIF_DEVICE_Type*) &((SMIF_Type*) 0x40420000UL)->DEVICE[1])",
 "SMIF0_DEVICE2": "((SMIF_DEVICE_Type*) &((SMIF_Type*) 0x40420000UL)->DEVICE[2])",
 "SMIF0_DEVICE3": "((SMIF_DEVICE_Type*) &((SMIF_Type*) 0x40420000UL)->DEVICE[3])",
 "SDHC0_BASE": "0x40460000UL",
 "SDHC1_BASE": "0x40470000UL",
 "SDHC0": "((SDHC_Type*) 0x40460000UL)",
 "SDHC1": "((SDHC_Type*) 0x40470000UL)",
 "SDHC0_WRAP": "((SDHC_WRAP_Type*) &((SDHC_Type*) 0x40460000UL)->WRAP)",
 "SDHC1_WRAP": "((SDHC_WRAP_Type*) &((SDHC_Type*) 0x40470000UL)->WRAP)",
 "SDHC0_CORE": "((SDHC_CORE_Type*) &((SDHC_Type*) 0x40460000UL)->CORE)",
 "SDHC1_CORE": "((SDHC_CORE_Type*) &((SDHC_Type*) 0x40470000UL)->CORE)",
 "SCB0_BASE": "0x40600000UL",
 "SCB1_BASE": "0x40610000UL",
 "SCB2_BASE": "0x40620000UL",
 "SCB3_BASE": "0x40630000UL",
 "SCB4_BASE": "0x40640000UL",
 "SCB5_BASE": "0x40650000UL",
 "SCB6_BASE": "0x40660000UL",
 "SCB7_BASE": "0x40670000UL",
 "SCB8_BASE": "0x40680000UL",
 "SCB9_BASE": "0x40690000UL",
 "SCB10_BASE": "0x406A0000UL",
 "SCB11_BASE": "0x406B0000UL",
 "SCB12_BASE": "0x406C0000UL",
 "SCB0": "((CySCB_Type*) 0x40600000UL)",
 "SCB1": "((CySCB_Type*) 0x40610000UL)",
 "SCB2": "((CySCB_Type*) 0x40620000UL)",
 "SCB3": "((CySCB_Type*) 0x40630000UL)",
 "SCB4": "((CySCB_Type*) 0x40640000UL)",
 "SCB5": "((CySCB_Type*) 0x40650000UL)",
 "SCB6": "((CySCB_Type*) 0x40660000UL)",
 "SCB7": "((CySCB_Type*) 0x40670000UL)",
 "SCB8": "((CySCB_Type*) 0x40680000UL)",
 "SCB9": "((CySCB_Type*) 0x40690000UL)",
 "SCB10": "((CySCB_Type*) 0x406A0000UL)",
 "SCB11": "((CySCB_Type*) 0x406B0000UL)",
 "SCB12": "((CySCB_Type*) 0x406C0000UL)",
 "SAR_BASE": "0x409D0000UL",
 "SAR": "((SAR_Type*) 0x409D0000UL)",
 "PASS_BASE": "0x409F0000UL",
 "PASS": "((PASS_Type*) 0x409F0000UL)",
 "PASS_AREF": "((PASS_AREF_Type*) &((PASS_Type*) 0x409F0000UL)->AREF)",
 "PDM0_BASE": "0x40A00000UL",
 "PDM0": "((PDM_Type*) 0x40A00000UL)",
 "I2S0_BASE": "0x40A10000UL",
 "I2S1_BASE": "0x40A11000UL",
 "I2S0": "((I2S_Type*) 0x40A10000UL)",
 "I2S1": "((I2S_Type*) 0x40A11000UL)"
}