[verilog]
    include_paths = [
        "hdl/include/",
        "hdl/src/**"
    ]