INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/CPU/CPU.sim/sim_1/synth/func/xsim/Test_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-311] analyzing module B
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module DFF_0
INFO: [VRFC 10-311] analyzing module DFF_1
INFO: [VRFC 10-311] analyzing module DFF_10
INFO: [VRFC 10-311] analyzing module DFF_11
INFO: [VRFC 10-311] analyzing module DFF_12
INFO: [VRFC 10-311] analyzing module DFF_13
INFO: [VRFC 10-311] analyzing module DFF_14
INFO: [VRFC 10-311] analyzing module DFF_15
INFO: [VRFC 10-311] analyzing module DFF_16
INFO: [VRFC 10-311] analyzing module DFF_17
INFO: [VRFC 10-311] analyzing module DFF_18
INFO: [VRFC 10-311] analyzing module DFF_19
INFO: [VRFC 10-311] analyzing module DFF_2
INFO: [VRFC 10-311] analyzing module DFF_20
INFO: [VRFC 10-311] analyzing module DFF_21
INFO: [VRFC 10-311] analyzing module DFF_22
INFO: [VRFC 10-311] analyzing module DFF_23
INFO: [VRFC 10-311] analyzing module DFF_24
INFO: [VRFC 10-311] analyzing module DFF_25
INFO: [VRFC 10-311] analyzing module DFF_26
INFO: [VRFC 10-311] analyzing module DFF_27
INFO: [VRFC 10-311] analyzing module DFF_3
INFO: [VRFC 10-311] analyzing module DFF_4
INFO: [VRFC 10-311] analyzing module DFF_5
INFO: [VRFC 10-311] analyzing module DFF_6
INFO: [VRFC 10-311] analyzing module DFF_7
INFO: [VRFC 10-311] analyzing module DFF_8
INFO: [VRFC 10-311] analyzing module DFF_9
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-311] analyzing module JKFF_28
INFO: [VRFC 10-311] analyzing module JKFF_29
INFO: [VRFC 10-311] analyzing module JKFF_30
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Stat_Reg
INFO: [VRFC 10-311] analyzing module Unit
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/CPU/CPU.srcs/sim_1/new/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
WARNING: [VRFC 10-1581] illegal format specifier , for monitor [D:/Verilog Projects/CPU/CPU.srcs/sim_1/new/Test.v:18]
