

================================================================
== Vitis HLS Report for 'matprod_Pipeline_VITIS_LOOP_26_1'
================================================================
* Date:           Wed Jan 10 14:55:06 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        first_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.422 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |        ?|        ?|        12|          3|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    3|       -|      -|    -|
|Expression       |        -|    -|       0|    287|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     355|    354|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    116|    -|
|Register         |        -|    -|     523|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|     878|    853|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U9  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  219|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U10  |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|  135|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  355|  354|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_10s_10s_10ns_10_4_1_U12  |mac_muladd_10s_10s_10ns_10_4_1  |  i0 * i1 + i2|
    |mac_muladd_10s_10s_10ns_10_4_1_U13  |mac_muladd_10s_10s_10ns_10_4_1  |  i0 * i1 + i2|
    |mac_muladd_10s_10s_10s_10_4_1_U11   |mac_muladd_10s_10s_10s_10_4_1   |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_201_p2   |         +|   0|  0|  39|          32|           1|
    |j_1_fu_190_p2        |         +|   0|  0|  39|          32|           1|
    |k_1_fu_174_p2        |         +|   0|  0|  39|          32|           1|
    |icmp_ln26_fu_145_p2  |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln28_fu_168_p2  |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln31_fu_180_p2  |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln35_fu_196_p2  |      icmp|   0|  0|  18|          32|          32|
    |i_3_fu_207_p3        |    select|   0|  0|  32|           1|          32|
    |j_2_fu_215_p3        |    select|   0|  0|  32|           1|           1|
    |m3_buffer_d0         |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 287|         228|         167|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  17|          4|    1|          4|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_regc_load        |   9|          2|   32|         64|
    |i_fu_46                           |   9|          2|   32|         64|
    |j_fu_42                           |   9|          2|   32|         64|
    |k_fu_38                           |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 116|         26|  136|        274|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln33_reg_385                  |  10|   0|   10|          0|
    |add_ln33_reg_385_pp0_iter3_reg    |  10|   0|   10|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |empty_20_reg_344                  |  10|   0|   10|          0|
    |empty_21_reg_350                  |  10|   0|   10|          0|
    |empty_reg_338                     |  10|   0|   10|          0|
    |empty_reg_338_pp0_iter1_reg       |  10|   0|   10|          0|
    |i_fu_46                           |  32|   0|   32|          0|
    |icmp_ln26_reg_334                 |   1|   0|    1|          0|
    |icmp_ln28_reg_356                 |   1|   0|    1|          0|
    |icmp_ln31_reg_361                 |   1|   0|    1|          0|
    |j_fu_42                           |  32|   0|   32|          0|
    |k_fu_38                           |  32|   0|   32|          0|
    |m1_buffer_load_reg_370            |  32|   0|   32|          0|
    |m2_buffer_load_reg_380            |  32|   0|   32|          0|
    |mul_reg_390                       |  32|   0|   32|          0|
    |mul_reg_390_pp0_iter3_reg         |  32|   0|   32|          0|
    |regc                              |  32|   0|   32|          0|
    |icmp_ln26_reg_334                 |  64|  32|    1|          0|
    |icmp_ln28_reg_356                 |  64|  32|    1|          0|
    |icmp_ln31_reg_361                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 523|  96|  334|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+--------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_26_1|  return value|
|N1                  |   in|   32|     ap_none|                                N1|        scalar|
|trunc_ln6_1         |   in|   10|     ap_none|                       trunc_ln6_1|        scalar|
|m1_buffer_address0  |  out|   10|   ap_memory|                         m1_buffer|         array|
|m1_buffer_ce0       |  out|    1|   ap_memory|                         m1_buffer|         array|
|m1_buffer_q0        |   in|   32|   ap_memory|                         m1_buffer|         array|
|trunc_ln6           |   in|   10|     ap_none|                         trunc_ln6|        scalar|
|m2_buffer_address0  |  out|   10|   ap_memory|                         m2_buffer|         array|
|m2_buffer_ce0       |  out|    1|   ap_memory|                         m2_buffer|         array|
|m2_buffer_q0        |   in|   32|   ap_memory|                         m2_buffer|         array|
|N2                  |   in|   32|     ap_none|                                N2|        scalar|
|m3_buffer_address0  |  out|   10|   ap_memory|                         m3_buffer|         array|
|m3_buffer_ce0       |  out|    1|   ap_memory|                         m3_buffer|         array|
|m3_buffer_we0       |  out|    1|   ap_memory|                         m3_buffer|         array|
|m3_buffer_d0        |  out|   32|   ap_memory|                         m3_buffer|         array|
|N3                  |   in|   32|     ap_none|                                N3|        scalar|
+--------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 3, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 15 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 16 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%N3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %N3"   --->   Operation 18 'read' 'N3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%N2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %N2"   --->   Operation 19 'read' 'N2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln6_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %trunc_ln6"   --->   Operation 20 'read' 'trunc_ln6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln6_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %trunc_ln6_1"   --->   Operation 21 'read' 'trunc_ln6_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%N1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %N1"   --->   Operation 22 'read' 'N1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 24 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %j"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 25 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %k"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.72>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_2 = load i32 %i"   --->   Operation 27 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.43ns)   --->   "%icmp_ln26 = icmp_slt  i32 %i_2, i32 %N1_read" [first_accel/matprod.cpp:26]   --->   Operation 29 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.end.exitStub, void %for.body_ifconv" [first_accel/matprod.cpp:26]   --->   Operation 30 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%k_load = load i32 %k"   --->   Operation 31 'load' 'k_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%j_load = load i32 %j"   --->   Operation 32 'load' 'j_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = trunc i32 %j_load"   --->   Operation 33 'trunc' 'empty' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty_20 = trunc i32 %k_load"   --->   Operation 34 'trunc' 'empty_20' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty_21 = trunc i32 %i_2"   --->   Operation 35 'trunc' 'empty_21' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 36 [3/3] (1.45ns) (grouped into DSP with root node add_ln27)   --->   "%mul_ln27 = mul i10 %empty_21, i10 %trunc_ln6_1_read" [first_accel/matprod.cpp:27]   --->   Operation 36 'mul' 'mul_ln27' <Predicate = (icmp_ln26)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (2.43ns)   --->   "%icmp_ln28 = icmp_eq  i32 %k_load, i32 0" [first_accel/matprod.cpp:28]   --->   Operation 37 'icmp' 'icmp_ln28' <Predicate = (icmp_ln26)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (2.70ns)   --->   "%k_1 = add i32 %k_load, i32 1" [first_accel/matprod.cpp:30]   --->   Operation 38 'add' 'k_1' <Predicate = (icmp_ln26)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (2.43ns)   --->   "%icmp_ln31 = icmp_eq  i32 %k_1, i32 %N2_read" [first_accel/matprod.cpp:31]   --->   Operation 39 'icmp' 'icmp_ln31' <Predicate = (icmp_ln26)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.body_ifconv.if.end26_crit_edge, void %if.then16" [first_accel/matprod.cpp:31]   --->   Operation 40 'br' 'br_ln31' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.61ns)   --->   "%store_ln31 = store i32 %k_1, i32 %k" [first_accel/matprod.cpp:31]   --->   Operation 41 'store' 'store_ln31' <Predicate = (icmp_ln26 & !icmp_ln31)> <Delay = 1.61>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln31 = br void %if.end26" [first_accel/matprod.cpp:31]   --->   Operation 42 'br' 'br_ln31' <Predicate = (icmp_ln26 & !icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.70ns)   --->   "%j_1 = add i32 %j_load, i32 1" [first_accel/matprod.cpp:34]   --->   Operation 43 'add' 'j_1' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (2.43ns)   --->   "%icmp_ln35 = icmp_eq  i32 %j_1, i32 %N3_read" [first_accel/matprod.cpp:35]   --->   Operation 44 'icmp' 'icmp_ln35' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.70ns)   --->   "%add_ln35 = add i32 %i_2, i32 1" [first_accel/matprod.cpp:35]   --->   Operation 45 'add' 'add_ln35' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.79ns)   --->   "%i_3 = select i1 %icmp_ln35, i32 %add_ln35, i32 %i_2" [first_accel/matprod.cpp:35]   --->   Operation 46 'select' 'i_3' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.79ns)   --->   "%j_2 = select i1 %icmp_ln35, i32 0, i32 %j_1" [first_accel/matprod.cpp:35]   --->   Operation 47 'select' 'j_2' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.61ns)   --->   "%store_ln36 = store i32 %i_3, i32 %i" [first_accel/matprod.cpp:36]   --->   Operation 48 'store' 'store_ln36' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 1.61>
ST_2 : Operation 49 [1/1] (1.61ns)   --->   "%store_ln36 = store i32 %j_2, i32 %j" [first_accel/matprod.cpp:36]   --->   Operation 49 'store' 'store_ln36' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 1.61>
ST_2 : Operation 50 [1/1] (1.61ns)   --->   "%store_ln36 = store i32 0, i32 %k" [first_accel/matprod.cpp:36]   --->   Operation 50 'store' 'store_ln36' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 1.61>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.cond" [first_accel/matprod.cpp:26]   --->   Operation 51 'br' 'br_ln26' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 52 [2/3] (1.45ns) (grouped into DSP with root node add_ln27)   --->   "%mul_ln27 = mul i10 %empty_21, i10 %trunc_ln6_1_read" [first_accel/matprod.cpp:27]   --->   Operation 52 'mul' 'mul_ln27' <Predicate = (icmp_ln26)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [3/3] (1.45ns) (grouped into DSP with root node add_ln27_1)   --->   "%mul_ln27_1 = mul i10 %empty_20, i10 %trunc_ln6_read" [first_accel/matprod.cpp:27]   --->   Operation 53 'mul' 'mul_ln27_1' <Predicate = (icmp_ln26)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 54 [1/3] (0.00ns) (grouped into DSP with root node add_ln27)   --->   "%mul_ln27 = mul i10 %empty_21, i10 %trunc_ln6_1_read" [first_accel/matprod.cpp:27]   --->   Operation 54 'mul' 'mul_ln27' <Predicate = (icmp_ln26)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln27 = add i10 %empty_20, i10 %mul_ln27" [first_accel/matprod.cpp:27]   --->   Operation 55 'add' 'add_ln27' <Predicate = (icmp_ln26)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [2/3] (1.45ns) (grouped into DSP with root node add_ln27_1)   --->   "%mul_ln27_1 = mul i10 %empty_20, i10 %trunc_ln6_read" [first_accel/matprod.cpp:27]   --->   Operation 56 'mul' 'mul_ln27_1' <Predicate = (icmp_ln26)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [3/3] (1.45ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln33 = mul i10 %empty_21, i10 %trunc_ln6_read" [first_accel/matprod.cpp:33]   --->   Operation 57 'mul' 'mul_ln33' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 5.35>
ST_5 : Operation 58 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln27 = add i10 %empty_20, i10 %mul_ln27" [first_accel/matprod.cpp:27]   --->   Operation 58 'add' 'add_ln27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %add_ln27" [first_accel/matprod.cpp:27]   --->   Operation 59 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%m1_buffer_addr = getelementptr i32 %m1_buffer, i64 0, i64 %zext_ln27" [first_accel/matprod.cpp:27]   --->   Operation 60 'getelementptr' 'm1_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [2/2] (3.25ns)   --->   "%m1_buffer_load = load i10 %m1_buffer_addr" [first_accel/matprod.cpp:27]   --->   Operation 61 'load' 'm1_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 62 [1/3] (0.00ns) (grouped into DSP with root node add_ln27_1)   --->   "%mul_ln27_1 = mul i10 %empty_20, i10 %trunc_ln6_read" [first_accel/matprod.cpp:27]   --->   Operation 62 'mul' 'mul_ln27_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 63 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln27_1 = add i10 %mul_ln27_1, i10 %empty" [first_accel/matprod.cpp:27]   --->   Operation 63 'add' 'add_ln27_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 64 [2/3] (1.45ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln33 = mul i10 %empty_21, i10 %trunc_ln6_read" [first_accel/matprod.cpp:33]   --->   Operation 64 'mul' 'mul_ln33' <Predicate = (icmp_ln31)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 5.35>
ST_6 : Operation 65 [1/2] (3.25ns)   --->   "%m1_buffer_load = load i10 %m1_buffer_addr" [first_accel/matprod.cpp:27]   --->   Operation 65 'load' 'm1_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 66 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln27_1 = add i10 %mul_ln27_1, i10 %empty" [first_accel/matprod.cpp:27]   --->   Operation 66 'add' 'add_ln27_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i10 %add_ln27_1" [first_accel/matprod.cpp:27]   --->   Operation 67 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%m2_buffer_addr = getelementptr i32 %m2_buffer, i64 0, i64 %zext_ln27_1" [first_accel/matprod.cpp:27]   --->   Operation 68 'getelementptr' 'm2_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [2/2] (3.25ns)   --->   "%m2_buffer_load = load i10 %m2_buffer_addr" [first_accel/matprod.cpp:27]   --->   Operation 69 'load' 'm2_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 70 [1/3] (0.00ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln33 = mul i10 %empty_21, i10 %trunc_ln6_read" [first_accel/matprod.cpp:33]   --->   Operation 70 'mul' 'mul_ln33' <Predicate = (icmp_ln31)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 71 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33 = add i10 %mul_ln33, i10 %empty" [first_accel/matprod.cpp:33]   --->   Operation 71 'add' 'add_ln33' <Predicate = (icmp_ln31)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 72 [1/2] (3.25ns)   --->   "%m2_buffer_load = load i10 %m2_buffer_addr" [first_accel/matprod.cpp:27]   --->   Operation 72 'load' 'm2_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 73 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33 = add i10 %mul_ln33, i10 %empty" [first_accel/matprod.cpp:33]   --->   Operation 73 'add' 'add_ln33' <Predicate = (icmp_ln31)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 12.5>
ST_8 : Operation 74 [2/2] (12.5ns)   --->   "%mul = fmul i32 %m1_buffer_load, i32 %m2_buffer_load" [first_accel/matprod.cpp:27]   --->   Operation 74 'fmul' 'mul' <Predicate = true> <Delay = 12.5> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 12.5>
ST_9 : Operation 75 [1/2] (12.5ns)   --->   "%mul = fmul i32 %m1_buffer_load, i32 %m2_buffer_load" [first_accel/matprod.cpp:27]   --->   Operation 75 'fmul' 'mul' <Predicate = true> <Delay = 12.5> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.3>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%regc_load = load i32 %regc" [first_accel/matprod.cpp:29]   --->   Operation 76 'load' 'regc_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_10 : Operation 77 [4/4] (10.3ns)   --->   "%add = fadd i32 %regc_load, i32 %mul" [first_accel/matprod.cpp:29]   --->   Operation 77 'fadd' 'add' <Predicate = (!icmp_ln28)> <Delay = 10.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 88 'ret' 'ret_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 10.3>
ST_11 : Operation 78 [3/4] (10.3ns)   --->   "%add = fadd i32 %regc_load, i32 %mul" [first_accel/matprod.cpp:29]   --->   Operation 78 'fadd' 'add' <Predicate = (!icmp_ln28)> <Delay = 10.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.3>
ST_12 : Operation 79 [2/4] (10.3ns)   --->   "%add = fadd i32 %regc_load, i32 %mul" [first_accel/matprod.cpp:29]   --->   Operation 79 'fadd' 'add' <Predicate = (!icmp_ln28)> <Delay = 10.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 14.4>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [first_accel/matprod.cpp:27]   --->   Operation 80 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 81 [1/4] (10.3ns)   --->   "%add = fadd i32 %regc_load, i32 %mul" [first_accel/matprod.cpp:29]   --->   Operation 81 'fadd' 'add' <Predicate = (!icmp_ln28)> <Delay = 10.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 82 [1/1] (0.79ns)   --->   "%select_ln28 = select i1 %icmp_ln28, i32 %mul, i32 %add" [first_accel/matprod.cpp:28]   --->   Operation 82 'select' 'select_ln28' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln28 = store i32 %select_ln28, i32 %regc" [first_accel/matprod.cpp:28]   --->   Operation 83 'store' 'store_ln28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i10 %add_ln33" [first_accel/matprod.cpp:33]   --->   Operation 84 'zext' 'zext_ln33' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%m3_buffer_addr = getelementptr i32 %m3_buffer, i64 0, i64 %zext_ln33" [first_accel/matprod.cpp:33]   --->   Operation 85 'getelementptr' 'm3_buffer_addr' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (3.25ns)   --->   "%store_ln33 = store i32 %select_ln28, i10 %m3_buffer_addr" [first_accel/matprod.cpp:33]   --->   Operation 86 'store' 'store_ln33' <Predicate = (icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln36 = br void %if.end26" [first_accel/matprod.cpp:36]   --->   Operation 87 'br' 'br_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ N1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln6_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m1_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ trunc_ln6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m2_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ N2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m3_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ N3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regc]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                 (alloca       ) [ 01100000000000]
j                 (alloca       ) [ 01100000000000]
i                 (alloca       ) [ 01100000000000]
N3_read           (read         ) [ 00100000000000]
N2_read           (read         ) [ 00100000000000]
trunc_ln6_read    (read         ) [ 01111110000000]
trunc_ln6_1_read  (read         ) [ 01111000000000]
N1_read           (read         ) [ 00100000000000]
store_ln0         (store        ) [ 00000000000000]
store_ln0         (store        ) [ 00000000000000]
store_ln0         (store        ) [ 00000000000000]
br_ln0            (br           ) [ 00000000000000]
i_2               (load         ) [ 00000000000000]
specpipeline_ln0  (specpipeline ) [ 00000000000000]
icmp_ln26         (icmp         ) [ 01111111111000]
br_ln26           (br           ) [ 00000000000000]
k_load            (load         ) [ 00000000000000]
j_load            (load         ) [ 00000000000000]
empty             (trunc        ) [ 01111111000000]
empty_20          (trunc        ) [ 01111100000000]
empty_21          (trunc        ) [ 01111110000000]
icmp_ln28         (icmp         ) [ 01111111111111]
k_1               (add          ) [ 00000000000000]
icmp_ln31         (icmp         ) [ 01111111111111]
br_ln31           (br           ) [ 00000000000000]
store_ln31        (store        ) [ 00000000000000]
br_ln31           (br           ) [ 00000000000000]
j_1               (add          ) [ 00000000000000]
icmp_ln35         (icmp         ) [ 00000000000000]
add_ln35          (add          ) [ 00000000000000]
i_3               (select       ) [ 00000000000000]
j_2               (select       ) [ 00000000000000]
store_ln36        (store        ) [ 00000000000000]
store_ln36        (store        ) [ 00000000000000]
store_ln36        (store        ) [ 00000000000000]
br_ln26           (br           ) [ 00000000000000]
mul_ln27          (mul          ) [ 00100100000000]
add_ln27          (add          ) [ 00000000000000]
zext_ln27         (zext         ) [ 00000000000000]
m1_buffer_addr    (getelementptr) [ 00010010000000]
mul_ln27_1        (mul          ) [ 00010010000000]
m1_buffer_load    (load         ) [ 01110001110000]
add_ln27_1        (add          ) [ 00000000000000]
zext_ln27_1       (zext         ) [ 00000000000000]
m2_buffer_addr    (getelementptr) [ 01000001000000]
mul_ln33          (mul          ) [ 01000001000000]
m2_buffer_load    (load         ) [ 00110000110000]
add_ln33          (add          ) [ 01110000111111]
mul               (fmul         ) [ 01110000001111]
regc_load         (load         ) [ 01110000000111]
specloopname_ln27 (specloopname ) [ 00000000000000]
add               (fadd         ) [ 00000000000000]
select_ln28       (select       ) [ 00000000000000]
store_ln28        (store        ) [ 00000000000000]
zext_ln33         (zext         ) [ 00000000000000]
m3_buffer_addr    (getelementptr) [ 00000000000000]
store_ln33        (store        ) [ 00000000000000]
br_ln36           (br           ) [ 00000000000000]
ret_ln0           (ret          ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="N1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln6_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln6_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m1_buffer">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m1_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m2_buffer">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="N2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m3_buffer">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m3_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="N3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="regc">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regc"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="k_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="j_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="N3_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N3_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="N2_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N2_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="trunc_ln6_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="10" slack="0"/>
<pin id="64" dir="0" index="1" bw="10" slack="0"/>
<pin id="65" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln6_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="trunc_ln6_1_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="10" slack="0"/>
<pin id="70" dir="0" index="1" bw="10" slack="0"/>
<pin id="71" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln6_1_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="N1_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N1_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="m1_buffer_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="10" slack="0"/>
<pin id="84" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m1_buffer_addr/5 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="10" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m1_buffer_load/5 "/>
</bind>
</comp>

<comp id="93" class="1004" name="m2_buffer_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="10" slack="0"/>
<pin id="97" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m2_buffer_addr/6 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="10" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m2_buffer_load/6 "/>
</bind>
</comp>

<comp id="106" class="1004" name="m3_buffer_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="10" slack="0"/>
<pin id="110" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m3_buffer_addr/13 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln33_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="10" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/13 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="1"/>
<pin id="122" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/10 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="2"/>
<pin id="125" dir="0" index="1" bw="32" slack="1"/>
<pin id="126" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/8 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln0_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln0_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln0_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_2_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="1"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln26_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="1"/>
<pin id="148" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="k_load_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="j_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="empty_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="empty_20_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_20/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="empty_21_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_21/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln28_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="k_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln31_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="1"/>
<pin id="183" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln31_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="1"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="j_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln35_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="1"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln35_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="i_3_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="0" index="2" bw="32" slack="0"/>
<pin id="211" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="j_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="32" slack="0"/>
<pin id="219" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln36_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="1"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln36_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="1"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln36_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="1"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln27_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="10" slack="0"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln27_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/6 "/>
</bind>
</comp>

<comp id="246" class="1004" name="regc_load_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regc_load/10 "/>
</bind>
</comp>

<comp id="251" class="1004" name="select_ln28_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="11"/>
<pin id="253" dir="0" index="1" bw="32" slack="4"/>
<pin id="254" dir="0" index="2" bw="32" slack="0"/>
<pin id="255" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/13 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln28_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/13 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln33_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="10" slack="6"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/13 "/>
</bind>
</comp>

<comp id="268" class="1007" name="grp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="10" slack="0"/>
<pin id="270" dir="0" index="1" bw="10" slack="1"/>
<pin id="271" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln27/2 add_ln27/4 "/>
</bind>
</comp>

<comp id="275" class="1007" name="grp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="1"/>
<pin id="277" dir="0" index="1" bw="10" slack="2"/>
<pin id="278" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln27_1/3 add_ln27_1/5 "/>
</bind>
</comp>

<comp id="281" class="1007" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="10" slack="2"/>
<pin id="283" dir="0" index="1" bw="10" slack="3"/>
<pin id="284" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="10" slack="6"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln33/4 add_ln33/6 "/>
</bind>
</comp>

<comp id="286" class="1005" name="k_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="294" class="1005" name="j_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="301" class="1005" name="i_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="308" class="1005" name="N3_read_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="N3_read "/>
</bind>
</comp>

<comp id="313" class="1005" name="N2_read_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="N2_read "/>
</bind>
</comp>

<comp id="318" class="1005" name="trunc_ln6_read_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="10" slack="2"/>
<pin id="320" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln6_read "/>
</bind>
</comp>

<comp id="324" class="1005" name="trunc_ln6_1_read_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="1"/>
<pin id="326" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6_1_read "/>
</bind>
</comp>

<comp id="329" class="1005" name="N1_read_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="N1_read "/>
</bind>
</comp>

<comp id="334" class="1005" name="icmp_ln26_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="338" class="1005" name="empty_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="10" slack="3"/>
<pin id="340" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="344" class="1005" name="empty_20_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="10" slack="1"/>
<pin id="346" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_20 "/>
</bind>
</comp>

<comp id="350" class="1005" name="empty_21_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="10" slack="1"/>
<pin id="352" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_21 "/>
</bind>
</comp>

<comp id="356" class="1005" name="icmp_ln28_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="8"/>
<pin id="358" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="361" class="1005" name="icmp_ln31_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="2"/>
<pin id="363" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="365" class="1005" name="m1_buffer_addr_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="10" slack="1"/>
<pin id="367" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="m1_buffer_addr "/>
</bind>
</comp>

<comp id="370" class="1005" name="m1_buffer_load_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="2"/>
<pin id="372" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="m1_buffer_load "/>
</bind>
</comp>

<comp id="375" class="1005" name="m2_buffer_addr_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="10" slack="1"/>
<pin id="377" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="m2_buffer_addr "/>
</bind>
</comp>

<comp id="380" class="1005" name="m2_buffer_load_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m2_buffer_load "/>
</bind>
</comp>

<comp id="385" class="1005" name="add_ln33_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="6"/>
<pin id="387" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opset="add_ln33 "/>
</bind>
</comp>

<comp id="390" class="1005" name="mul_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="396" class="1005" name="regc_load_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="regc_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="18" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="18" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="18" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="20" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="20" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="22" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="149"><net_src comp="142" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="159"><net_src comp="153" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="150" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="142" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="150" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="150" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="174" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="153" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="142" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="196" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="201" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="142" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="220"><net_src comp="196" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="24" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="190" pin="2"/><net_sink comp="215" pin=2"/></net>

<net id="227"><net_src comp="207" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="215" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="24" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="238" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="245"><net_src comp="242" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="249"><net_src comp="16" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="256"><net_src comp="119" pin="2"/><net_sink comp="251" pin=2"/></net>

<net id="257"><net_src comp="251" pin="3"/><net_sink comp="113" pin=1"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="16" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="264" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="273"><net_src comp="164" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="268" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="280"><net_src comp="275" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="289"><net_src comp="38" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="292"><net_src comp="286" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="293"><net_src comp="286" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="297"><net_src comp="42" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="300"><net_src comp="294" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="304"><net_src comp="46" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="307"><net_src comp="301" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="311"><net_src comp="50" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="316"><net_src comp="56" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="321"><net_src comp="62" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="327"><net_src comp="68" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="332"><net_src comp="74" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="337"><net_src comp="145" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="156" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="347"><net_src comp="160" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="353"><net_src comp="164" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="359"><net_src comp="168" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="364"><net_src comp="180" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="80" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="373"><net_src comp="87" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="378"><net_src comp="93" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="383"><net_src comp="100" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="388"><net_src comp="281" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="393"><net_src comp="123" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="399"><net_src comp="246" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="119" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m3_buffer | {13 }
	Port: regc | {13 }
 - Input state : 
	Port: matprod_Pipeline_VITIS_LOOP_26_1 : N1 | {1 }
	Port: matprod_Pipeline_VITIS_LOOP_26_1 : trunc_ln6_1 | {1 }
	Port: matprod_Pipeline_VITIS_LOOP_26_1 : m1_buffer | {5 6 }
	Port: matprod_Pipeline_VITIS_LOOP_26_1 : trunc_ln6 | {1 }
	Port: matprod_Pipeline_VITIS_LOOP_26_1 : m2_buffer | {6 7 }
	Port: matprod_Pipeline_VITIS_LOOP_26_1 : N2 | {1 }
	Port: matprod_Pipeline_VITIS_LOOP_26_1 : N3 | {1 }
	Port: matprod_Pipeline_VITIS_LOOP_26_1 : regc | {10 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln26 : 1
		br_ln26 : 2
		empty : 1
		empty_20 : 1
		empty_21 : 1
		mul_ln27 : 2
		icmp_ln28 : 1
		k_1 : 1
		icmp_ln31 : 2
		br_ln31 : 3
		store_ln31 : 2
		j_1 : 1
		icmp_ln35 : 2
		add_ln35 : 1
		i_3 : 3
		j_2 : 3
		store_ln36 : 4
		store_ln36 : 4
	State 3
	State 4
		add_ln27 : 1
	State 5
		zext_ln27 : 1
		m1_buffer_addr : 2
		m1_buffer_load : 3
		add_ln27_1 : 1
	State 6
		zext_ln27_1 : 1
		m2_buffer_addr : 2
		m2_buffer_load : 3
		add_ln33 : 1
	State 7
	State 8
	State 9
	State 10
		add : 1
	State 11
	State 12
	State 13
		select_ln28 : 1
		store_ln28 : 2
		m3_buffer_addr : 1
		store_ln33 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_119         |    2    |   227   |   219   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_123         |    3    |   128   |   135   |
|----------|-----------------------------|---------|---------|---------|
|          |          k_1_fu_174         |    0    |    0    |    39   |
|    add   |          j_1_fu_190         |    0    |    0    |    39   |
|          |       add_ln35_fu_201       |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |          i_3_fu_207         |    0    |    0    |    32   |
|  select  |          j_2_fu_215         |    0    |    0    |    32   |
|          |      select_ln28_fu_251     |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln26_fu_145      |    0    |    0    |    18   |
|   icmp   |       icmp_ln28_fu_168      |    0    |    0    |    18   |
|          |       icmp_ln31_fu_180      |    0    |    0    |    18   |
|          |       icmp_ln35_fu_196      |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_268         |    1    |    0    |    0    |
|  muladd  |          grp_fu_275         |    1    |    0    |    0    |
|          |          grp_fu_281         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      N3_read_read_fu_50     |    0    |    0    |    0    |
|          |      N2_read_read_fu_56     |    0    |    0    |    0    |
|   read   |  trunc_ln6_read_read_fu_62  |    0    |    0    |    0    |
|          | trunc_ln6_1_read_read_fu_68 |    0    |    0    |    0    |
|          |      N1_read_read_fu_74     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         empty_fu_156        |    0    |    0    |    0    |
|   trunc  |       empty_20_fu_160       |    0    |    0    |    0    |
|          |       empty_21_fu_164       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_ln27_fu_238      |    0    |    0    |    0    |
|   zext   |      zext_ln27_1_fu_242     |    0    |    0    |    0    |
|          |       zext_ln33_fu_264      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    8    |   355   |   639   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     N1_read_reg_329    |   32   |
|     N2_read_reg_313    |   32   |
|     N3_read_reg_308    |   32   |
|    add_ln33_reg_385    |   10   |
|    empty_20_reg_344    |   10   |
|    empty_21_reg_350    |   10   |
|      empty_reg_338     |   10   |
|        i_reg_301       |   32   |
|    icmp_ln26_reg_334   |    1   |
|    icmp_ln28_reg_356   |    1   |
|    icmp_ln31_reg_361   |    1   |
|        j_reg_294       |   32   |
|        k_reg_286       |   32   |
| m1_buffer_addr_reg_365 |   10   |
| m1_buffer_load_reg_370 |   32   |
| m2_buffer_addr_reg_375 |   10   |
| m2_buffer_load_reg_380 |   32   |
|       mul_reg_390      |   32   |
|    regc_load_reg_396   |   32   |
|trunc_ln6_1_read_reg_324|   10   |
| trunc_ln6_read_reg_318 |   10   |
+------------------------+--------+
|          Total         |   403  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_87 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_100 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_119    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_268    |  p0  |   3  |  10  |   30   ||    13   |
|     grp_fu_275    |  p1  |   2  |  10  |   20   ||    9    |
|     grp_fu_281    |  p1  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   174  || 9.69243 ||    58   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   355  |   639  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   58   |
|  Register |    -   |    -   |   403  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    9   |   758  |   697  |
+-----------+--------+--------+--------+--------+
