Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Thu Sep  4 21:46:29 2025
| Host         : hacc-gpu1 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
| Design       : bd_0_wrapper
| Device       : xc7vx485tffg1761-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_bd_0_wrapper
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1475
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 1000       |
| TIMING-18 | Warning  | Missing input or output delay | 475        |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/icmp_ln7_reg_15608_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_11_reg_15976_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/icmp_ln7_reg_15608_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_11_reg_15976_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/icmp_ln7_reg_15608_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_11_reg_15976_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/icmp_ln7_reg_15608_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_11_reg_15976_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.068 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_134_reg_19411_reg[2]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.090 ns between bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/icmp_ln7_reg_15608_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_11_reg_15976_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.090 ns between bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/icmp_ln7_reg_15608_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_11_reg_15976_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.090 ns between bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/icmp_ln7_reg_15608_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_11_reg_15976_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.090 ns between bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/icmp_ln7_reg_15608_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_11_reg_15976_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[1]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.278 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[10]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_166_reg_19527_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.308 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_134_reg_19411_reg[3]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.399 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[10]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_166_reg_19527_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.419 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[2]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.480 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[3]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.482 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_134_reg_19411_reg[4]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.486 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_134_reg_19411_reg[6]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.525 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_134_reg_19411_reg[7]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.536 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_134_reg_19411_reg[8]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.539 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_134_reg_19411_reg[5]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.540 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_134_reg_19411_reg[10]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.575 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[10]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_166_reg_19527_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.579 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_134_reg_19411_reg[11]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.590 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_134_reg_19411_reg[12]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.593 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_134_reg_19411_reg[9]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.594 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_134_reg_19411_reg[14]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.608 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[4]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.608 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[6]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.633 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_134_reg_19411_reg[15]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.646 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[7]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.647 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_134_reg_19411_reg[13]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.657 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_134_reg_19411_reg[16]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.661 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[10]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.661 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[8]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.663 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[5]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.672 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[10]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_166_reg_19527_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.699 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[11]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.714 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[12]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.714 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[14]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.716 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[9]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.722 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[0]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.752 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[15]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.757 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[10]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_166_reg_19527_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.758 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_182_reg_19588_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.767 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[16]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.769 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[13]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.787 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[10]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_166_reg_19527_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.820 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_118_reg_19345_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.853 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[10]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_166_reg_19527_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.857 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[10]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_166_reg_19527_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.896 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[10]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_166_reg_19527_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.907 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[10]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_166_reg_19527_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.910 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[10]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_166_reg_19527_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.911 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[10]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_166_reg_19527_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.950 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[10]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_166_reg_19527_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.964 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[10]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_166_reg_19527_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -10.002 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -10.018 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -10.025 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -10.039 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -10.054 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -10.060 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -10.060 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -10.064 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -10.094 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -10.110 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -10.111 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -10.115 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -10.117 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -10.129 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[0]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -10.137 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -10.139 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[31]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -10.140 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -10.150 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -10.154 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -10.154 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -10.168 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -10.193 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -10.194 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -10.204 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -10.207 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -10.208 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -10.212 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -10.226 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[1]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -10.236 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[31]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -10.243 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -10.247 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -10.261 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -10.265 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -10.269 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -10.270 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[2]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -10.273 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -10.280 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[31]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -10.295 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -10.301 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[3]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -10.308 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -10.311 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[31]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -10.338 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -10.351 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -10.363 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[4]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -10.367 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[6]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -10.373 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[31]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -10.377 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[31]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -10.394 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -10.398 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -10.406 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[7]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -10.408 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -10.416 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[31]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -10.417 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[8]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -10.420 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[5]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -10.421 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[10]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -10.427 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[31]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -10.430 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[31]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -10.431 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[31]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -10.437 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -10.451 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -10.460 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[11]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -10.461 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -10.470 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[31]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -10.471 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[12]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -10.474 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[9]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -10.475 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[14]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -10.484 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[31]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -10.488 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[0]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -10.491 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -10.514 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[15]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -10.528 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[13]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -10.530 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -10.547 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -10.551 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -10.552 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -10.590 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -10.604 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -10.610 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -10.709 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -10.709 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -10.730 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -10.735 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[1]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -10.747 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -10.750 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -10.764 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -10.766 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -10.787 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -10.796 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -10.797 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[16]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -10.830 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -10.830 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -10.868 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -10.883 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -10.883 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -10.883 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -10.885 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -10.887 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -10.903 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[2]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -10.921 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -10.926 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -10.933 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[3]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -10.937 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -10.938 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -10.940 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -10.951 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -10.981 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -10.989 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[4]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -10.993 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[6]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -10.994 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -11.032 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[7]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -11.043 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[8]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -11.046 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[5]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -11.047 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[10]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -11.068 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -11.086 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[11]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -11.097 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[12]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -11.100 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[9]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -11.101 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[14]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -11.129 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -11.140 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[15]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -11.154 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[13]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -11.257 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -11.312 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -11.336 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -11.341 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[16]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -11.366 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -11.482 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -11.501 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -11.531 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -11.537 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -11.597 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -11.597 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -11.635 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -11.652 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -12.509 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -12.725 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -12.783 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -12.902 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -12.959 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -13.110 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -13.140 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -13.196 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -13.200 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -13.239 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -13.250 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -13.253 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -13.254 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -13.293 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -13.307 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_17_reg_15981_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -13.481 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -13.699 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -13.757 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -13.876 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -13.933 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -13.960 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -13.990 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -14.046 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -14.050 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -14.089 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -14.100 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -14.103 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -14.104 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -14.143 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -14.157 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_16_reg_15865_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -2.030 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[8]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_138_reg_16670_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -2.081 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_182_reg_19588_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -2.143 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_118_reg_19345_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -2.219 ns between bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[9]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_152_reg_16751_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -2.222 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[1]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -2.345 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[8]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_138_reg_16670_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -2.390 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[2]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -2.392 ns between bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[9]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_152_reg_16751_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -2.394 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_118_reg_19345_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -2.433 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_182_reg_19588_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -2.453 ns between bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[9]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_152_reg_16751_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -2.488 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[3]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -2.581 ns between bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[9]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_152_reg_16751_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -2.636 ns between bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[9]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_152_reg_16751_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -2.654 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_102_reg_19289_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -2.670 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[4]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -2.703 ns between bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[9]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_152_reg_16751_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -2.703 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_182_reg_19588_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -2.733 ns between bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[9]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_152_reg_16751_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -2.767 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[5]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -2.799 ns between bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[9]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_152_reg_16751_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -2.799 ns between bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[9]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_152_reg_16751_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -2.800 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_182_reg_19588_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -2.836 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[8]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_138_reg_16670_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -2.837 ns between bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[9]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_152_reg_16751_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -2.843 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_12_reg_18890_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -2.844 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_182_reg_19588_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -2.847 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[6]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -2.853 ns between bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[9]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_152_reg_16751_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -2.853 ns between bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[9]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_152_reg_16751_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -2.854 ns between bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[9]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_152_reg_16751_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -2.875 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_182_reg_19588_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -2.882 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[7]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -2.891 ns between bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[9]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_152_reg_16751_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -2.908 ns between bd_0_i/hls_inst/inst/filter_load_1_reg_189_reg[9]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_152_reg_16751_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -2.927 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_118_reg_19345_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -2.937 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_182_reg_19588_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -2.951 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[8]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -2.955 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[10]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -2.979 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_102_reg_19289_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -2.994 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[11]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -3.005 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[12]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -3.008 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[9]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -3.009 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[14]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -3.024 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[8]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_138_reg_16670_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#266 Warning
Large setup violation  
There is a large setup violation of -3.024 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_118_reg_19345_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#267 Warning
Large setup violation  
There is a large setup violation of -3.048 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[15]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#268 Warning
Large setup violation  
There is a large setup violation of -3.059 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[16]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#269 Warning
Large setup violation  
There is a large setup violation of -3.062 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[13]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#270 Warning
Large setup violation  
There is a large setup violation of -3.068 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_118_reg_19345_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#271 Warning
Large setup violation  
There is a large setup violation of -3.079 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[8]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_138_reg_16670_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#272 Warning
Large setup violation  
There is a large setup violation of -3.099 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_118_reg_19345_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#273 Warning
Large setup violation  
There is a large setup violation of -3.100 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_12_reg_18890_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#274 Warning
Large setup violation  
There is a large setup violation of -3.104 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_182_reg_19588_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#275 Warning
Large setup violation  
There is a large setup violation of -3.198 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[8]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_138_reg_16670_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#276 Warning
Large setup violation  
There is a large setup violation of -3.201 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_12_reg_18890_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#277 Warning
Large setup violation  
There is a large setup violation of -3.228 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[8]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_138_reg_16670_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#278 Warning
Large setup violation  
There is a large setup violation of -3.234 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_102_reg_19289_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#279 Warning
Large setup violation  
There is a large setup violation of -3.243 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_118_reg_19345_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#280 Warning
Large setup violation  
There is a large setup violation of -3.257 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#281 Warning
Large setup violation  
There is a large setup violation of -3.300 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_182_reg_19588_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#282 Warning
Large setup violation  
There is a large setup violation of -3.340 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_118_reg_19345_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#283 Warning
Large setup violation  
There is a large setup violation of -3.364 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_134_reg_19411_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#284 Warning
Large setup violation  
There is a large setup violation of -3.379 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[8]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_138_reg_16670_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#285 Warning
Large setup violation  
There is a large setup violation of -3.379 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[8]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_138_reg_16670_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#286 Warning
Large setup violation  
There is a large setup violation of -3.382 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_12_reg_18890_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#287 Warning
Large setup violation  
There is a large setup violation of -3.384 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_118_reg_19345_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#288 Warning
Large setup violation  
There is a large setup violation of -3.408 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_102_reg_19289_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#289 Warning
Large setup violation  
There is a large setup violation of -3.415 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_118_reg_19345_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#290 Warning
Large setup violation  
There is a large setup violation of -3.417 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[8]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_138_reg_16670_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#291 Warning
Large setup violation  
There is a large setup violation of -3.432 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[8]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_138_reg_16670_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#292 Warning
Large setup violation  
There is a large setup violation of -3.432 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[8]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_138_reg_16670_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#293 Warning
Large setup violation  
There is a large setup violation of -3.434 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[8]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_138_reg_16670_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#294 Warning
Large setup violation  
There is a large setup violation of -3.439 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_12_reg_18890_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#295 Warning
Large setup violation  
There is a large setup violation of -3.465 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_102_reg_19289_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#296 Warning
Large setup violation  
There is a large setup violation of -3.470 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[8]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_138_reg_16670_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#297 Warning
Large setup violation  
There is a large setup violation of -3.477 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_118_reg_19345_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#298 Warning
Large setup violation  
There is a large setup violation of -3.481 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_118_reg_19345_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#299 Warning
Large setup violation  
There is a large setup violation of -3.484 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[0]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#300 Warning
Large setup violation  
There is a large setup violation of -3.487 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[8]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_138_reg_16670_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#301 Warning
Large setup violation  
There is a large setup violation of -3.520 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_118_reg_19345_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#302 Warning
Large setup violation  
There is a large setup violation of -3.521 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_12_reg_18890_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#303 Warning
Large setup violation  
There is a large setup violation of -3.534 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_118_reg_19345_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#304 Warning
Large setup violation  
There is a large setup violation of -3.551 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_12_reg_18890_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#305 Warning
Large setup violation  
There is a large setup violation of -3.556 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[0]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#306 Warning
Large setup violation  
There is a large setup violation of -3.573 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#307 Warning
Large setup violation  
There is a large setup violation of -3.581 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[1]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#308 Warning
Large setup violation  
There is a large setup violation of -3.593 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_102_reg_19289_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#309 Warning
Large setup violation  
There is a large setup violation of -3.607 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_12_reg_18890_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#310 Warning
Large setup violation  
There is a large setup violation of -3.611 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_12_reg_18890_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#311 Warning
Large setup violation  
There is a large setup violation of -3.625 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[2]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#312 Warning
Large setup violation  
There is a large setup violation of -3.650 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_12_reg_18890_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#313 Warning
Large setup violation  
There is a large setup violation of -3.651 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_102_reg_19289_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#314 Warning
Large setup violation  
There is a large setup violation of -3.653 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[1]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#315 Warning
Large setup violation  
There is a large setup violation of -3.656 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[3]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#316 Warning
Large setup violation  
There is a large setup violation of -3.661 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_12_reg_18890_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#317 Warning
Large setup violation  
There is a large setup violation of -3.664 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_12_reg_18890_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#318 Warning
Large setup violation  
There is a large setup violation of -3.665 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_12_reg_18890_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#319 Warning
Large setup violation  
There is a large setup violation of -3.688 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_134_reg_19411_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#320 Warning
Large setup violation  
There is a large setup violation of -3.704 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_12_reg_18890_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#321 Warning
Large setup violation  
There is a large setup violation of -3.718 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_12_reg_18890_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#322 Warning
Large setup violation  
There is a large setup violation of -3.718 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[4]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#323 Warning
Large setup violation  
There is a large setup violation of -3.722 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[6]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#324 Warning
Large setup violation  
There is a large setup violation of -3.749 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[0]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#325 Warning
Large setup violation  
There is a large setup violation of -3.761 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[7]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#326 Warning
Large setup violation  
There is a large setup violation of -3.770 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_102_reg_19289_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#327 Warning
Large setup violation  
There is a large setup violation of -3.772 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[8]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#328 Warning
Large setup violation  
There is a large setup violation of -3.774 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_102_reg_19289_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#329 Warning
Large setup violation  
There is a large setup violation of -3.775 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[0]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#330 Warning
Large setup violation  
There is a large setup violation of -3.775 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[5]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#331 Warning
Large setup violation  
There is a large setup violation of -3.776 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[10]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#332 Warning
Large setup violation  
There is a large setup violation of -3.813 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_102_reg_19289_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#333 Warning
Large setup violation  
There is a large setup violation of -3.815 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[11]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#334 Warning
Large setup violation  
There is a large setup violation of -3.824 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_102_reg_19289_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#335 Warning
Large setup violation  
There is a large setup violation of -3.826 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[12]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#336 Warning
Large setup violation  
There is a large setup violation of -3.827 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_102_reg_19289_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#337 Warning
Large setup violation  
There is a large setup violation of -3.828 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_102_reg_19289_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#338 Warning
Large setup violation  
There is a large setup violation of -3.829 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[9]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#339 Warning
Large setup violation  
There is a large setup violation of -3.830 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[14]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#340 Warning
Large setup violation  
There is a large setup violation of -3.867 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_102_reg_19289_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#341 Warning
Large setup violation  
There is a large setup violation of -3.869 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[15]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#342 Warning
Large setup violation  
There is a large setup violation of -3.881 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_102_reg_19289_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#343 Warning
Large setup violation  
There is a large setup violation of -3.883 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[13]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#344 Warning
Large setup violation  
There is a large setup violation of -3.922 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[2]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#345 Warning
Large setup violation  
There is a large setup violation of -3.941 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#346 Warning
Large setup violation  
There is a large setup violation of -3.980 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[3]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#347 Warning
Large setup violation  
There is a large setup violation of -4.052 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_134_reg_19411_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#348 Warning
Large setup violation  
There is a large setup violation of -4.099 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[4]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#349 Warning
Large setup violation  
There is a large setup violation of -4.103 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[6]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#350 Warning
Large setup violation  
There is a large setup violation of -4.129 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#351 Warning
Large setup violation  
There is a large setup violation of -4.129 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#352 Warning
Large setup violation  
There is a large setup violation of -4.137 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[0]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#353 Warning
Large setup violation  
There is a large setup violation of -4.142 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[7]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#354 Warning
Large setup violation  
There is a large setup violation of -4.153 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[8]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#355 Warning
Large setup violation  
There is a large setup violation of -4.156 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[5]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#356 Warning
Large setup violation  
There is a large setup violation of -4.157 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[10]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#357 Warning
Large setup violation  
There is a large setup violation of -4.167 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#358 Warning
Large setup violation  
There is a large setup violation of -4.184 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#359 Warning
Large setup violation  
There is a large setup violation of -4.196 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[11]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#360 Warning
Large setup violation  
There is a large setup violation of -4.207 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[12]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#361 Warning
Large setup violation  
There is a large setup violation of -4.208 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[1]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#362 Warning
Large setup violation  
There is a large setup violation of -4.210 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[9]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#363 Warning
Large setup violation  
There is a large setup violation of -4.211 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[14]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#364 Warning
Large setup violation  
There is a large setup violation of -4.226 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_134_reg_19411_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#365 Warning
Large setup violation  
There is a large setup violation of -4.230 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_134_reg_19411_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#366 Warning
Large setup violation  
There is a large setup violation of -4.231 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[1]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#367 Warning
Large setup violation  
There is a large setup violation of -4.245 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[16]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#368 Warning
Large setup violation  
There is a large setup violation of -4.250 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[15]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#369 Warning
Large setup violation  
There is a large setup violation of -4.261 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#370 Warning
Large setup violation  
There is a large setup violation of -4.264 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[13]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#371 Warning
Large setup violation  
There is a large setup violation of -4.269 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_134_reg_19411_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#372 Warning
Large setup violation  
There is a large setup violation of -4.283 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_134_reg_19411_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#373 Warning
Large setup violation  
There is a large setup violation of -4.290 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[2]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#374 Warning
Large setup violation  
There is a large setup violation of -4.296 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_134_reg_19411_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#375 Warning
Large setup violation  
There is a large setup violation of -4.300 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_134_reg_19411_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#376 Warning
Large setup violation  
There is a large setup violation of -4.301 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[0]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#377 Warning
Large setup violation  
There is a large setup violation of -4.316 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#378 Warning
Large setup violation  
There is a large setup violation of -4.320 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[3]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#379 Warning
Large setup violation  
There is a large setup violation of -4.339 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_134_reg_19411_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#380 Warning
Large setup violation  
There is a large setup violation of -4.347 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[16]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#381 Warning
Large setup violation  
There is a large setup violation of -4.350 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_134_reg_19411_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#382 Warning
Large setup violation  
There is a large setup violation of -4.353 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_134_reg_19411_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#383 Warning
Large setup violation  
There is a large setup violation of -4.354 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_134_reg_19411_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#384 Warning
Large setup violation  
There is a large setup violation of -4.384 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#385 Warning
Large setup violation  
There is a large setup violation of -4.386 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[4]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#386 Warning
Large setup violation  
There is a large setup violation of -4.386 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[6]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#387 Warning
Large setup violation  
There is a large setup violation of -4.393 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_134_reg_19411_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#388 Warning
Large setup violation  
There is a large setup violation of -4.407 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_134_reg_19411_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#389 Warning
Large setup violation  
There is a large setup violation of -4.414 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#390 Warning
Large setup violation  
There is a large setup violation of -4.424 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[7]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#391 Warning
Large setup violation  
There is a large setup violation of -4.439 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[10]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#392 Warning
Large setup violation  
There is a large setup violation of -4.439 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[8]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#393 Warning
Large setup violation  
There is a large setup violation of -4.441 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[5]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#394 Warning
Large setup violation  
There is a large setup violation of -4.446 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[1]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#395 Warning
Large setup violation  
There is a large setup violation of -4.467 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#396 Warning
Large setup violation  
There is a large setup violation of -4.477 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[11]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#397 Warning
Large setup violation  
There is a large setup violation of -4.480 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#398 Warning
Large setup violation  
There is a large setup violation of -4.480 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#399 Warning
Large setup violation  
There is a large setup violation of -4.492 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[12]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#400 Warning
Large setup violation  
There is a large setup violation of -4.492 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[14]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#401 Warning
Large setup violation  
There is a large setup violation of -4.494 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[9]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#402 Warning
Large setup violation  
There is a large setup violation of -4.518 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#403 Warning
Large setup violation  
There is a large setup violation of -4.530 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[15]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#404 Warning
Large setup violation  
There is a large setup violation of -4.535 ns between bd_0_i/hls_inst/inst/filter_load_7_reg_239_reg[3]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_150_reg_19471_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#405 Warning
Large setup violation  
There is a large setup violation of -4.545 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[16]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#406 Warning
Large setup violation  
There is a large setup violation of -4.547 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[13]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#407 Warning
Large setup violation  
There is a large setup violation of -4.593 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[0]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#408 Warning
Large setup violation  
There is a large setup violation of -4.619 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[2]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#409 Warning
Large setup violation  
There is a large setup violation of -4.649 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[3]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#410 Warning
Large setup violation  
There is a large setup violation of -4.654 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[1]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#411 Warning
Large setup violation  
There is a large setup violation of -4.738 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[4]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#412 Warning
Large setup violation  
There is a large setup violation of -4.738 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[6]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#413 Warning
Large setup violation  
There is a large setup violation of -4.776 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[7]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#414 Warning
Large setup violation  
There is a large setup violation of -4.793 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[5]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#415 Warning
Large setup violation  
There is a large setup violation of -4.820 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[10]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#416 Warning
Large setup violation  
There is a large setup violation of -4.820 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[8]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#417 Warning
Large setup violation  
There is a large setup violation of -4.822 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[2]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#418 Warning
Large setup violation  
There is a large setup violation of -4.852 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[3]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#419 Warning
Large setup violation  
There is a large setup violation of -4.858 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[11]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#420 Warning
Large setup violation  
There is a large setup violation of -4.873 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[12]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#421 Warning
Large setup violation  
There is a large setup violation of -4.873 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[14]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#422 Warning
Large setup violation  
There is a large setup violation of -4.875 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[9]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#423 Warning
Large setup violation  
There is a large setup violation of -4.908 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[4]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#424 Warning
Large setup violation  
There is a large setup violation of -4.911 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[15]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#425 Warning
Large setup violation  
There is a large setup violation of -4.912 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[6]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#426 Warning
Large setup violation  
There is a large setup violation of -4.928 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[13]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#427 Warning
Large setup violation  
There is a large setup violation of -4.951 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[7]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#428 Warning
Large setup violation  
There is a large setup violation of -4.962 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[8]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#429 Warning
Large setup violation  
There is a large setup violation of -4.965 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[5]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#430 Warning
Large setup violation  
There is a large setup violation of -4.966 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[10]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#431 Warning
Large setup violation  
There is a large setup violation of -5.005 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[11]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#432 Warning
Large setup violation  
There is a large setup violation of -5.006 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#433 Warning
Large setup violation  
There is a large setup violation of -5.016 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[12]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#434 Warning
Large setup violation  
There is a large setup violation of -5.019 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[9]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#435 Warning
Large setup violation  
There is a large setup violation of -5.020 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[14]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#436 Warning
Large setup violation  
There is a large setup violation of -5.056 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[16]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#437 Warning
Large setup violation  
There is a large setup violation of -5.059 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[15]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#438 Warning
Large setup violation  
There is a large setup violation of -5.073 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[13]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#439 Warning
Large setup violation  
There is a large setup violation of -5.091 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[1]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#440 Warning
Large setup violation  
There is a large setup violation of -5.204 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[16]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#441 Warning
Large setup violation  
There is a large setup violation of -5.264 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[2]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#442 Warning
Large setup violation  
There is a large setup violation of -5.378 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[3]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#443 Warning
Large setup violation  
There is a large setup violation of -5.422 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#444 Warning
Large setup violation  
There is a large setup violation of -5.533 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[0]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#445 Warning
Large setup violation  
There is a large setup violation of -5.566 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[4]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#446 Warning
Large setup violation  
There is a large setup violation of -5.566 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[6]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#447 Warning
Large setup violation  
There is a large setup violation of -5.590 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[0]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#448 Warning
Large setup violation  
There is a large setup violation of -5.596 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#449 Warning
Large setup violation  
There is a large setup violation of -5.600 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#450 Warning
Large setup violation  
There is a large setup violation of -5.601 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[0]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#451 Warning
Large setup violation  
There is a large setup violation of -5.602 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[0]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#452 Warning
Large setup violation  
There is a large setup violation of -5.604 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[7]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#453 Warning
Large setup violation  
There is a large setup violation of -5.619 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[10]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#454 Warning
Large setup violation  
There is a large setup violation of -5.619 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[8]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#455 Warning
Large setup violation  
There is a large setup violation of -5.621 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[5]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#456 Warning
Large setup violation  
There is a large setup violation of -5.634 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[2]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#457 Warning
Large setup violation  
There is a large setup violation of -5.639 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#458 Warning
Large setup violation  
There is a large setup violation of -5.650 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#459 Warning
Large setup violation  
There is a large setup violation of -5.653 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#460 Warning
Large setup violation  
There is a large setup violation of -5.657 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[11]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#461 Warning
Large setup violation  
There is a large setup violation of -5.672 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[12]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#462 Warning
Large setup violation  
There is a large setup violation of -5.672 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[14]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#463 Warning
Large setup violation  
There is a large setup violation of -5.674 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[9]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#464 Warning
Large setup violation  
There is a large setup violation of -5.684 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[1]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#465 Warning
Large setup violation  
There is a large setup violation of -5.691 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[1]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#466 Warning
Large setup violation  
There is a large setup violation of -5.695 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[1]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#467 Warning
Large setup violation  
There is a large setup violation of -5.695 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[3]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#468 Warning
Large setup violation  
There is a large setup violation of -5.696 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[1]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#469 Warning
Large setup violation  
There is a large setup violation of -5.707 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#470 Warning
Large setup violation  
There is a large setup violation of -5.710 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[15]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#471 Warning
Large setup violation  
There is a large setup violation of -5.727 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[13]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#472 Warning
Large setup violation  
There is a large setup violation of -5.732 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[2]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#473 Warning
Large setup violation  
There is a large setup violation of -5.753 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[2]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#474 Warning
Large setup violation  
There is a large setup violation of -5.754 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[2]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#475 Warning
Large setup violation  
There is a large setup violation of -5.762 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[3]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#476 Warning
Large setup violation  
There is a large setup violation of -5.783 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[3]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#477 Warning
Large setup violation  
There is a large setup violation of -5.784 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[3]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#478 Warning
Large setup violation  
There is a large setup violation of -5.792 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[2]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[0]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#479 Warning
Large setup violation  
There is a large setup violation of -5.823 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[4]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#480 Warning
Large setup violation  
There is a large setup violation of -5.823 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[6]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#481 Warning
Large setup violation  
There is a large setup violation of -5.832 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#482 Warning
Large setup violation  
There is a large setup violation of -5.850 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[4]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#483 Warning
Large setup violation  
There is a large setup violation of -5.850 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[6]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#484 Warning
Large setup violation  
There is a large setup violation of -5.853 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[4]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#485 Warning
Large setup violation  
There is a large setup violation of -5.853 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[6]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#486 Warning
Large setup violation  
There is a large setup violation of -5.859 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[2]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#487 Warning
Large setup violation  
There is a large setup violation of -5.861 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[4]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#488 Warning
Large setup violation  
There is a large setup violation of -5.861 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[6]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#489 Warning
Large setup violation  
There is a large setup violation of -5.861 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[7]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#490 Warning
Large setup violation  
There is a large setup violation of -5.862 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#491 Warning
Large setup violation  
There is a large setup violation of -5.876 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[10]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#492 Warning
Large setup violation  
There is a large setup violation of -5.876 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[8]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#493 Warning
Large setup violation  
There is a large setup violation of -5.878 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[5]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#494 Warning
Large setup violation  
There is a large setup violation of -5.888 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[7]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#495 Warning
Large setup violation  
There is a large setup violation of -5.889 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[3]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#496 Warning
Large setup violation  
There is a large setup violation of -5.891 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[7]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#497 Warning
Large setup violation  
There is a large setup violation of -5.899 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[7]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#498 Warning
Large setup violation  
There is a large setup violation of -5.903 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[10]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#499 Warning
Large setup violation  
There is a large setup violation of -5.903 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[8]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#500 Warning
Large setup violation  
There is a large setup violation of -5.905 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[5]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#501 Warning
Large setup violation  
There is a large setup violation of -5.906 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[10]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#502 Warning
Large setup violation  
There is a large setup violation of -5.906 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[8]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#503 Warning
Large setup violation  
There is a large setup violation of -5.908 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[5]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#504 Warning
Large setup violation  
There is a large setup violation of -5.914 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[11]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#505 Warning
Large setup violation  
There is a large setup violation of -5.916 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[5]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#506 Warning
Large setup violation  
There is a large setup violation of -5.918 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#507 Warning
Large setup violation  
There is a large setup violation of -5.922 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#508 Warning
Large setup violation  
There is a large setup violation of -5.929 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[12]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#509 Warning
Large setup violation  
There is a large setup violation of -5.929 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[14]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#510 Warning
Large setup violation  
There is a large setup violation of -5.931 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[10]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#511 Warning
Large setup violation  
There is a large setup violation of -5.931 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[8]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#512 Warning
Large setup violation  
There is a large setup violation of -5.931 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[9]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#513 Warning
Large setup violation  
There is a large setup violation of -5.941 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[11]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#514 Warning
Large setup violation  
There is a large setup violation of -5.942 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[0]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#515 Warning
Large setup violation  
There is a large setup violation of -5.944 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[11]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#516 Warning
Large setup violation  
There is a large setup violation of -5.956 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[12]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#517 Warning
Large setup violation  
There is a large setup violation of -5.956 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[14]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#518 Warning
Large setup violation  
There is a large setup violation of -5.958 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[9]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#519 Warning
Large setup violation  
There is a large setup violation of -5.959 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[12]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#520 Warning
Large setup violation  
There is a large setup violation of -5.959 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[14]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#521 Warning
Large setup violation  
There is a large setup violation of -5.961 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#522 Warning
Large setup violation  
There is a large setup violation of -5.961 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[9]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#523 Warning
Large setup violation  
There is a large setup violation of -5.967 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[15]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#524 Warning
Large setup violation  
There is a large setup violation of -5.969 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[11]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#525 Warning
Large setup violation  
There is a large setup violation of -5.975 ns between bd_0_i/hls_inst/inst/filter_load_4_reg_214_reg[15]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_163_reg_16827_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#526 Warning
Large setup violation  
There is a large setup violation of -5.982 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[16]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#527 Warning
Large setup violation  
There is a large setup violation of -5.983 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[4]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#528 Warning
Large setup violation  
There is a large setup violation of -5.984 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[12]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#529 Warning
Large setup violation  
There is a large setup violation of -5.984 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[14]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#530 Warning
Large setup violation  
There is a large setup violation of -5.984 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[13]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#531 Warning
Large setup violation  
There is a large setup violation of -5.986 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[9]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#532 Warning
Large setup violation  
There is a large setup violation of -5.987 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[6]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#533 Warning
Large setup violation  
There is a large setup violation of -5.994 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[15]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#534 Warning
Large setup violation  
There is a large setup violation of -5.997 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[15]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#535 Warning
Large setup violation  
There is a large setup violation of -6.011 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[13]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#536 Warning
Large setup violation  
There is a large setup violation of -6.014 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[13]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#537 Warning
Large setup violation  
There is a large setup violation of -6.022 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[15]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#538 Warning
Large setup violation  
There is a large setup violation of -6.026 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[7]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#539 Warning
Large setup violation  
There is a large setup violation of -6.037 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[8]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#540 Warning
Large setup violation  
There is a large setup violation of -6.037 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[16]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#541 Warning
Large setup violation  
There is a large setup violation of -6.039 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[13]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#542 Warning
Large setup violation  
There is a large setup violation of -6.039 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[1]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#543 Warning
Large setup violation  
There is a large setup violation of -6.040 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[5]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#544 Warning
Large setup violation  
There is a large setup violation of -6.041 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[10]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#545 Warning
Large setup violation  
There is a large setup violation of -6.078 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[0]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#546 Warning
Large setup violation  
There is a large setup violation of -6.080 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[11]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#547 Warning
Large setup violation  
There is a large setup violation of -6.084 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[2]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#548 Warning
Large setup violation  
There is a large setup violation of -6.091 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[12]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#549 Warning
Large setup violation  
There is a large setup violation of -6.094 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[9]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#550 Warning
Large setup violation  
There is a large setup violation of -6.095 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[14]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#551 Warning
Large setup violation  
There is a large setup violation of -6.114 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[3]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#552 Warning
Large setup violation  
There is a large setup violation of -6.115 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[16]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#553 Warning
Large setup violation  
There is a large setup violation of -6.134 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[15]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#554 Warning
Large setup violation  
There is a large setup violation of -6.145 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[16]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#555 Warning
Large setup violation  
There is a large setup violation of -6.148 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[13]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#556 Warning
Large setup violation  
There is a large setup violation of -6.176 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[4]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#557 Warning
Large setup violation  
There is a large setup violation of -6.180 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[6]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#558 Warning
Large setup violation  
There is a large setup violation of -6.218 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#559 Warning
Large setup violation  
There is a large setup violation of -6.219 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[7]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#560 Warning
Large setup violation  
There is a large setup violation of -6.229 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[1]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#561 Warning
Large setup violation  
There is a large setup violation of -6.230 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[16]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#562 Warning
Large setup violation  
There is a large setup violation of -6.230 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[8]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#563 Warning
Large setup violation  
There is a large setup violation of -6.233 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[5]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#564 Warning
Large setup violation  
There is a large setup violation of -6.234 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[10]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#565 Warning
Large setup violation  
There is a large setup violation of -6.273 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[11]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#566 Warning
Large setup violation  
There is a large setup violation of -6.284 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[12]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#567 Warning
Large setup violation  
There is a large setup violation of -6.287 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[9]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#568 Warning
Large setup violation  
There is a large setup violation of -6.288 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[14]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#569 Warning
Large setup violation  
There is a large setup violation of -6.327 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[15]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#570 Warning
Large setup violation  
There is a large setup violation of -6.338 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[16]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#571 Warning
Large setup violation  
There is a large setup violation of -6.341 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[13]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#572 Warning
Large setup violation  
There is a large setup violation of -6.396 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[16]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#573 Warning
Large setup violation  
There is a large setup violation of -6.402 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[2]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#574 Warning
Large setup violation  
There is a large setup violation of -6.432 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[3]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#575 Warning
Large setup violation  
There is a large setup violation of -6.468 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[0]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#576 Warning
Large setup violation  
There is a large setup violation of -6.483 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#577 Warning
Large setup violation  
There is a large setup violation of -6.486 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[0]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#578 Warning
Large setup violation  
There is a large setup violation of -6.515 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[4]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#579 Warning
Large setup violation  
There is a large setup violation of -6.515 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[6]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#580 Warning
Large setup violation  
There is a large setup violation of -6.534 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[2]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[1]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#581 Warning
Large setup violation  
There is a large setup violation of -6.536 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[0]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#582 Warning
Large setup violation  
There is a large setup violation of -6.541 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#583 Warning
Large setup violation  
There is a large setup violation of -6.553 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[7]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#584 Warning
Large setup violation  
There is a large setup violation of -6.562 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[1]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#585 Warning
Large setup violation  
There is a large setup violation of -6.568 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[10]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#586 Warning
Large setup violation  
There is a large setup violation of -6.568 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[8]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#587 Warning
Large setup violation  
There is a large setup violation of -6.570 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[5]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#588 Warning
Large setup violation  
There is a large setup violation of -6.580 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[1]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#589 Warning
Large setup violation  
There is a large setup violation of -6.606 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[11]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#590 Warning
Large setup violation  
There is a large setup violation of -6.621 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[12]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#591 Warning
Large setup violation  
There is a large setup violation of -6.621 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[14]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#592 Warning
Large setup violation  
There is a large setup violation of -6.623 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[9]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#593 Warning
Large setup violation  
There is a large setup violation of -6.624 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[2]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#594 Warning
Large setup violation  
There is a large setup violation of -6.628 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[2]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#595 Warning
Large setup violation  
There is a large setup violation of -6.629 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#596 Warning
Large setup violation  
There is a large setup violation of -6.649 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#597 Warning
Large setup violation  
There is a large setup violation of -6.654 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[3]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#598 Warning
Large setup violation  
There is a large setup violation of -6.658 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[3]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#599 Warning
Large setup violation  
There is a large setup violation of -6.659 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[15]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#600 Warning
Large setup violation  
There is a large setup violation of -6.676 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[13]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#601 Warning
Large setup violation  
There is a large setup violation of -6.684 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#602 Warning
Large setup violation  
There is a large setup violation of -6.694 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[0]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#603 Warning
Large setup violation  
There is a large setup violation of -6.702 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[2]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[2]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#604 Warning
Large setup violation  
There is a large setup violation of -6.703 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#605 Warning
Large setup violation  
There is a large setup violation of -6.720 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[4]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#606 Warning
Large setup violation  
There is a large setup violation of -6.720 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[6]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#607 Warning
Large setup violation  
There is a large setup violation of -6.732 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[2]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[3]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#608 Warning
Large setup violation  
There is a large setup violation of -6.732 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[4]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#609 Warning
Large setup violation  
There is a large setup violation of -6.732 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[6]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#610 Warning
Large setup violation  
There is a large setup violation of -6.733 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#611 Warning
Large setup violation  
There is a large setup violation of -6.741 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#612 Warning
Large setup violation  
There is a large setup violation of -6.758 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[7]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#613 Warning
Large setup violation  
There is a large setup violation of -6.770 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[7]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#614 Warning
Large setup violation  
There is a large setup violation of -6.773 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[10]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#615 Warning
Large setup violation  
There is a large setup violation of -6.773 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[8]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#616 Warning
Large setup violation  
There is a large setup violation of -6.775 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[5]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#617 Warning
Large setup violation  
There is a large setup violation of -6.785 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[10]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#618 Warning
Large setup violation  
There is a large setup violation of -6.785 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[8]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#619 Warning
Large setup violation  
There is a large setup violation of -6.787 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[5]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#620 Warning
Large setup violation  
There is a large setup violation of -6.788 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[2]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[4]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#621 Warning
Large setup violation  
There is a large setup violation of -6.791 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[1]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#622 Warning
Large setup violation  
There is a large setup violation of -6.792 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[2]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[6]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#623 Warning
Large setup violation  
There is a large setup violation of -6.797 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#624 Warning
Large setup violation  
There is a large setup violation of -6.810 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#625 Warning
Large setup violation  
There is a large setup violation of -6.811 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[11]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#626 Warning
Large setup violation  
There is a large setup violation of -6.818 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#627 Warning
Large setup violation  
There is a large setup violation of -6.822 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#628 Warning
Large setup violation  
There is a large setup violation of -6.823 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[11]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#629 Warning
Large setup violation  
There is a large setup violation of -6.826 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[12]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#630 Warning
Large setup violation  
There is a large setup violation of -6.826 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[14]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#631 Warning
Large setup violation  
There is a large setup violation of -6.828 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[9]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#632 Warning
Large setup violation  
There is a large setup violation of -6.831 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[2]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[7]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#633 Warning
Large setup violation  
There is a large setup violation of -6.838 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[12]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#634 Warning
Large setup violation  
There is a large setup violation of -6.838 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[14]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#635 Warning
Large setup violation  
There is a large setup violation of -6.839 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[2]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#636 Warning
Large setup violation  
There is a large setup violation of -6.840 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[9]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#637 Warning
Large setup violation  
There is a large setup violation of -6.840 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#638 Warning
Large setup violation  
There is a large setup violation of -6.842 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[2]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[8]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#639 Warning
Large setup violation  
There is a large setup violation of -6.845 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[2]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[5]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#640 Warning
Large setup violation  
There is a large setup violation of -6.846 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[2]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[10]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#641 Warning
Large setup violation  
There is a large setup violation of -6.861 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#642 Warning
Large setup violation  
There is a large setup violation of -6.864 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[15]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#643 Warning
Large setup violation  
There is a large setup violation of -6.869 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[3]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#644 Warning
Large setup violation  
There is a large setup violation of -6.875 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#645 Warning
Large setup violation  
There is a large setup violation of -6.876 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[15]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#646 Warning
Large setup violation  
There is a large setup violation of -6.879 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[16]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#647 Warning
Large setup violation  
There is a large setup violation of -6.881 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[13]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#648 Warning
Large setup violation  
There is a large setup violation of -6.885 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[2]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[11]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#649 Warning
Large setup violation  
There is a large setup violation of -6.886 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[16]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#650 Warning
Large setup violation  
There is a large setup violation of -6.891 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[16]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#651 Warning
Large setup violation  
There is a large setup violation of -6.893 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[13]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#652 Warning
Large setup violation  
There is a large setup violation of -6.896 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[2]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[12]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#653 Warning
Large setup violation  
There is a large setup violation of -6.899 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[2]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[9]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#654 Warning
Large setup violation  
There is a large setup violation of -6.900 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[2]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[14]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#655 Warning
Large setup violation  
There is a large setup violation of -6.928 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[1]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#656 Warning
Large setup violation  
There is a large setup violation of -6.928 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[4]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#657 Warning
Large setup violation  
There is a large setup violation of -6.932 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[6]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#658 Warning
Large setup violation  
There is a large setup violation of -6.939 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[2]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[15]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#659 Warning
Large setup violation  
There is a large setup violation of -6.942 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#660 Warning
Large setup violation  
There is a large setup violation of -6.946 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#661 Warning
Large setup violation  
There is a large setup violation of -6.950 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[0]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#662 Warning
Large setup violation  
There is a large setup violation of -6.950 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[2]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[16]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#663 Warning
Large setup violation  
There is a large setup violation of -6.953 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[2]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[13]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#664 Warning
Large setup violation  
There is a large setup violation of -6.959 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#665 Warning
Large setup violation  
There is a large setup violation of -6.971 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[7]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#666 Warning
Large setup violation  
There is a large setup violation of -6.982 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[8]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#667 Warning
Large setup violation  
There is a large setup violation of -6.985 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[5]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#668 Warning
Large setup violation  
There is a large setup violation of -6.985 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#669 Warning
Large setup violation  
There is a large setup violation of -6.986 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[10]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#670 Warning
Large setup violation  
There is a large setup violation of -6.998 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[0]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#671 Warning
Large setup violation  
There is a large setup violation of -6.999 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_144_reg_16680_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#672 Warning
Large setup violation  
There is a large setup violation of -7.015 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[0]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#673 Warning
Large setup violation  
There is a large setup violation of -7.016 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#674 Warning
Large setup violation  
There is a large setup violation of -7.025 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[11]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#675 Warning
Large setup violation  
There is a large setup violation of -7.035 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#676 Warning
Large setup violation  
There is a large setup violation of -7.036 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[12]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#677 Warning
Large setup violation  
There is a large setup violation of -7.039 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[9]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#678 Warning
Large setup violation  
There is a large setup violation of -7.040 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[14]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#679 Warning
Large setup violation  
There is a large setup violation of -7.047 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[1]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#680 Warning
Large setup violation  
There is a large setup violation of -7.069 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#681 Warning
Large setup violation  
There is a large setup violation of -7.079 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[15]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#682 Warning
Large setup violation  
There is a large setup violation of -7.091 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[2]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#683 Warning
Large setup violation  
There is a large setup violation of -7.093 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[13]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#684 Warning
Large setup violation  
There is a large setup violation of -7.095 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[1]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#685 Warning
Large setup violation  
There is a large setup violation of -7.096 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[2]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#686 Warning
Large setup violation  
There is a large setup violation of -7.096 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#687 Warning
Large setup violation  
There is a large setup violation of -7.099 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#688 Warning
Large setup violation  
There is a large setup violation of -7.112 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[1]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#689 Warning
Large setup violation  
There is a large setup violation of -7.122 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[3]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#690 Warning
Large setup violation  
There is a large setup violation of -7.126 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[3]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#691 Warning
Large setup violation  
There is a large setup violation of -7.163 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[2]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#692 Warning
Large setup violation  
There is a large setup violation of -7.182 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[4]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#693 Warning
Large setup violation  
There is a large setup violation of -7.184 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[4]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#694 Warning
Large setup violation  
There is a large setup violation of -7.186 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[6]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#695 Warning
Large setup violation  
There is a large setup violation of -7.186 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#696 Warning
Large setup violation  
There is a large setup violation of -7.188 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[6]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#697 Warning
Large setup violation  
There is a large setup violation of -7.190 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#698 Warning
Large setup violation  
There is a large setup violation of -7.193 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[3]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#699 Warning
Large setup violation  
There is a large setup violation of -7.224 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#700 Warning
Large setup violation  
There is a large setup violation of -7.225 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[7]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#701 Warning
Large setup violation  
There is a large setup violation of -7.227 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[7]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#702 Warning
Large setup violation  
There is a large setup violation of -7.229 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#703 Warning
Large setup violation  
There is a large setup violation of -7.236 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[8]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#704 Warning
Large setup violation  
There is a large setup violation of -7.239 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[5]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#705 Warning
Large setup violation  
There is a large setup violation of -7.240 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[10]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#706 Warning
Large setup violation  
There is a large setup violation of -7.241 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[5]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#707 Warning
Large setup violation  
There is a large setup violation of -7.243 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#708 Warning
Large setup violation  
There is a large setup violation of -7.249 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[4]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#709 Warning
Large setup violation  
There is a large setup violation of -7.253 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[6]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#710 Warning
Large setup violation  
There is a large setup violation of -7.262 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[2]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#711 Warning
Large setup violation  
There is a large setup violation of -7.278 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[8]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#712 Warning
Large setup violation  
There is a large setup violation of -7.279 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[11]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#713 Warning
Large setup violation  
There is a large setup violation of -7.279 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#714 Warning
Large setup violation  
There is a large setup violation of -7.282 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[10]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#715 Warning
Large setup violation  
There is a large setup violation of -7.288 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[16]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#716 Warning
Large setup violation  
There is a large setup violation of -7.290 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[12]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#717 Warning
Large setup violation  
There is a large setup violation of -7.292 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[3]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#718 Warning
Large setup violation  
There is a large setup violation of -7.292 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[7]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#719 Warning
Large setup violation  
There is a large setup violation of -7.293 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[9]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#720 Warning
Large setup violation  
There is a large setup violation of -7.294 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[14]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#721 Warning
Large setup violation  
There is a large setup violation of -7.306 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[5]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#722 Warning
Large setup violation  
There is a large setup violation of -7.311 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[8]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#723 Warning
Large setup violation  
There is a large setup violation of -7.315 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[10]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#724 Warning
Large setup violation  
There is a large setup violation of -7.321 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[11]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#725 Warning
Large setup violation  
There is a large setup violation of -7.332 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[12]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#726 Warning
Large setup violation  
There is a large setup violation of -7.333 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[15]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#727 Warning
Large setup violation  
There is a large setup violation of -7.335 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[9]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#728 Warning
Large setup violation  
There is a large setup violation of -7.336 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[14]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#729 Warning
Large setup violation  
There is a large setup violation of -7.342 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[0]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#730 Warning
Large setup violation  
There is a large setup violation of -7.347 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[13]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#731 Warning
Large setup violation  
There is a large setup violation of -7.348 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[4]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#732 Warning
Large setup violation  
There is a large setup violation of -7.352 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[6]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#733 Warning
Large setup violation  
There is a large setup violation of -7.354 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[11]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#734 Warning
Large setup violation  
There is a large setup violation of -7.362 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#735 Warning
Large setup violation  
There is a large setup violation of -7.365 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[12]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#736 Warning
Large setup violation  
There is a large setup violation of -7.366 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#737 Warning
Large setup violation  
There is a large setup violation of -7.368 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[9]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#738 Warning
Large setup violation  
There is a large setup violation of -7.369 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[14]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#739 Warning
Large setup violation  
There is a large setup violation of -7.370 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#740 Warning
Large setup violation  
There is a large setup violation of -7.375 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[15]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#741 Warning
Large setup violation  
There is a large setup violation of -7.389 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[13]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#742 Warning
Large setup violation  
There is a large setup violation of -7.390 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#743 Warning
Large setup violation  
There is a large setup violation of -7.391 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[7]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#744 Warning
Large setup violation  
There is a large setup violation of -7.402 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[8]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#745 Warning
Large setup violation  
There is a large setup violation of -7.405 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[5]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#746 Warning
Large setup violation  
There is a large setup violation of -7.405 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#747 Warning
Large setup violation  
There is a large setup violation of -7.406 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[10]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#748 Warning
Large setup violation  
There is a large setup violation of -7.408 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[15]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#749 Warning
Large setup violation  
There is a large setup violation of -7.419 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_136_reg_16619_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#750 Warning
Large setup violation  
There is a large setup violation of -7.422 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[13]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#751 Warning
Large setup violation  
There is a large setup violation of -7.425 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[16]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#752 Warning
Large setup violation  
There is a large setup violation of -7.435 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#753 Warning
Large setup violation  
There is a large setup violation of -7.445 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[11]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#754 Warning
Large setup violation  
There is a large setup violation of -7.456 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[12]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#755 Warning
Large setup violation  
There is a large setup violation of -7.459 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[9]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#756 Warning
Large setup violation  
There is a large setup violation of -7.460 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[14]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#757 Warning
Large setup violation  
There is a large setup violation of -7.465 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#758 Warning
Large setup violation  
There is a large setup violation of -7.467 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#759 Warning
Large setup violation  
There is a large setup violation of -7.491 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[1]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#760 Warning
Large setup violation  
There is a large setup violation of -7.499 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[15]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#761 Warning
Large setup violation  
There is a large setup violation of -7.506 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#762 Warning
Large setup violation  
There is a large setup violation of -7.513 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[13]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#763 Warning
Large setup violation  
There is a large setup violation of -7.531 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#764 Warning
Large setup violation  
There is a large setup violation of -7.531 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#765 Warning
Large setup violation  
There is a large setup violation of -7.543 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#766 Warning
Large setup violation  
There is a large setup violation of -7.553 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[16]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#767 Warning
Large setup violation  
There is a large setup violation of -7.569 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#768 Warning
Large setup violation  
There is a large setup violation of -7.586 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#769 Warning
Large setup violation  
There is a large setup violation of -7.605 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#770 Warning
Large setup violation  
There is a large setup violation of -7.605 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#771 Warning
Large setup violation  
There is a large setup violation of -7.616 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#772 Warning
Large setup violation  
There is a large setup violation of -7.643 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#773 Warning
Large setup violation  
There is a large setup violation of -7.660 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_160_reg_16766_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#774 Warning
Large setup violation  
There is a large setup violation of -7.664 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[2]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#775 Warning
Large setup violation  
There is a large setup violation of -7.694 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[3]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#776 Warning
Large setup violation  
There is a large setup violation of -7.730 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#777 Warning
Large setup violation  
There is a large setup violation of -7.772 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#778 Warning
Large setup violation  
There is a large setup violation of -7.782 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[4]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#779 Warning
Large setup violation  
There is a large setup violation of -7.782 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[6]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#780 Warning
Large setup violation  
There is a large setup violation of -7.785 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#781 Warning
Large setup violation  
There is a large setup violation of -7.820 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[7]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#782 Warning
Large setup violation  
There is a large setup violation of -7.828 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_140_reg_19421_reg[16]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#783 Warning
Large setup violation  
There is a large setup violation of -7.835 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[10]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#784 Warning
Large setup violation  
There is a large setup violation of -7.835 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[8]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#785 Warning
Large setup violation  
There is a large setup violation of -7.837 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[5]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#786 Warning
Large setup violation  
There is a large setup violation of -7.839 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[16]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#787 Warning
Large setup violation  
There is a large setup violation of -7.873 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[11]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#788 Warning
Large setup violation  
There is a large setup violation of -7.888 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[12]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#789 Warning
Large setup violation  
There is a large setup violation of -7.888 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[14]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#790 Warning
Large setup violation  
There is a large setup violation of -7.890 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[9]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#791 Warning
Large setup violation  
There is a large setup violation of -7.901 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#792 Warning
Large setup violation  
There is a large setup violation of -7.926 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[15]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#793 Warning
Large setup violation  
There is a large setup violation of -7.931 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#794 Warning
Large setup violation  
There is a large setup violation of -7.941 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[16]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#795 Warning
Large setup violation  
There is a large setup violation of -7.943 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_100_reg_19254_reg[13]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#796 Warning
Large setup violation  
There is a large setup violation of -7.946 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#797 Warning
Large setup violation  
There is a large setup violation of -7.950 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#798 Warning
Large setup violation  
There is a large setup violation of -7.989 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#799 Warning
Large setup violation  
There is a large setup violation of -7.992 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#800 Warning
Large setup violation  
There is a large setup violation of -7.997 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#801 Warning
Large setup violation  
There is a large setup violation of -8.003 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#802 Warning
Large setup violation  
There is a large setup violation of -8.028 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#803 Warning
Large setup violation  
There is a large setup violation of -8.043 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#804 Warning
Large setup violation  
There is a large setup violation of -8.052 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#805 Warning
Large setup violation  
There is a large setup violation of -8.058 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#806 Warning
Large setup violation  
There is a large setup violation of -8.100 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#807 Warning
Large setup violation  
There is a large setup violation of -8.124 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#808 Warning
Large setup violation  
There is a large setup violation of -8.124 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#809 Warning
Large setup violation  
There is a large setup violation of -8.139 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#810 Warning
Large setup violation  
There is a large setup violation of -8.162 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#811 Warning
Large setup violation  
There is a large setup violation of -8.170 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#812 Warning
Large setup violation  
There is a large setup violation of -8.179 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_124_reg_19355_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#813 Warning
Large setup violation  
There is a large setup violation of -8.190 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#814 Warning
Large setup violation  
There is a large setup violation of -8.190 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[0]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#815 Warning
Large setup violation  
There is a large setup violation of -8.232 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#816 Warning
Large setup violation  
There is a large setup violation of -8.236 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#817 Warning
Large setup violation  
There is a large setup violation of -8.270 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#818 Warning
Large setup violation  
There is a large setup violation of -8.275 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#819 Warning
Large setup violation  
There is a large setup violation of -8.289 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_120_reg_16533_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#820 Warning
Large setup violation  
There is a large setup violation of -8.315 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#821 Warning
Large setup violation  
There is a large setup violation of -8.331 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#822 Warning
Large setup violation  
There is a large setup violation of -8.380 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[1]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#823 Warning
Large setup violation  
There is a large setup violation of -8.401 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#824 Warning
Large setup violation  
There is a large setup violation of -8.425 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#825 Warning
Large setup violation  
There is a large setup violation of -8.445 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#826 Warning
Large setup violation  
There is a large setup violation of -8.462 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#827 Warning
Large setup violation  
There is a large setup violation of -8.486 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#828 Warning
Large setup violation  
There is a large setup violation of -8.553 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[2]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#829 Warning
Large setup violation  
There is a large setup violation of -8.571 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#830 Warning
Large setup violation  
There is a large setup violation of -8.583 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[3]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#831 Warning
Large setup violation  
There is a large setup violation of -8.603 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#832 Warning
Large setup violation  
There is a large setup violation of -8.614 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#833 Warning
Large setup violation  
There is a large setup violation of -8.618 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#834 Warning
Large setup violation  
There is a large setup violation of -8.620 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#835 Warning
Large setup violation  
There is a large setup violation of -8.634 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#836 Warning
Large setup violation  
There is a large setup violation of -8.646 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#837 Warning
Large setup violation  
There is a large setup violation of -8.648 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#838 Warning
Large setup violation  
There is a large setup violation of -8.649 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[4]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#839 Warning
Large setup violation  
There is a large setup violation of -8.649 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[6]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#840 Warning
Large setup violation  
There is a large setup violation of -8.661 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#841 Warning
Large setup violation  
There is a large setup violation of -8.669 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#842 Warning
Large setup violation  
There is a large setup violation of -8.676 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#843 Warning
Large setup violation  
There is a large setup violation of -8.681 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#844 Warning
Large setup violation  
There is a large setup violation of -8.687 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[7]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#845 Warning
Large setup violation  
There is a large setup violation of -8.702 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[10]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#846 Warning
Large setup violation  
There is a large setup violation of -8.702 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[8]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#847 Warning
Large setup violation  
There is a large setup violation of -8.704 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[5]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#848 Warning
Large setup violation  
There is a large setup violation of -8.728 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#849 Warning
Large setup violation  
There is a large setup violation of -8.728 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#850 Warning
Large setup violation  
There is a large setup violation of -8.739 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#851 Warning
Large setup violation  
There is a large setup violation of -8.740 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[11]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#852 Warning
Large setup violation  
There is a large setup violation of -8.750 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#853 Warning
Large setup violation  
There is a large setup violation of -8.750 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#854 Warning
Large setup violation  
There is a large setup violation of -8.753 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#855 Warning
Large setup violation  
There is a large setup violation of -8.755 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[12]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#856 Warning
Large setup violation  
There is a large setup violation of -8.755 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[14]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#857 Warning
Large setup violation  
There is a large setup violation of -8.757 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[9]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#858 Warning
Large setup violation  
There is a large setup violation of -8.769 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#859 Warning
Large setup violation  
There is a large setup violation of -8.776 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#860 Warning
Large setup violation  
There is a large setup violation of -8.788 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#861 Warning
Large setup violation  
There is a large setup violation of -8.793 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[15]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#862 Warning
Large setup violation  
There is a large setup violation of -8.805 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#863 Warning
Large setup violation  
There is a large setup violation of -8.806 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#864 Warning
Large setup violation  
There is a large setup violation of -8.808 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[16]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#865 Warning
Large setup violation  
There is a large setup violation of -8.810 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_148_reg_19436_reg[13]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#866 Warning
Large setup violation  
There is a large setup violation of -8.813 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#867 Warning
Large setup violation  
There is a large setup violation of -8.817 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#868 Warning
Large setup violation  
There is a large setup violation of -8.822 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#869 Warning
Large setup violation  
There is a large setup violation of -8.838 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#870 Warning
Large setup violation  
There is a large setup violation of -8.838 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#871 Warning
Large setup violation  
There is a large setup violation of -8.844 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#872 Warning
Large setup violation  
There is a large setup violation of -8.849 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#873 Warning
Large setup violation  
There is a large setup violation of -8.849 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#874 Warning
Large setup violation  
There is a large setup violation of -8.856 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#875 Warning
Large setup violation  
There is a large setup violation of -8.856 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#876 Warning
Large setup violation  
There is a large setup violation of -8.870 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#877 Warning
Large setup violation  
There is a large setup violation of -8.870 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#878 Warning
Large setup violation  
There is a large setup violation of -8.876 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#879 Warning
Large setup violation  
There is a large setup violation of -8.880 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#880 Warning
Large setup violation  
There is a large setup violation of -8.880 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#881 Warning
Large setup violation  
There is a large setup violation of -8.887 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#882 Warning
Large setup violation  
There is a large setup violation of -8.893 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#883 Warning
Large setup violation  
There is a large setup violation of -8.900 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#884 Warning
Large setup violation  
There is a large setup violation of -8.904 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_164_reg_19491_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#885 Warning
Large setup violation  
There is a large setup violation of -8.918 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#886 Warning
Large setup violation  
There is a large setup violation of -8.918 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#887 Warning
Large setup violation  
There is a large setup violation of -8.922 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#888 Warning
Large setup violation  
There is a large setup violation of -8.929 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#889 Warning
Large setup violation  
There is a large setup violation of -8.930 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#890 Warning
Large setup violation  
There is a large setup violation of -8.933 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#891 Warning
Large setup violation  
There is a large setup violation of -8.933 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#892 Warning
Large setup violation  
There is a large setup violation of -8.935 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#893 Warning
Large setup violation  
There is a large setup violation of -8.936 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#894 Warning
Large setup violation  
There is a large setup violation of -8.936 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#895 Warning
Large setup violation  
There is a large setup violation of -8.959 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#896 Warning
Large setup violation  
There is a large setup violation of -8.961 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#897 Warning
Large setup violation  
There is a large setup violation of -8.971 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#898 Warning
Large setup violation  
There is a large setup violation of -8.972 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#899 Warning
Large setup violation  
There is a large setup violation of -8.974 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#900 Warning
Large setup violation  
There is a large setup violation of -8.974 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#901 Warning
Large setup violation  
There is a large setup violation of -8.974 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#902 Warning
Large setup violation  
There is a large setup violation of -8.975 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#903 Warning
Large setup violation  
There is a large setup violation of -8.976 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#904 Warning
Large setup violation  
There is a large setup violation of -8.988 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_168_reg_16832_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#905 Warning
Large setup violation  
There is a large setup violation of -8.989 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#906 Warning
Large setup violation  
There is a large setup violation of -8.989 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#907 Warning
Large setup violation  
There is a large setup violation of -8.991 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#908 Warning
Large setup violation  
There is a large setup violation of -9.012 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#909 Warning
Large setup violation  
There is a large setup violation of -9.015 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#910 Warning
Large setup violation  
There is a large setup violation of -9.025 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#911 Warning
Large setup violation  
There is a large setup violation of -9.025 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#912 Warning
Large setup violation  
There is a large setup violation of -9.027 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#913 Warning
Large setup violation  
There is a large setup violation of -9.029 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_108_reg_19299_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#914 Warning
Large setup violation  
There is a large setup violation of -9.029 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#915 Warning
Large setup violation  
There is a large setup violation of -9.044 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_116_reg_19309_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#916 Warning
Large setup violation  
There is a large setup violation of -9.052 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#917 Warning
Large setup violation  
There is a large setup violation of -9.052 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#918 Warning
Large setup violation  
There is a large setup violation of -9.057 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#919 Warning
Large setup violation  
There is a large setup violation of -9.063 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#920 Warning
Large setup violation  
There is a large setup violation of -9.079 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#921 Warning
Large setup violation  
There is a large setup violation of -9.079 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#922 Warning
Large setup violation  
There is a large setup violation of -9.080 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#923 Warning
Large setup violation  
There is a large setup violation of -9.090 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#924 Warning
Large setup violation  
There is a large setup violation of -9.098 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#925 Warning
Large setup violation  
There is a large setup violation of -9.107 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_104_reg_16452_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#926 Warning
Large setup violation  
There is a large setup violation of -9.117 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#927 Warning
Large setup violation  
There is a large setup violation of -9.128 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#928 Warning
Large setup violation  
There is a large setup violation of -9.134 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_128_reg_16599_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#929 Warning
Large setup violation  
There is a large setup violation of -9.164 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#930 Warning
Large setup violation  
There is a large setup violation of -9.181 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[31]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#931 Warning
Large setup violation  
There is a large setup violation of -9.184 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#932 Warning
Large setup violation  
There is a large setup violation of -9.188 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#933 Warning
Large setup violation  
There is a large setup violation of -9.192 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#934 Warning
Large setup violation  
There is a large setup violation of -9.222 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#935 Warning
Large setup violation  
There is a large setup violation of -9.227 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#936 Warning
Large setup violation  
There is a large setup violation of -9.237 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#937 Warning
Large setup violation  
There is a large setup violation of -9.238 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#938 Warning
Large setup violation  
There is a large setup violation of -9.241 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#939 Warning
Large setup violation  
There is a large setup violation of -9.271 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#940 Warning
Large setup violation  
There is a large setup violation of -9.295 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#941 Warning
Large setup violation  
There is a large setup violation of -9.301 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[7]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_176_reg_16847_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#942 Warning
Large setup violation  
There is a large setup violation of -9.337 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#943 Warning
Large setup violation  
There is a large setup violation of -9.365 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#944 Warning
Large setup violation  
There is a large setup violation of -9.383 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#945 Warning
Large setup violation  
There is a large setup violation of -9.429 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#946 Warning
Large setup violation  
There is a large setup violation of -9.504 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[31]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#947 Warning
Large setup violation  
There is a large setup violation of -9.514 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#948 Warning
Large setup violation  
There is a large setup violation of -9.524 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#949 Warning
Large setup violation  
There is a large setup violation of -9.572 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#950 Warning
Large setup violation  
There is a large setup violation of -9.579 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#951 Warning
Large setup violation  
There is a large setup violation of -9.612 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#952 Warning
Large setup violation  
There is a large setup violation of -9.617 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#953 Warning
Large setup violation  
There is a large setup violation of -9.617 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#954 Warning
Large setup violation  
There is a large setup violation of -9.642 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#955 Warning
Large setup violation  
There is a large setup violation of -9.645 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#956 Warning
Large setup violation  
There is a large setup violation of -9.655 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#957 Warning
Large setup violation  
There is a large setup violation of -9.672 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#958 Warning
Large setup violation  
There is a large setup violation of -9.702 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#959 Warning
Large setup violation  
There is a large setup violation of -9.703 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#960 Warning
Large setup violation  
There is a large setup violation of -9.708 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#961 Warning
Large setup violation  
There is a large setup violation of -9.708 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#962 Warning
Large setup violation  
There is a large setup violation of -9.716 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#963 Warning
Large setup violation  
There is a large setup violation of -9.716 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#964 Warning
Large setup violation  
There is a large setup violation of -9.723 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#965 Warning
Large setup violation  
There is a large setup violation of -9.746 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#966 Warning
Large setup violation  
There is a large setup violation of -9.747 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#967 Warning
Large setup violation  
There is a large setup violation of -9.753 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#968 Warning
Large setup violation  
There is a large setup violation of -9.754 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#969 Warning
Large setup violation  
There is a large setup violation of -9.757 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#970 Warning
Large setup violation  
There is a large setup violation of -9.763 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#971 Warning
Large setup violation  
There is a large setup violation of -9.763 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#972 Warning
Large setup violation  
There is a large setup violation of -9.770 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#973 Warning
Large setup violation  
There is a large setup violation of -9.770 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#974 Warning
Large setup violation  
There is a large setup violation of -9.771 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#975 Warning
Large setup violation  
There is a large setup violation of -9.773 ns between bd_0_i/hls_inst/inst/filter_load_3_reg_209_reg[31]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_10_reg_15900_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#976 Warning
Large setup violation  
There is a large setup violation of -9.786 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[17]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#977 Warning
Large setup violation  
There is a large setup violation of -9.798 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#978 Warning
Large setup violation  
There is a large setup violation of -9.798 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#979 Warning
Large setup violation  
There is a large setup violation of -9.808 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#980 Warning
Large setup violation  
There is a large setup violation of -9.822 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#981 Warning
Large setup violation  
There is a large setup violation of -9.823 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#982 Warning
Large setup violation  
There is a large setup violation of -9.825 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_177_reg_16898_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#983 Warning
Large setup violation  
There is a large setup violation of -9.827 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#984 Warning
Large setup violation  
There is a large setup violation of -9.836 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#985 Warning
Large setup violation  
There is a large setup violation of -9.838 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[22]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#986 Warning
Large setup violation  
There is a large setup violation of -9.851 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#987 Warning
Large setup violation  
There is a large setup violation of -9.853 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[5]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_172_reg_19537_reg[29]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#988 Warning
Large setup violation  
There is a large setup violation of -9.868 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[23]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#989 Warning
Large setup violation  
There is a large setup violation of -9.879 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[21]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#990 Warning
Large setup violation  
There is a large setup violation of -9.881 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[27]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#991 Warning
Large setup violation  
There is a large setup violation of -9.882 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[25]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#992 Warning
Large setup violation  
There is a large setup violation of -9.934 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#993 Warning
Large setup violation  
There is a large setup violation of -9.947 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[28]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#994 Warning
Large setup violation  
There is a large setup violation of -9.947 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[30]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#995 Warning
Large setup violation  
There is a large setup violation of -9.960 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_156_reg_19481_reg[18]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#996 Warning
Large setup violation  
There is a large setup violation of -9.982 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[24]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#997 Warning
Large setup violation  
There is a large setup violation of -9.985 ns between bd_0_i/hls_inst/inst/filter_load_reg_174_reg[13]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_112_reg_16467_reg[31]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#998 Warning
Large setup violation  
There is a large setup violation of -9.986 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_132_reg_19370_reg[26]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#999 Warning
Large setup violation  
There is a large setup violation of -9.992 ns between bd_0_i/hls_inst/inst/filter_load_2_reg_194_reg[4]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_113_reg_16518_reg[19]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#1000 Warning
Large setup violation  
There is a large setup violation of -9.997 ns between bd_0_i/hls_inst/inst/filter_load_5_reg_229_reg[12]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/add_ln13_180_reg_19547_reg[20]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ap_ctrl_start relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ap_rst relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on filter_q0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on filter_q0[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on filter_q0[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on filter_q0[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on filter_q0[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on filter_q0[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on filter_q0[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on filter_q0[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on filter_q0[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on filter_q0[18] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on filter_q0[19] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on filter_q0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on filter_q0[20] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on filter_q0[21] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on filter_q0[22] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on filter_q0[23] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on filter_q0[24] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on filter_q0[25] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on filter_q0[26] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on filter_q0[27] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on filter_q0[28] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on filter_q0[29] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on filter_q0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on filter_q0[30] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on filter_q0[31] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on filter_q0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on filter_q0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on filter_q0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on filter_q0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on filter_q0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on filter_q0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on filter_q0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on filter_q1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on filter_q1[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on filter_q1[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on filter_q1[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on filter_q1[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on filter_q1[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on filter_q1[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on filter_q1[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on filter_q1[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on filter_q1[18] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on filter_q1[19] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on filter_q1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on filter_q1[20] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on filter_q1[21] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on filter_q1[22] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on filter_q1[23] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on filter_q1[24] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on filter_q1[25] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on filter_q1[26] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on filter_q1[27] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on filter_q1[28] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on filter_q1[29] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on filter_q1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on filter_q1[30] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on filter_q1[31] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on filter_q1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on filter_q1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on filter_q1[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on filter_q1[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on filter_q1[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on filter_q1[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on filter_q1[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[18] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[19] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[20] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[21] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[22] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[23] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[24] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[25] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[26] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[27] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[28] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[29] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[30] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[31] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[32] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[33] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[34] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[35] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[36] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[37] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[38] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[39] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[40] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[41] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#103 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[42] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#104 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[43] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#105 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[44] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#106 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[45] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#107 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[46] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#108 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[47] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#109 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[48] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#110 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[49] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#111 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#112 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[50] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#113 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[51] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#114 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[52] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#115 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[53] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#116 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[54] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#117 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[55] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#118 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[56] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#119 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[57] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#120 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[58] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#121 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[59] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#122 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#123 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[60] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#124 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[61] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#125 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[62] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#126 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[63] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#127 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#128 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#129 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#130 Warning
Missing input or output delay  
An input delay is missing on orig_0_q0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#131 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#132 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#133 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#134 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#135 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#136 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#137 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#138 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#139 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#140 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[18] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#141 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[19] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#142 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#143 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[20] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#144 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[21] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#145 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[22] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#146 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[23] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#147 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[24] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#148 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[25] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#149 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[26] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#150 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[27] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#151 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[28] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#152 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[29] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#153 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#154 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[30] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#155 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[31] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#156 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[32] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#157 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[33] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#158 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[34] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#159 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[35] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#160 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[36] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#161 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[37] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#162 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[38] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#163 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[39] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#164 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#165 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[40] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#166 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[41] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#167 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[42] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#168 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[43] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#169 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[44] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#170 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[45] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#171 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[46] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#172 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[47] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#173 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[48] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#174 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[49] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#175 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#176 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[50] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#177 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[51] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#178 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[52] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#179 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[53] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#180 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[54] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#181 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[55] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#182 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[56] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#183 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[57] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#184 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[58] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#185 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[59] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#186 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#187 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[60] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#188 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[61] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#189 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[62] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#190 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[63] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#191 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#192 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#193 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#194 Warning
Missing input or output delay  
An input delay is missing on orig_0_q1[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#195 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#196 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#197 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#198 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#199 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#200 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#201 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#202 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#203 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#204 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[18] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#205 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[19] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#206 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#207 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[20] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#208 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[21] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#209 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[22] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#210 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[23] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#211 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[24] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#212 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[25] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#213 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[26] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#214 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[27] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#215 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[28] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#216 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[29] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#217 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#218 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[30] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#219 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[31] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#220 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[32] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#221 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[33] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#222 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[34] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#223 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[35] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#224 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[36] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#225 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[37] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#226 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[38] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#227 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[39] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#228 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#229 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[40] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#230 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[41] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#231 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[42] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#232 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[43] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#233 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[44] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#234 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[45] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#235 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[46] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#236 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[47] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#237 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[48] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#238 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[49] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#239 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#240 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[50] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#241 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[51] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#242 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[52] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#243 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[53] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#244 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[54] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#245 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[55] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#246 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[56] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#247 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[57] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#248 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[58] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#249 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[59] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#250 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#251 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[60] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#252 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[61] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#253 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[62] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#254 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[63] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#255 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#256 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#257 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#258 Warning
Missing input or output delay  
An input delay is missing on orig_1_q0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#259 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#260 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#261 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#262 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#263 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#264 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#265 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#266 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#267 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#268 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[18] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#269 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[19] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#270 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#271 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[20] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#272 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[21] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#273 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[22] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#274 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[23] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#275 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[24] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#276 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[25] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#277 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[26] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#278 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[27] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#279 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[28] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#280 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[29] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#281 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#282 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[30] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#283 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[31] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#284 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[32] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#285 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[33] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#286 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[34] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#287 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[35] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#288 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[36] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#289 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[37] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#290 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[38] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#291 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[39] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#292 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#293 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[40] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#294 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[41] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#295 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[42] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#296 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[43] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#297 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[44] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#298 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[45] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#299 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[46] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#300 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[47] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#301 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[48] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#302 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[49] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#303 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#304 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[50] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#305 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[51] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#306 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[52] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#307 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[53] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#308 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[54] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#309 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[55] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#310 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[56] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#311 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[57] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#312 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[58] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#313 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[59] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#314 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#315 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[60] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#316 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[61] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#317 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[62] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#318 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[63] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#319 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#320 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#321 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#322 Warning
Missing input or output delay  
An input delay is missing on orig_1_q1[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#323 Warning
Missing input or output delay  
An output delay is missing on ap_ctrl_done relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#324 Warning
Missing input or output delay  
An output delay is missing on ap_ctrl_idle relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#325 Warning
Missing input or output delay  
An output delay is missing on ap_ctrl_ready relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#326 Warning
Missing input or output delay  
An output delay is missing on filter_address0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#327 Warning
Missing input or output delay  
An output delay is missing on filter_address0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#328 Warning
Missing input or output delay  
An output delay is missing on filter_address0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#329 Warning
Missing input or output delay  
An output delay is missing on filter_address0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#330 Warning
Missing input or output delay  
An output delay is missing on filter_address1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#331 Warning
Missing input or output delay  
An output delay is missing on filter_address1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#332 Warning
Missing input or output delay  
An output delay is missing on filter_address1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#333 Warning
Missing input or output delay  
An output delay is missing on filter_address1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#334 Warning
Missing input or output delay  
An output delay is missing on filter_ce0 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#335 Warning
Missing input or output delay  
An output delay is missing on filter_ce1 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#336 Warning
Missing input or output delay  
An output delay is missing on orig_0_address0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#337 Warning
Missing input or output delay  
An output delay is missing on orig_0_address0[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#338 Warning
Missing input or output delay  
An output delay is missing on orig_0_address0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#339 Warning
Missing input or output delay  
An output delay is missing on orig_0_address0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#340 Warning
Missing input or output delay  
An output delay is missing on orig_0_address0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#341 Warning
Missing input or output delay  
An output delay is missing on orig_0_address0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#342 Warning
Missing input or output delay  
An output delay is missing on orig_0_address0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#343 Warning
Missing input or output delay  
An output delay is missing on orig_0_address0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#344 Warning
Missing input or output delay  
An output delay is missing on orig_0_address0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#345 Warning
Missing input or output delay  
An output delay is missing on orig_0_address0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#346 Warning
Missing input or output delay  
An output delay is missing on orig_0_address0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#347 Warning
Missing input or output delay  
An output delay is missing on orig_0_address1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#348 Warning
Missing input or output delay  
An output delay is missing on orig_0_address1[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#349 Warning
Missing input or output delay  
An output delay is missing on orig_0_address1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#350 Warning
Missing input or output delay  
An output delay is missing on orig_0_address1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#351 Warning
Missing input or output delay  
An output delay is missing on orig_0_address1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#352 Warning
Missing input or output delay  
An output delay is missing on orig_0_address1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#353 Warning
Missing input or output delay  
An output delay is missing on orig_0_address1[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#354 Warning
Missing input or output delay  
An output delay is missing on orig_0_address1[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#355 Warning
Missing input or output delay  
An output delay is missing on orig_0_address1[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#356 Warning
Missing input or output delay  
An output delay is missing on orig_0_address1[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#357 Warning
Missing input or output delay  
An output delay is missing on orig_0_address1[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#358 Warning
Missing input or output delay  
An output delay is missing on orig_0_ce0 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#359 Warning
Missing input or output delay  
An output delay is missing on orig_0_ce1 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#360 Warning
Missing input or output delay  
An output delay is missing on orig_1_address0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#361 Warning
Missing input or output delay  
An output delay is missing on orig_1_address0[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#362 Warning
Missing input or output delay  
An output delay is missing on orig_1_address0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#363 Warning
Missing input or output delay  
An output delay is missing on orig_1_address0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#364 Warning
Missing input or output delay  
An output delay is missing on orig_1_address0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#365 Warning
Missing input or output delay  
An output delay is missing on orig_1_address0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#366 Warning
Missing input or output delay  
An output delay is missing on orig_1_address0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#367 Warning
Missing input or output delay  
An output delay is missing on orig_1_address0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#368 Warning
Missing input or output delay  
An output delay is missing on orig_1_address0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#369 Warning
Missing input or output delay  
An output delay is missing on orig_1_address0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#370 Warning
Missing input or output delay  
An output delay is missing on orig_1_address0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#371 Warning
Missing input or output delay  
An output delay is missing on orig_1_address1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#372 Warning
Missing input or output delay  
An output delay is missing on orig_1_address1[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#373 Warning
Missing input or output delay  
An output delay is missing on orig_1_address1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#374 Warning
Missing input or output delay  
An output delay is missing on orig_1_address1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#375 Warning
Missing input or output delay  
An output delay is missing on orig_1_address1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#376 Warning
Missing input or output delay  
An output delay is missing on orig_1_address1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#377 Warning
Missing input or output delay  
An output delay is missing on orig_1_address1[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#378 Warning
Missing input or output delay  
An output delay is missing on orig_1_address1[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#379 Warning
Missing input or output delay  
An output delay is missing on orig_1_address1[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#380 Warning
Missing input or output delay  
An output delay is missing on orig_1_address1[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#381 Warning
Missing input or output delay  
An output delay is missing on orig_1_address1[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#382 Warning
Missing input or output delay  
An output delay is missing on orig_1_ce0 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#383 Warning
Missing input or output delay  
An output delay is missing on orig_1_ce1 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#384 Warning
Missing input or output delay  
An output delay is missing on sol_0_address0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#385 Warning
Missing input or output delay  
An output delay is missing on sol_0_address0[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#386 Warning
Missing input or output delay  
An output delay is missing on sol_0_address0[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#387 Warning
Missing input or output delay  
An output delay is missing on sol_0_address0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#388 Warning
Missing input or output delay  
An output delay is missing on sol_0_address0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#389 Warning
Missing input or output delay  
An output delay is missing on sol_0_address0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#390 Warning
Missing input or output delay  
An output delay is missing on sol_0_address0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#391 Warning
Missing input or output delay  
An output delay is missing on sol_0_address0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#392 Warning
Missing input or output delay  
An output delay is missing on sol_0_address0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#393 Warning
Missing input or output delay  
An output delay is missing on sol_0_address0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#394 Warning
Missing input or output delay  
An output delay is missing on sol_0_address0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#395 Warning
Missing input or output delay  
An output delay is missing on sol_0_address0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#396 Warning
Missing input or output delay  
An output delay is missing on sol_0_ce0 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#397 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#398 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#399 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#400 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#401 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#402 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#403 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#404 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#405 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#406 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[18] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#407 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[19] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#408 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#409 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[20] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#410 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[21] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#411 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[22] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#412 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[23] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#413 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[24] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#414 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[25] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#415 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[26] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#416 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[27] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#417 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[28] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#418 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[29] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#419 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#420 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[30] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#421 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[31] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#422 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#423 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#424 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#425 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#426 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#427 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#428 Warning
Missing input or output delay  
An output delay is missing on sol_0_d0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#429 Warning
Missing input or output delay  
An output delay is missing on sol_0_we0 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#430 Warning
Missing input or output delay  
An output delay is missing on sol_1_address0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#431 Warning
Missing input or output delay  
An output delay is missing on sol_1_address0[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#432 Warning
Missing input or output delay  
An output delay is missing on sol_1_address0[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#433 Warning
Missing input or output delay  
An output delay is missing on sol_1_address0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#434 Warning
Missing input or output delay  
An output delay is missing on sol_1_address0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#435 Warning
Missing input or output delay  
An output delay is missing on sol_1_address0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#436 Warning
Missing input or output delay  
An output delay is missing on sol_1_address0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#437 Warning
Missing input or output delay  
An output delay is missing on sol_1_address0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#438 Warning
Missing input or output delay  
An output delay is missing on sol_1_address0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#439 Warning
Missing input or output delay  
An output delay is missing on sol_1_address0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#440 Warning
Missing input or output delay  
An output delay is missing on sol_1_address0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#441 Warning
Missing input or output delay  
An output delay is missing on sol_1_address0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#442 Warning
Missing input or output delay  
An output delay is missing on sol_1_ce0 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#443 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#444 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#445 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#446 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#447 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#448 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#449 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#450 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#451 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#452 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[18] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#453 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[19] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#454 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#455 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[20] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#456 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[21] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#457 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[22] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#458 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[23] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#459 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[24] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#460 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[25] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#461 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[26] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#462 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[27] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#463 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[28] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#464 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[29] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#465 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#466 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[30] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#467 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[31] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#468 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#469 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#470 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#471 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#472 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#473 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#474 Warning
Missing input or output delay  
An output delay is missing on sol_1_d0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#475 Warning
Missing input or output delay  
An output delay is missing on sol_1_we0 relative to clock(s) ap_clk
Related violations: <none>


