{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616316798473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616316798474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 21 02:53:18 2021 " "Processing started: Sun Mar 21 02:53:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616316798474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616316798474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sequential_Multiplier -c Sequential_Multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sequential_Multiplier -c Sequential_Multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616316798474 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616316799172 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1616316799172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file source/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Source/Counter.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616316811731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616316811731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sequential_multiplier_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sequential_multiplier_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sequential_Multiplier_tb " "Found entity 1: Sequential_Multiplier_tb" {  } { { "Source/Sequential_Multiplier_tb.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Sequential_Multiplier_tb.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616316811734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616316811734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/not_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file source/not_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 Not_Gate " "Found entity 1: Not_Gate" {  } { { "Source/Not_Gate.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Not_Gate.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616316811736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616316811736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/and_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file source/and_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 And_Gate " "Found entity 1: And_Gate" {  } { { "Source/And_Gate.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/And_Gate.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616316811738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616316811738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux_two_to_one.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux_two_to_one.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_Two_To_One " "Found entity 1: Mux_Two_To_One" {  } { { "Source/Mux_Two_To_One.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Mux_Two_To_One.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616316811741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616316811741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/register_with_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file source/register_with_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_With_Enable " "Found entity 1: Register_With_Enable" {  } { { "Source/Register_With_Enable.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Register_With_Enable.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616316811743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616316811743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/demux.v 1 1 " "Found 1 design units, including 1 entities, in source file source/demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux " "Found entity 1: Demux" {  } { { "Source/Demux.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Demux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616316811745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616316811745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/shift_register_rigth.v 1 1 " "Found 1 design units, including 1 entities, in source file source/shift_register_rigth.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register_rigth " "Found entity 1: Shift_Register_rigth" {  } { { "Source/Shift_Register_rigth.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Shift_Register_rigth.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616316811748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616316811748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/shift_register_left.v 1 1 " "Found 1 design units, including 1 entities, in source file source/shift_register_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register_left " "Found entity 1: Shift_Register_left" {  } { { "Source/Shift_Register_left.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Shift_Register_left.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616316811750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616316811750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sequential_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sequential_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sequential_Multiplier " "Found entity 1: Sequential_Multiplier" {  } { { "Source/Sequential_Multiplier.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Sequential_Multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616316811752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616316811752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/register_with_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file source/register_with_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_With_Reset " "Found entity 1: Register_With_Reset" {  } { { "Source/Register_With_Reset.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Register_With_Reset.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616316811755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616316811755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/or_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file source/or_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or_Gate " "Found entity 1: Or_Gate" {  } { { "Source/Or_Gate.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Or_Gate.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616316811757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616316811757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/one_shot.v 1 1 " "Found 1 design units, including 1 entities, in source file source/one_shot.v" { { "Info" "ISGN_ENTITY_NAME" "1 One_Shot " "Found entity 1: One_Shot" {  } { { "Source/One_Shot.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/One_Shot.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616316811760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616316811760 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Load_1 LOAD_1 Control.v(20) " "Verilog HDL Declaration information at Control.v(20): object \"Load_1\" differs only in case from object \"LOAD_1\" in the same scope" {  } { { "Source/Control.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Control.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616316811764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Load_2 LOAD_2 Control.v(21) " "Verilog HDL Declaration information at Control.v(21): object \"Load_2\" differs only in case from object \"LOAD_2\" in the same scope" {  } { { "Source/Control.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Control.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616316811764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/control.v 1 1 " "Found 1 design units, including 1 entities, in source file source/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Source/Control.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616316811765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616316811765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file source/add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_Sub " "Found entity 1: Add_Sub" {  } { { "Source/Add_Sub.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Add_Sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616316811767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616316811767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sequential_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sequential_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sequential_Divider " "Found entity 1: Sequential_Divider" {  } { { "Source/Sequential_Divider.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Sequential_Divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616316811770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616316811770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sequential_divider_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sequential_divider_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sequential_Divider_tb " "Found entity 1: Sequential_Divider_tb" {  } { { "Source/Sequential_Divider_tb.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Sequential_Divider_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616316811772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616316811772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file source/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Source/Comparator.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616316811775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616316811775 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sequential_Multiplier " "Elaborating entity \"Sequential_Multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616316811832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:Control_1 " "Elaborating entity \"Control\" for hierarchy \"Control:Control_1\"" {  } { { "Source/Sequential_Multiplier.v" "Control_1" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Sequential_Multiplier.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616316811882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "One_Shot One_Shot:One_Shot_Data " "Elaborating entity \"One_Shot\" for hierarchy \"One_Shot:One_Shot_Data\"" {  } { { "Source/Sequential_Multiplier.v" "One_Shot_Data" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Sequential_Multiplier.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616316811888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demux Demux:Demux_Data " "Elaborating entity \"Demux\" for hierarchy \"Demux:Demux_Data\"" {  } { { "Source/Sequential_Multiplier.v" "Demux_Data" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Sequential_Multiplier.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616316811891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_With_Enable Register_With_Enable:Register_check_neg_1 " "Elaborating entity \"Register_With_Enable\" for hierarchy \"Register_With_Enable:Register_check_neg_1\"" {  } { { "Source/Sequential_Multiplier.v" "Register_check_neg_1" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Sequential_Multiplier.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616316811894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Register_left Shift_Register_left:Shift_left " "Elaborating entity \"Shift_Register_left\" for hierarchy \"Shift_Register_left:Shift_left\"" {  } { { "Source/Sequential_Multiplier.v" "Shift_left" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Sequential_Multiplier.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616316811897 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Shift_Register_left.v(36) " "Verilog HDL Case Statement information at Shift_Register_left.v(36): all case item expressions in this case statement are onehot" {  } { { "Source/Shift_Register_left.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Shift_Register_left.v" 36 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1616316811899 "|Sequential_Multiplier|Shift_Register_left:Shift_left"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Register_rigth Shift_Register_rigth:Shift_right " "Elaborating entity \"Shift_Register_rigth\" for hierarchy \"Shift_Register_rigth:Shift_right\"" {  } { { "Source/Sequential_Multiplier.v" "Shift_right" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Sequential_Multiplier.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616316811901 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Shift_Register_rigth.v(36) " "Verilog HDL Case Statement information at Shift_Register_rigth.v(36): all case item expressions in this case statement are onehot" {  } { { "Source/Shift_Register_rigth.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Shift_Register_rigth.v" 36 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1616316811902 "|Sequential_Multiplier|Shift_Register_rigth:Shift_right"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_Two_To_One Mux_Two_To_One:Mux_Data_or_0 " "Elaborating entity \"Mux_Two_To_One\" for hierarchy \"Mux_Two_To_One:Mux_Data_or_0\"" {  } { { "Source/Sequential_Multiplier.v" "Mux_Data_or_0" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Sequential_Multiplier.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616316811904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_Sub Add_Sub:Add_Sub_1 " "Elaborating entity \"Add_Sub\" for hierarchy \"Add_Sub:Add_Sub_1\"" {  } { { "Source/Sequential_Multiplier.v" "Add_Sub_1" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Sequential_Multiplier.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616316811907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_With_Enable Register_With_Enable:Register_compensador " "Elaborating entity \"Register_With_Enable\" for hierarchy \"Register_With_Enable:Register_compensador\"" {  } { { "Source/Sequential_Multiplier.v" "Register_compensador" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Sequential_Multiplier.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616316811911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_Two_To_One Mux_Two_To_One:Mux_compensador " "Elaborating entity \"Mux_Two_To_One\" for hierarchy \"Mux_Two_To_One:Mux_compensador\"" {  } { { "Source/Sequential_Multiplier.v" "Mux_compensador" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Sequential_Multiplier.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616316811914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_With_Reset Register_With_Reset:Register_Rst " "Elaborating entity \"Register_With_Reset\" for hierarchy \"Register_With_Reset:Register_Rst\"" {  } { { "Source/Sequential_Multiplier.v" "Register_Rst" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Sequential_Multiplier.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616316811925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or_Gate Or_Gate:Or " "Elaborating entity \"Or_Gate\" for hierarchy \"Or_Gate:Or\"" {  } { { "Source/Sequential_Multiplier.v" "Or" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Sequential_Multiplier.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616316811930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_With_Enable Register_With_Enable:Register_Result " "Elaborating entity \"Register_With_Enable\" for hierarchy \"Register_With_Enable:Register_Result\"" {  } { { "Source/Sequential_Multiplier.v" "Register_Result" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Sequential_Multiplier.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616316811932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:counter_1 " "Elaborating entity \"Counter\" for hierarchy \"Counter:counter_1\"" {  } { { "Source/Sequential_Multiplier.v" "counter_1" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Sequential_Multiplier.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616316811934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Comparator:Comparator_1 " "Elaborating entity \"Comparator\" for hierarchy \"Comparator:Comparator_1\"" {  } { { "Source/Sequential_Multiplier.v" "Comparator_1" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Sequential_Multiplier.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616316811936 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1616316812700 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616316813122 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616316813558 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus_programs/Digital_II/Tarea_3/output_files/Sequential_Multiplier.map.smsg " "Generated suppressed messages file D:/Quartus_programs/Digital_II/Tarea_3/output_files/Sequential_Multiplier.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616316813609 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616316813792 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616316813792 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "242 " "Implemented 242 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616316813868 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616316813868 ""} { "Info" "ICUT_CUT_TM_LCELLS" "208 " "Implemented 208 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616316813868 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616316813868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616316813886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 21 02:53:33 2021 " "Processing ended: Sun Mar 21 02:53:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616316813886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616316813886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616316813886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616316813886 ""}
