Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3_AR71948 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 21 19:12:04 2020
| Host         : Wei-Berkeley running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file base_mb_wrapper_control_sets_placed.rpt
| Design       : base_mb_wrapper
| Device       : xc7k160t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  2048 |
| Unused register locations in slices containing registers |  6186 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |          332 |
|      2 |           74 |
|      3 |           37 |
|      4 |          139 |
|      5 |           60 |
|      6 |           55 |
|      7 |           34 |
|      8 |          202 |
|      9 |           32 |
|     10 |           71 |
|     11 |           28 |
|     12 |           23 |
|     13 |           25 |
|     14 |           18 |
|     15 |           22 |
|    16+ |          896 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7415 |         2146 |
| No           | No                    | Yes                    |            1264 |          546 |
| No           | Yes                   | No                     |            7501 |         2304 |
| Yes          | No                    | No                     |            3760 |         1157 |
| Yes          | No                    | Yes                    |            1872 |          694 |
| Yes          | Yes                   | No                     |           15722 |         4455 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                               Clock Signal                                                               |                                                                                                                         Enable Signal                                                                                                                        |                                                                                                                    Set/Reset Signal                                                                                                                    | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[42]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[31]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[32]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[33]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[34]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[35]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[36]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[37]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[38]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[39]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[40]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[41]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[30]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[43]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[44]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[45]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[46]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[47]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[48]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[49]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[50]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[51]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[52]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[53]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[18]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[9]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[7]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[8]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[10]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[11]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[12]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[13]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[14]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[15]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[16]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[17]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[54]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[19]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[20]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[21]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[22]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[23]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[24]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[25]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[26]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[27]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[28]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[29]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[25]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[14]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[15]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[16]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[17]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[18]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[19]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[20]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[21]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[22]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[23]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[24]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[13]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[26]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[27]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[28]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[29]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[30]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[31]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[32]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[33]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[34]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[35]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[36]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[2]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[55]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[56]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[57]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[58]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[59]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[60]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[61]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[62]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[63]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[0]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[1]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[6]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[3]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[4]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[5]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[6]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[9]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[7]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[8]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[10]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[11]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[12]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[14]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[6]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[9]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_0/inst/clk_out250_2                                                                                                   |                                                                                                                                                                                                                                                              | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/pulseheight_trigger_raw                                                                                                                                                                           |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[7]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[8]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[10]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_0/inst/clk_out250_0                                                                                                   |                                                                                                                                                                                                                                                              | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/pulseheight_trigger_raw                                                                                                                                                                           |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[11]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[12]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[13]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_0/inst/clk_out250_1                                                                                                   |                                                                                                                                                                                                                                                              | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/pulseheight_trigger_raw                                                                                                                                                                           |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[5]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[15]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_0/inst/clk_62m5                                                                                                       |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[16]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[17]                                                                                                                                                                                                                                 |                1 |              1 |
| ~base_mb_i/GPIO/U0/gpio_core_1/gpio_io_o[13]                                                                                             |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[18]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[19]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[20]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[21]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[22]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[23]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                           |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                   |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                   |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4                                                                                                                                            |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/p_0_in                                                                                                                                                   |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                          | base_mb_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                               |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/flash_control_0/inst/p_0_in                                                                                                                                                                                                                        | base_mb_i/flash_control_0/inst/flash_dac_reg1                                                                                                                                                                                                          |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/stim_gen_0/inst/dac_reg_i_2_n_0                                                                                                                                                                                                                    | base_mb_i/stim_gen_0/inst/p_1_in                                                                                                                                                                                                                       |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/Using_FPGA.Native_0                                                                                                                      |                                                                                                                                                                                                                                                        |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/Using_FPGA.Native_0                                                                                                                      | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M0_Exception_From_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/of_read_imm_reg_raw0                                                                                                          |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[24]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                           |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                           |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/pulseheight_trigger_raw                                                                                                                                                                           |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[0]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[1]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[2]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_10                                                                                                         |                                                                                                                                                                                                                                                              | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/R                                                            |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[3]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[4]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_0/inst/clk_out250_3                                                                                                   |                                                                                                                                                                                                                                                              | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/pulseheight_trigger_raw                                                                                                                                                                           |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[58]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[47]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[48]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[49]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[50]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[51]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[52]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[53]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[54]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[55]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[56]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[57]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[46]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[59]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[60]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[61]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[62]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[63]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[0]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[1]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[2]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[3]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[4]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig1_0_IBUF[5]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/CAPTURE_i_1_n_0                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_out                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[25]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[26]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[27]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[28]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[29]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[30]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[31]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[32]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[33]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[34]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[35]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/CAPTURE_i_1_n_0                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_out                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[36]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[37]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[38]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[39]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[40]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[41]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[42]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[43]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[44]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig0_0_IBUF[45]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[55]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[46]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[47]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[48]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[49]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[50]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[51]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[52]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[53]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[54]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[45]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[56]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[57]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/sync_stats_reset/async_rst4                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4                                                                                                                                                       |                1 |              1 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4                                                                                                                                                       |                1 |              1 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_i_1__1_n_0                                                                                                                                                 |                1 |              1 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_i_1__0_n_0                                                                                                                                                   |                1 |              1 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_i_1__2_n_0                                                                                                                                                   |                1 |              1 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_i_1__3_n_0                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[37]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[28]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[29]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[30]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[31]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[32]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[33]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[34]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[35]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[36]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[58]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[38]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[39]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/RESET_INT                                                                                                                                              |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[40]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[41]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[42]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[43]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[44]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                                 |                1 |              1 |
| ~base_mb_i/mdm_1/U0/Dbg_Update_0                                                                                                         |                                                                                                                                                                                                                                                              | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                    |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                |                1 |              1 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_1                       |                                                                                                                                                                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/U_Reset_Timestamper/pulse_ref_d2_i_2_n_0                                                                                         |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                          |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/p_0_in                                                                                                                                                   |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4                                                                                                                                            |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                          |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/maroc_dc_0/inst/USR_LOGIC/ED_ET3/all_PH_trigs                                                                                                                                                                                                |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                   |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                          |                1 |              1 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/clk_125m_gtx_buf                                            |                                                                                                                                                                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/AR[0]                                                                                                                              |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                   |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                          |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/R                                                                                                                           |                1 |              1 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter[13]_i_2_n_0                                                                                  |                                                                                                                                                                                                                                                        |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                            |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                            |                1 |              1 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/async_rst4                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[59]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/async_rst4                                                                                                            |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[60]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/async_rst4                                                                                                              |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[61]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/async_rst4                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[62]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[63]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[38]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                                            | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                             | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                                                                                                |                1 |              1 |
|  clk_20m_vcxo_i_0_IBUF_BUFG                                                                                                              |                                                                                                                                                                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/master_rstn_i_2_n_0                                                                                                                                                       |                1 |              1 |
| ~base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                                            | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                             | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                                      |                1 |              1 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/gen_sregs[21].U_SRLx/cyc_int0_out                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                1 |              1 |
|  base_mb_i/mdm_1/U0/Dbg_Update_0                                                                                                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                             | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                            |                1 |              1 |
|  base_mb_i/mdm_1/U0/Dbg_Update_0                                                                                                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                             | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0                                                                                                             |                1 |              1 |
|  base_mb_i/mdm_1/U0/Dbg_Update_0                                                                                                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                             | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                            |                1 |              1 |
|  base_mb_i/mdm_1/U0/Dbg_Update_0                                                                                                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                             | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                            |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[3]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[61]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[62]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/RESET_INT                                                                                                                                                              |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[42]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[41]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[63]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[0]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[1]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[2]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[43]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[4]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[5]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[6]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[9]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[7]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[8]                                                                                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[10]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[12]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[50]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[53]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[54]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[55]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[56]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[52]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[57]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[58]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[51]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[11]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[59]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[49]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[48]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[47]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[46]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[45]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[60]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[44]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/async_rst4                                                                                                                  |                1 |              1 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_i_1__2_n_0                                                                                                                                                   |                1 |              1 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_i_1__3_n_0                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[17]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[18]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/async_rst4                                                                                                            |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[19]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/async_rst4                                                                                                              |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[20]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/async_rst4                                                                                                                  |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[39]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[21]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[22]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[23]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[27]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[24]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[25]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[26]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_i_1__0_n_0                                                                                                                                                   |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[40]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[14]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig2_0_IBUF[37]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[15]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[16]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/sync_stats_reset/async_rst4                                                                                                                                                                  |                1 |              1 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4                                                                                                                                                       |                1 |              1 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4                                                                                                                                                       |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | maroc_trig3_0_IBUF[13]                                                                                                                                                                                                                                 |                1 |              1 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_i_1__1_n_0                                                                                                                                                 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__22_n_0                                                                                                                             |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                              |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__12_n_0                                                                                                                             |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__15_n_0                                                                                                                             |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                       |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__16_n_0                                                                                                                             |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                       |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__10_n_0                                                                                                                             |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                        |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__22_n_0                                                                                                                             |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__8_n_0                                                                                                                              |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__20_n_0                                                                                                                             |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__11_n_0                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                       |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__18_n_0                                                                                                                             |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__12_n_0                                                                                                                             |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__16_n_0                                                                                                                             |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__23_n_0                                                                                                                             |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__19_n_0                                                                                                                             |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__17_n_0                                                                                                                                |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__9_n_0                                                                                                                                 |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__7_n_0                                                                                                                                 |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__15_n_0                                                                                                                             |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__3_n_0                                                                                                                                 |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__20_n_0                                                                                                                             |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__8_n_0                                                                                                                              |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__18_n_0                                                                                                                             |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__11_n_0                                                                                                                             |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__4_n_0                                                                                                                                 |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__13_n_0                                                                                                                                |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__23_n_0                                                                                                                             |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__6_n_0                                                                                                                                 |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__21_n_0                                                                                                                                |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__21_n_0                                                                                                                                |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__7_n_0                                                                                                                                 |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__17_n_0                                                                                                                                |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__6_n_0                                                                                                                                 |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__3_n_0                                                                                                                                 |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__13_n_0                                                                                                                                |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__14_n_0                                                                                                                             |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__4_n_0                                                                                                                                 |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__9_n_0                                                                                                                                 |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                         |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__19_n_0                                                                                                                             |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/ETH_CORE_CTRL_1/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                              |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                       |                1 |              2 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_0                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_Bitslide/cur_slide[4]_i_2_n_0                                                                                                                          |                                                                                                                                                                                                                                                        |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                 |                1 |              2 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst1_i_1__1_n_0                                                                                                                                                  |                1 |              2 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst4                                                                                                                                                    |                1 |              2 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                               |                1 |              2 |
|  base_mb_i/mdm_1/U0/Dbg_Update_0                                                                                                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                             | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                    |                1 |              2 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                               |                1 |              2 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int                                                                                                                                                   | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_out                                                                                                                                                                                 |                1 |              2 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/IFG_COUNT[5]_i_2_n_0                                                                                                                                                                  | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/IFG_COUNT[5]_i_1_n_0                                                                                                                                                            |                1 |              2 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/IFG_COUNT[5]_i_2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                       |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__14_n_0                                                                                                                             |                1 |              2 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/p_3_out                                                                                                                            |                1 |              2 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst1_i_1__1_n_0                                                                                                                                                  |                1 |              2 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst4                                                                                                                                                    |                1 |              2 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                               |                1 |              2 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                               |                1 |              2 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int                                                                                                                                                   | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_out                                                                                                                                                                                 |                1 |              2 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/IFG_COUNT[5]_i_2_n_0                                                                                                                                                                  | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/IFG_COUNT[5]_i_1_n_0                                                                                                                                                            |                2 |              2 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/IFG_COUNT[5]_i_2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                1 |              2 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/p_3_out                                                                                                                                            |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__10_n_0                                                                                                                             |                1 |              2 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_dac_arb/U_DAC/sendingData                                                                                                                                                                      | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_dac_arb/U_DAC/divider[0]_i_1_n_0                                                                                                                                                         |                1 |              2 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_0                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_Bitslide/cur_slide[4]_i_2_n_0                                                                                                                          | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_Bitslide/cur_slide[4]_i_1_n_0                                                                                                                    |                1 |              2 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_offset                                                                    | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/rst_i                                                                                                                                                                     |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                            |                2 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                   |                1 |              3 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[5]_i_1_n_0                                                                                                                                             | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_out                                                                                                                                                                                 |                1 |              3 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                             |                                                                                                                                                                                                                                                        |                1 |              3 |
|  base_mb_i/mdm_1/U0/Dbg_Update_0                                                                                                         |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                1 |              3 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                       |                1 |              3 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |                1 |              3 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/bus2ip_reset                                                                                                                                                         |                2 |              3 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                    |                1 |              3 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                        |                3 |              3 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              3 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[2]_i_1_n_0                                                                                                                                             | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_out                                                                                                                                                                                 |                1 |              3 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                         |                2 |              3 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                |                1 |              3 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                             |                                                                                                                                                                                                                                                        |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |                1 |              3 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[5]_i_1_n_0                                                                                                                                             | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_out                                                                                                                                                                                 |                1 |              3 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                  |                1 |              3 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                       |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                |                1 |              3 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                         |                2 |              3 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_0                       |                                                                                                                                                                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int                                                                                                                                            |                1 |              3 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/ETH_CORE_CTRL_1/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                               |                1 |              3 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/ETH_CORE_CTRL_1/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                       |                1 |              3 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                        |                3 |              3 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_0                       |                                                                                                                                                                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_rxclk/d_data1                                                                                                                                |                1 |              3 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                      |                1 |              3 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                          |                1 |              3 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[2]_i_1_n_0                                                                                                                                             | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_out                                                                                                                                                                                 |                1 |              3 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_1                       |                                                                                                                                                                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/serdes_rst_o1                                                                                     |                1 |              3 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                               |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                |                1 |              3 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                |                1 |              3 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/Axi_Str_TxC_AReset                                                                                                                                                                                    |                3 |              3 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                2 |              3 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                       |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                            |                                                                                                                                                                                                                                                        |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                                         |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_gpio_mech/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                    |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                                         |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                                         |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                           |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                           |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                       |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_spi_sel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                      |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                             |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                           |                2 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Use_Async_Reset.sync_reset_reg                                                                                                                                                    |                2 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/rst_clk_wiz_1_100M_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                      |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                    |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/maroc_dc_0/inst/USR_LOGIC/clk_div[3]_i_1_n_0                                                                                                                                                                                                 |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                           |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                               |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                         |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                           |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                         |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                         |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                                         |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                                         |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                                         |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                                         |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                                         |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                                         |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                                         |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_data_valid/E[0]                                                                                                                                         | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                             |                3 |              4 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_1                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/E[0]                                                                 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_mcr_reset/SR[0]                                                                   |                4 |              4 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_0                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_0                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/rst_n_rx_i                                                                                                                                           |                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_0                       |                                                                                                                                                                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_rxclk/sync_posedge.synced_o_reg_1[0]                                                                                                         |                1 |              4 |
| ~base_mb_i/mdm_1/U0/Dbg_Update_0                                                                                                         |                                                                                                                                                                                                                                                              | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                |                1 |              4 |
|  base_mb_i/mdm_1/U0/Dbg_Update_0                                                                                                         | base_mb_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                       | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                |                1 |              4 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                                            | base_mb_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                                                                       | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/E[0]                                                                                                                                           | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                             |                1 |              4 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_1                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/FSM_sequential_tx_state_reg[1]_0[0]                                  | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_mcr_reset/SR[0]                                                                   |                3 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/E[0]                                                                                                                           | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                             |                2 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_data_valid/E[0]                                                                                                                         | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                             |                2 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                 |                3 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                 |                4 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                      |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                              |                                                                                                                                                                                                                                                        |                4 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                            |                1 |              4 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/rddata_reg[0]                                                                            | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                3 |              4 |
|  clk_20m_vcxo_i_0_IBUF_BUFG                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/locked_count[3]_i_1_n_0                                                                                                                                                         | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/master_rstn_i_2_n_0                                                                                                                                                       |                1 |              4 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/valid_count                                                                                                    | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                2 |              4 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/U_Fabric_Sink/U_FIFO/valid_count                                                                                                   | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                1 |              4 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg[31]                                                                                                                 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                2 |              4 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_cr_addr_int_reg[0]_0[0]                                                                                        | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                1 |              4 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/mdio_mcr_uni_en_int                                                                                                    | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                3 |              4 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/oob[oob_type]                                                                                        | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/p_1_out                                                                                        |                1 |              4 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/FSM_onehot_state_reg[0][0]   | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                2 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                             |                2 |              4 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/ppsg_escr_nsec_set_int_delay                                                             | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                1 |              4 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/state[3]_i_2_n_0                                                                 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/rst_i                                                                                                                                                                     |                1 |              4 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_reg[16]_0[0]                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/bit_spacing[3]_i_1_n_0                                                                                      |                2 |              4 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/clk_125m_gtx_buf                                            |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                2 |              4 |
| ~base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_1                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_f/E[0]                                                                                                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Sync_reset_refclk/clear                                                                                                                                 |                1 |              4 |
| ~base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_1                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/E[0]                                                                                                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Sync_reset_refclk/clear                                                                                                                                 |                1 |              4 |
| ~base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_1                       |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_gpio_mech/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                         | base_mb_i/axi_gpio_mech/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                      |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                             |                2 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                    | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                             | base_mb_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                               |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                     | base_mb_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                               |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                      | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                        |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[2]                                                                                                                                                                             | base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/SR[0]                                                                                                                                                                                |                2 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_spi_sel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                           | base_mb_i/axi_spi_sel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                        |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_spi_sel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                         | base_mb_i/axi_spi_sel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                      |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                                               | base_mb_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                             |                3 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_gpio_mech/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                       | base_mb_i/axi_gpio_mech/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                    |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_gpio_mech/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                                                                                                                | base_mb_i/axi_gpio_mech/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                    |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                  | base_mb_i/GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                               |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                | base_mb_i/GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                             |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en                                                                                                                                                                    | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg0                                                                                                                                                  | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                2 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en                                                                                                                                                                    | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                2 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg0                                                                                                                                                  | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_0_out                                                                                                                            | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                     |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_2_0                                                                                   |                                                                                                                                                                                                                                                        |                2 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                          | base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                       |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/FSM_onehot_WDT_Current_State[3]_i_1_n_0                                                                                                                                    | base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/bus2ip_reset                                                                                                                                                         |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                               | base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                2 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                       | base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                               | base_mb_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                          |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                       | base_mb_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                        | base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                     |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                            | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                            | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/Using_FPGA.Native_0                                                                                                                      | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/b2s37_out                                                                                                                      |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                         | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[1]                                                                                                                                                           |                2 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                                               | base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                            |                1 |              4 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/pfc_tx/FSM_onehot_legacy_state[3]_i_1_n_0                                                                                                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_out                                                                                                                                                                                 |                1 |              4 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/BIT_COUNT                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/ETH_CORE_CTRL_1/inst/cnt[3]_i_1_n_0                                                                                                                                                                                                          |                1 |              4 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/DATA_VALID_EARLY_INT_reg_1                                                                                                                                                                   | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/rx_reset_reg                                                                                                                                                                           |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/ipic_mux_inst/bus2ip_cs_int[3]_i_1_n_0                                                                                                                                                       |                1 |              4 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/pfc_tx/FSM_onehot_legacy_state[3]_i_1_n_0                                                                                                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_out                                                                                                                                                                                 |                1 |              4 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/address_match                                                                                                                                                  | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0                                                                                                                                    |                1 |              4 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr4_n                                                                                                                                                                       | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_out                                                                                                                                                                                 |                1 |              4 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/E[0]                                                                                                     | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                 |                2 |              4 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/LOOPBACK_REG                                                                                             | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                 |                2 |              4 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/BIT_COUNT                                                                                                |                                                                                                                                                                                                                                                        |                1 |              4 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/RX_SM/rx_reset_reg                                                                                                                                                                     |                1 |              4 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/rx_reset_reg_1                                                                                                                                                                         |                2 |              4 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/DATA_VALID_EARLY_INT_reg_1                                                                                                                                                                   | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/rx_reset_reg                                                                                                                                                                           |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/FIFO_for_AXIS_0/inst/rst_inv                                                                                                                                                                                                                 |                1 |              4 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/address_match                                                                                                                                                  | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0                                                                                                                                    |                1 |              4 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr4_n                                                                                                                                                                       | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_out                                                                                                                                                                                 |                2 |              4 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA[5]_i_1_n_0                                                                                               |                1 |              4 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/USE_ROCKET_IO.MGT_TX_RESET_INT_reg                                                                                                                 |                1 |              4 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.ISOLATE_REG_reg_0                                                                                               |                2 |              4 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.ISOLATE_REG_reg_0                                                                                                               |                1 |              4 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/rx_reset_reg_1                                                                                                                                                                         |                2 |              4 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/RX_SM/rx_reset_reg                                                                                                                                                                     |                1 |              4 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/USE_ROCKET_IO.MGT_TX_RESET_INT_reg                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                        |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/ipic_mux_inst/bus2ip_cs_int[3]_i_1_n_0                                                                                                                                                       |                1 |              4 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA[5]_i_1_n_0                                                                               |                3 |              4 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/E[0]                                                                                                                     | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                 |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                                          |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                           |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                           |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                           |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                           |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                           |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                2 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/AXI_Stream_Switch_0/inst/switch/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_18_axis_switch_arbiter/areset_r                                                                                                                            |                2 |              4 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/LOOPBACK_REG                                                                                                             | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                 |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/ETH_CORE_CTRL_0/inst/cnt[3]_i_1_n_0                                                                                                                                                                                                          |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_10                                                                                                         |                                                                                                                                                                                                                                                              | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[3]_i_1_n_0                                                                                                     |                1 |              4 |
|  base_mb_i/clk_wiz_0/inst/clk_250                                                                                                        | base_mb_i/flash_control_0/inst/hs_count[3]_i_2_n_0                                                                                                                                                                                                           | base_mb_i/flash_control_0/inst/rate_pulse                                                                                                                                                                                                              |                2 |              4 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk                                                                      |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/enablealign                                                                                                                        |                1 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/wb_halted                                                                                                                                                                               | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                2 |              5 |
|  base_mb_i/mdm_1/U0/Dbg_Update_0                                                                                                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                             |                                                                                                                                                                                                                                                        |                1 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/RESET2TEMACn                                                                                                                                         |                1 |              5 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o[13]_i_2_n_0                                                                         | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/serdes_rst_o1                                                                                     |                2 |              5 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/RXCLKCORCNT_INT                                                                                                                    |                1 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |                2 |              5 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/ack_in_progress_reg_1[0]                                                                 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                3 |              5 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                  |                1 |              5 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/ClkARst                                                                                                                                       |                1 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1_n_0                                                                                                                                                                       | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                1 |              5 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_1                                                                                                                                                            |                1 |              5 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/sysc_gpcr_spi_mosi_int                                                                   | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                1 |              5 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/man_block.managen/conf/int_rx_rst_mgmt                                                                                                                                                       |                1 |              5 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_1                       |                                                                                                                                                                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_mcr_reset/SR[0]                                                                   |                4 |              5 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_0                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_int0                                                                                | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                1 |              5 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_0                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_Bitslide/bitslide_o0                                                                                                                                   |                                                                                                                                                                                                                                                        |                1 |              5 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk                                                                      |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/enablealign                                                                                                        |                1 |              5 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/man_block.managen/conf/int_tx_rst_mgmt                                                                                                                                                       |                1 |              5 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_0                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cal_count0                                                                                                               | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/i___300_n_0                                                                                                                                                    |                1 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                     | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                               |                1 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M3_FPGA.PR_M3_And2/carry_and_i1/MUXCY_I/lopt_7                                                                                                                                    | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/b2s37_out                                                                                                                      |                2 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M2_FPGA.PR_M2_And4/carry_and_i1/MUXCY_I/lopt_4                                                                                                                                    | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/b2s37_out                                                                                                                      |                2 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M1_FPGA.PR_M1_And1/carry_and_i1/MUXCY_I/lopt_4                                                                                                                                    | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/b2s37_out                                                                                                                      |                2 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M0_FPGA.PR_M0_And5/carry_and_i1/MUXCY_I/Using_FPGA.Native_0                                                                                                                       | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/b2s37_out                                                                                                                      |                2 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_EX_FPGA.PR_EX_And7/carry_and_i1/MUXCY_I/ex_raw_valid_reg                                                                                                                          | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/b2s37_out                                                                                                                      |                2 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                           |                1 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                           |                1 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                                           |                1 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                           |                1 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_10                                                                                                         | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                     | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                               |                1 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_10                                                                                                         |                                                                                                                                                                                                                                                              | base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                        |                3 |              5 |
|  base_mb_i/clk_wiz_0/inst/clk_250                                                                                                        |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                5 |              5 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/ADDR_WR[4]_i_1_n_0                                                                                                       | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                 |                1 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                        | base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/bus2ip_reset                                                                                                                                                         |                2 |              5 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                             |                1 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/RESET2TEMACn                                                                                                                                         |                1 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                   | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                        |                2 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                             | base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2PLB_SYNCH2/SR[0]                                                                                                                                                                |                1 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_reset                                                                                                                          |                1 |              5 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/ADDR_WR[4]_i_1_n_0                                                                                       | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                 |                2 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                    | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                         |                2 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                    | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                         |                2 |              5 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/RXCLKCORCNT_INT                                                                                                                                    |                3 |              5 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_1                                                                                                                                                            |                1 |              5 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/man_block.managen/conf/int_tx_rst_mgmt                                                                                                                                                       |                1 |              5 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/man_block.managen/conf/int_rx_rst_mgmt                                                                                                                                                       |                1 |              5 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/ClkARst                                                                                                                                       |                1 |              5 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                  |                1 |              5 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/regs_o_reg[pfcr1_mm_data_lsb_wr_o]_0                                                                                   | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/i___291_n_0                                                                                                                                                    |                1 |              5 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_timeout[7]_i_1_n_0                                                                                                                 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/i___103_n_0                                                                                                                                                    |                3 |              5 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/rd_int                                                                        | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                2 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                           |                2 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                2 |              5 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/WEBWE[0]                                   | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                1 |              5 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/rddata_reg[8]_i_1__0_n_0                                                                                | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                2 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_reset                                                                                                                          |                1 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                3 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                          |                2 |              5 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_reg[addr][0]_0[0]                                                                          | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_reg[error]_1[0]                                                                      |                2 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                               |                3 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                  |                2 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/ipic_mux_inst/bus2ip_addr_i_reg[2]_0[0]                                                                                                                                                            | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                1 |              6 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/gen_with_word_counter.usedw[5]_i_1_n_0                                        | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                2 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_clk_fall                                                                                                                                                   | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/man_block.managen/mdio_enabled.phy/state_count[5]_i_1_n_0                                                                                                                                    |                3 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                  |                2 |              6 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_swb_delay                                                                                                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                2 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                     | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                  |                1 |              6 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                                             |                2 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/rst_clk_wiz_1_100M_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                             | base_mb_i/rst_clk_wiz_1_100M_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                |                1 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                             |                2 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                                                                                                                    |                2 |              6 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/sync_update/SR[0]                                                                                                                                        |                2 |              6 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                                            | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                                            | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              6 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                                            | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/FSM_onehot_rxd_axistream_current_state_reg[2][0]                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                    |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                           |                1 |              6 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                |                2 |              6 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_0                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/pcs_fab_o_reg[dvalid]_0                                                                        | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/pcs_fab_o_reg[error]_1[0]                                                                |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                            |                3 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                3 |              6 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/rx/data_count                                                                                                                                                                                 | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/rx_reset_reg_1                                                                                                                                                                         |                2 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/man_block.managen/conf/SR[0]                                                                                                                                                                 |                2 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_clk_fall                                                                                                                                                   | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/man_block.managen/mdio_enabled.phy/state_count[5]_i_1_n_0                                                                                                                                    |                2 |              6 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/enb2                                                                                                                                                               | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/next_count_read[6]_i_1_n_0                                                                                                                                   |                1 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                          |                2 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/ipic_mux_inst/bus2ip_addr_i_reg[2]_0[0]                                                                                                                                                            | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                1 |              6 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL                                                                                                                                                     |                                                                                                                                                                                                                                                        |                2 |              6 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL                                                                                                                                                     |                                                                                                                                                                                                                                                        |                1 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                          |                2 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                  |                2 |              6 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/rx/data_count                                                                                                                                                                                 | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/rx_reset_reg_1                                                                                                                                                                         |                2 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                3 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/FSM_onehot_rxd_axistream_current_state_reg[2][0]                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                    |                2 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                    |                3 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                     | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                  |                2 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                    |                2 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                    |                2 |              6 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                                             |                2 |              6 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/sync_update/SR[0]                                                                                                                                        |                2 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                    |                2 |              6 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/enb2                                                                                                                                                               | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/next_count_read[6]_i_1_n_0                                                                                                                                   |                2 |              6 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                |                2 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                  |                1 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_10                                                                                                         | base_mb_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                               | base_mb_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                  |                1 |              6 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_power_down/mdio_mcr_reset_o_reg[0]                                                      |                                                                                                                                                                                                                                                        |                2 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/man_block.managen/conf/SR[0]                                                                                                                                                                 |                1 |              6 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_cyc_o_reg_0                                                                            | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/i___124_n_0                                                                                                                                                    |                3 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/shift_out_SR                                                                                                                                                              | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/bit_counter0                                                                                                                                                        |                2 |              6 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/FSM_onehot_state_reg[4][0]                                                                                     | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                1 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/frame_reset0                                                                                                                                                                                                 |                4 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                                                                                                    |                1 |              6 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/clk_pll_dmtd                                                | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/new_edge_sreg[5]_i_1__0_n_0                                                                               | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_dmtd/stab_cntr1                                                                                                                              |                2 |              6 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/clk_pll_dmtd                                                | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/new_edge_sreg[5]_i_1_n_0                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_dmtd/stab_cntr1                                                                                                                              |                2 |              6 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/clk_125m_gtx_buf                                            | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_i_1_n_0                                                                                                                                          | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/AR[0]                                                                                                                              |                2 |              7 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                         |                4 |              7 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                     |                1 |              7 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/inc_word_counter                                                                                                                                                          | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/p_0_in                                                                                                                                                              |                2 |              7 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/adp_in_reg[ack]                                                                          | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                2 |              7 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                      |                2 |              7 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/D[0]                                                                                                                                                                            |                1 |              7 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                               | base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                            |                3 |              7 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                               | base_mb_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                            |                3 |              7 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                           | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                    |                2 |              7 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                3 |              7 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/flash_control_0/inst/rate_count                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                2 |              7 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/ipic_mux_inst/bus2ip_addr_i_reg[8][0]                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                1 |              7 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/clear                                                                                                                                 |                2 |              7 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/vector_decode_inst/tx_stats_valid                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                1 |              7 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/E[0]                                                                                                                   | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                2 |              7 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/mdio_lpa_full_o_i_1_n_0                                                                         |                                                                                                                                                                                                                                                        |                2 |              7 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en                                                                                                                                                                            | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0                                                                                                                                         |                1 |              7 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                      |                2 |              7 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/ipic_mux_inst/bus2ip_addr_i_reg[8][0]                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                            |                3 |              7 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                         |                4 |              7 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                  |                2 |              7 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/D[0]                                                                                                                                                                            |                1 |              7 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                          |                2 |              7 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en                                                                                                                                                                            | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0                                                                                                                                         |                2 |              7 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/vector_decode_inst/tx_stats_valid                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                1 |              7 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/regs_o_reg[pfcr1_mm_data_lsb_wr_o]_0                                                                                   |                                                                                                                                                                                                                                                        |                2 |              7 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                              |                3 |              7 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/matrix_old_reg[0,1]_8[0]                                                                 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                1 |              7 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                    | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                        |                1 |              7 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                          |                2 |              7 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/clear                                                                                                                                 |                2 |              7 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                                   |                3 |              7 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                     | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                    | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/rx/pause_opcode_early[7]_i_1_n_0                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/rx_reset_reg_1                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/p_fsm/accept_o_reg_0[0]                                                                                                            | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                    | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                3 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                    | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                3 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                               | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                        |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                     | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en_pipe[1]                                                                                                                                                                   | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_out                                                                                                                                                                                 |                1 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en_pipe[0]                                                                                                                                                                   | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_out                                                                                                                                                                                 |                4 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                       | base_mb_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                2 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd                                                                                                                                                                                   | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_out                                                                                                                                                                                 |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                    | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                3 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Addr_int[9]_i_1_n_0                                                                                                         |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                    | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en                                                                                                                                                                           | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_out                                                                                                                                                                                 |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                    | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/rx/pause_value[15]_i_1_n_0                                                                                                                                                                    | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_reset_out                                                                                                                                                                                 |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                              | base_mb_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                               |                3 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/rx/pause_value[7]_i_1_n_0                                                                                                                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_reset_out                                                                                                                                                                                 |                3 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                   | base_mb_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                             |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                               | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                       | base_mb_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                             |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                     | base_mb_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                             |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                          | base_mb_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                         |                3 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/RX_SM/p_32_in                                                                                                                                                                                | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/RX_SM/SS[0]                                                                                                                                                                            |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                     |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sr_5_Tx_Empty_i1                                                                                                                   | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_SYNC_SPI_2_AXI_1_CDC/tx_Reg_Soft_Reset_op                               |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                    | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_10                                                                                                         | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_15_out                                                                                                                  | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                              |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.QSPI_RX_TX_REG/SPIXfer_done_delay                                                                                                          | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                     |                2 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/RX_SM/p_32_in                                                                                                                                                                                | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/RX_SM/SS[0]                                                                                                                                                                            |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                     | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                     | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_1_n_0                                                                                                                                                  | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_out                                                                                                                                                                                 |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                    | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                    | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/i___68_n_0                                                                                                                                     | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/i___67_n_0                                                                                                                               |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                    | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_shim/p_0_in                                                                                                                                                                                 | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_out                                                                                                                                                                                 |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                    | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/rx/pause_value[7]_i_1_n_0                                                                                                                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_out                                                                                                                                                                                 |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                     | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                1 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/rx/pause_value[15]_i_1_n_0                                                                                                                                                                    | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_out                                                                                                                                                                                 |                1 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/rx/pause_opcode_early[7]_i_1_n_0                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/rx_reset_reg_1                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/PREVIOUS_STATE                                                                                          | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                 |                3 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                    | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                    | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                    | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                3 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                    | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                     | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/rx_axis_mac_tdata_d1[7]_i_1_n_0                                                                                                                                                                        | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_reset_out                                                                                                                                                                                 |                1 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[7]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                        |                3 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[31]_i_2_n_0                                                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[31]_i_1_n_0                                                                                                                                  |                1 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_2_n_0                                                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_1_n_0                                                                                                                                  |                3 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                   |                2 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                        |                3 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                     |                4 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                        |                1 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG[7]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                        |                1 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG[15]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                                        |                1 |              8 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/FSM_onehot_state_reg[1]_0[0]                                                                                   | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                     |                3 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                    | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                3 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT[15]_i_1_n_0                                                                           | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                 |                1 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG[15]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                        |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                 |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                    | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                     | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG[7]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                        |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                    | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                   |                                                                                                                                                                                                                                                        |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                    | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_10                                                                                                         | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_13_out                                                                                                                  | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                              |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/ETH_CORE_CTRL_0/inst/rst_inv                                                                                                                                                                                                                 |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                 | base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                3 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                4 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                 | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_adj_utchi_wr_o_reg_0[1]                                                                                                   | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                2 |              8 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/p_fsm/count[7]_i_1_n_0                                                                                                             | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                3 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                   | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                   | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                              | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                   | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                              | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                   | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                   | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_10                                                                                                         | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]_i_1_n_0                                                                             | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                              |                3 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                    | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                   | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                    | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/U_Output_FIFO/rd_ptr0                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                3 |              8 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/p_fsm/dvalid_o_reg_0[0]                                                                                                            | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                    | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                    | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_10                                                                                                         | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                 |                                                                                                                                                                                                                                                        |                2 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_axi_shim/p_0_in                                                                                                                                                                                 | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_reset_out                                                                                                                                                                                 |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                 | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                              |                3 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                3 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                4 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                    | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                                                                                        |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                    | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                 |                                                                                                                                                                                                                                                        |                3 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                                                                                        |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                     | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                3 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                 | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                3 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                              | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                    | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                    | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                             | base_mb_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                          |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/ETH_CORE_CTRL_1/inst/rst_inv                                                                                                                                                                                                                 |                2 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT[15]_i_1_n_0                                                                                           | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                 |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                     | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                             | base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                3 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/SPI_STARTUP_0/inst/rst                                                                                                                                                                                                                       |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                    | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                3 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/PREVIOUS_STATE                                                                                                          | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                 |                5 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                    | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |                2 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_1_n_0                                                                                                                                                  | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_out                                                                                                                                                                                 |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                 | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                3 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                                            | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                              |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                                                  | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                              |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count[7]_i_2__0_n_0                                                                                                                                | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                         |                3 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst1                                                                                                               |                2 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst1                                                                                                                   |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count                                                                                                                              | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                             |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count[7]_i_2__0_n_0                                                                                                                | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                         |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count                                                                                                                              | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                             |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count[7]_i_2_n_0                                                                                                                   | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                         |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count[7]_i_2__0_n_0                                                                                                                                                                                    | base_mb_i/maroc_dc_0/inst/USR_LOGIC/ED_HSCLK/SR[0]                                                                                                                                                                                                     |                3 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SR[0]                                                                                                                                              |                3 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                             |                3 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst1                                                                                                             |                3 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/update_bram_cnt[7]_i_2_n_0                                                                                                                          | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/update_bram_cnt0                                                                                                                              |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                             |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count[7]_i_2_n_0                                                                                                                                   | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                         |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/sel                                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/ED_HSCLK/SR[0]                                                                                                                                                                                                     |                3 |              8 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                                            | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/update_bram_cnt[7]_i_2_n_0                                                                                                                          | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/update_bram_cnt0                                                                                                                              |                2 |              8 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                                            | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                      |                                                                                                                                                                                                                                                        |                7 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                        |                1 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                        |                4 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/E[0]                                                                                                                                                                                                               | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                             |                2 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/load_source_reg                                                                                                                                               |                1 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/PAD                                                                                                                                                                             |                1 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                   |                2 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1                                                                                                                   |                2 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst1                                                                                                             |                2 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst1                                                                                                               |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[8]                                                                                                                                                                                | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                      |                1 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst1                                                                                                                   |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_SM/inc_chan_count                                                                                                                                                                                                     | base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_SM/SR[0]                                                                                                                                                                                                        |                3 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Addr_int[9]_i_1_n_0                                                                                                         |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/word_count_inc                                                                                                                                                                                                     | base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/clear                                                                                                                                                                                                        |                2 |              8 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/E[0]                                                                                                 |                                                                                                                                                                                                                                                        |                2 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SR[0]                                                                                                                              |                2 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/load_source_reg                                                                                                                                               |                1 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/PAD                                                                                                                                                                             |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/tick_counter0                                                                                                                                                       |                4 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                   |                1 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1                                                                                                                   |                2 |              8 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/flush_set                                                                        | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/rst_i                                                                                                                                                                     |                2 |              8 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_1                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_utchi_int0                                                                                                           | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                1 |              8 |
| ~base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_1                       |                                                                                                                                                                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Sync_reset_refclk/clear                                                                                                                                 |                2 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en                                                                                                                                                                           | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_out                                                                                                                                                                                 |                1 |              8 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_dac_arb/U_DAC/dataSh[23]_i_2_n_0                                                                                                                                                               | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_dac_arb/U_DAC/dataSh[23]_i_1_n_0                                                                                                                                                         |                2 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_2_n_0                                                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_1_n_0                                                                                                                                  |                1 |              8 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/cnt[7]_i_1_n_0                                                                                                        | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                4 |              8 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/regs_o_reg[tdr_tx_data_wr_o]_1[0]                                                                                         | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                2 |              8 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data0                                                                                                         | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                1 |              8 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/E[0]                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                 |                2 |              8 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/ack_in_progress_reg[0]                                                                   | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                2 |              8 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/matrix_old_reg[0,1]_5[0]                                                                 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                2 |              8 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/matrix_old_reg[0,1]_rep__0_1[0]                                                          | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                3 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd                                                                                                                                                                                   | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_out                                                                                                                                                                                 |                4 |              8 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/matrix_old_reg[0,4]_9[0]                                                                 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                2 |              8 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/FSM_onehot_state[7]_i_2_n_0                                                                     | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/an_enable_changed_reg[0]                                                                          |                2 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en_pipe[0]                                                                                                                                                                   | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_out                                                                                                                                                                                 |                1 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en_pipe[1]                                                                                                                                                                   | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_out                                                                                                                                                                                 |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_0                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o[7]_i_2_n_0                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/sync_posedge.synced_o_reg_5[0]                                                           |                1 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_axis_mac_tdata_d1[7]_i_1_n_0                                                                                                                                                                        | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_out                                                                                                                                                                                 |                1 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[31]_i_2_n_0                                                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[31]_i_1_n_0                                                                                                                                  |                1 |              8 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_1                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_power_down/mdio_mcr_reset_o_reg[0]                                                      |                                                                                                                                                                                                                                                        |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[8]                                                                                                                                                                                | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                      |                1 |              8 |
| ~base_mb_i/mdm_1/U0/Dbg_Update_0                                                                                                         | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                2 |              8 |
|  base_mb_i/mdm_1/U0/Dbg_Update_0                                                                                                         | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                                                                              |                                                                                                                                                                                                                                                        |                1 |              8 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[7]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                        |                3 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[6]                                                                                                                                                                                | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                      |                4 |              9 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray0                                                                                                                                          | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                   |                2 |              9 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                          |                3 |              9 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/matrix_old_reg[0,1]_rep__1_11[0]                                                         | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                3 |              9 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/vector_decode_inst/rx_stats_valid__0                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                3 |              9 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | base_mb_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                         |                3 |              9 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/i___18_n_0                                                                                                                                     | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                3 |              9 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_next_available4write_ptr_cmb                                                                                                                                                 | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                   |                3 |              9 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_true_cmb                                                                                                                                                   | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                   |                4 |              9 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_next_available4write_ptr_1_cmb                                                                                                                                               | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                   |                2 |              9 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                     |                3 |              9 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray_clean                                                                                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                   |                3 |              9 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/matrix_old_reg[0,1]_6[0]                                                                 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                3 |              9 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                4 |              9 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                4 |              9 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[6]                                                                                                                                                                                | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                      |                2 |              9 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[10].U_SRLx/en_i                                                            |                                                                                                                                                                                                                                                        |                3 |              9 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                             | base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                2 |              9 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg[match_class]                                                                                          | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                4 |              9 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                             | base_mb_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                          |                4 |              9 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/SR[0]                                                                                                                                                |                4 |              9 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_next_available4write_ptr_cmb                                                                                                                                                 | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                   |                2 |              9 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_next_available4write_ptr_1_cmb                                                                                                                                               | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                   |                2 |              9 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_true_cmb                                                                                                                                                   | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                   |                4 |              9 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray_clean                                                                                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                   |                4 |              9 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr[8]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                        |                4 |              9 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr[8]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                        |                3 |              9 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg_1                                                                                                                                 |                                                                                                                                                                                                                                                        |                5 |              9 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/SR[0]                                                                                                                                                |                4 |              9 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg_1                                                                                                                                 |                                                                                                                                                                                                                                                        |                2 |              9 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray0                                                                                                                                          | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                   |                5 |              9 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/vector_decode_inst/rx_stats_valid__0                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                2 |              9 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_next_available4write_ptr_1_cmb                                                                                                                                               | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                   |                4 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                     | base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                |                4 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_0                                                                                                                                       | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_txd                                                                                                                                    |                2 |             10 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                                            | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                4 |             10 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                      |                2 |             10 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_addr_cntr[9]_i_1__0_n_0                                                                                                                                        | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_reset_out                                                                                                                                                                                 |                3 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |                4 |             10 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_0                                                                                                                                                                         | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_out                                                                                                                                                                                 |                2 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/ETH_CORE_CTRL_1/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                                                                                                              |                2 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_10                                                                                                                                      | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_txd                                                                                                                                    |                3 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0                                                                                                          |                3 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_rd_addr2_pntr[9]_i_1_n_0                                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkB_reset_inst/reset2axi_str_txc                                                                                                                                    |                3 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_rd_addr2_pntr_10                                                                                                                                | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkB_reset_inst/reset2axi_str_txc                                                                                                                                    |                3 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                   |                4 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_mem_full1                                                                                                                                       | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_txd                                                                                                                                    |                4 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_0                                                                                                                                       | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_txd                                                                                                                                    |                2 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_10                                                                                                                                      | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_txd                                                                                                                                    |                3 |             10 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int                                                                                                                                                     |                3 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0                                                                                                          |                4 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_next_available4write_ptr_1_cmb                                                                                                                                               | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                   |                3 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                                                                                                                         | base_mb_i/GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                             |                2 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                                                                                                              |                2 |             10 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr3_d1                                                                                                                                                                      | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_out                                                                                                                                                                                 |                2 |             10 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_readfirst.ram_reg_i_13__0_0                                      | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                6 |             10 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/i___19_n_0                                                                                                                                     | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                4 |             10 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2_n_0                                                                                                                                                            | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt0                                                                                                                                                                |                3 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                             |                2 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                2 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                       |                3 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                     |                5 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                 |                2 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                     |                3 |             10 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_0                                                                                                                                                                         | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_out                                                                                                                                                                                 |                3 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                3 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                4 |             10 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/exception_w_reg[0]                                                                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/i___117_n_0                                                                                                                                                    |                2 |             10 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_addr_cntr[9]_i_1__0_n_0                                                                                                                                        | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_out                                                                                                                                                                                 |                3 |             10 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_reg[16]_0[0]                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                2 |             10 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr3_d1                                                                                                                                                                      | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_out                                                                                                                                                                                 |                3 |             10 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/FSM_onehot_state[9]_i_1__0_n_0                                                                                    | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                2 |             10 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/regs_o_reg[tdr_tx_data_wr_o]_2[0]                                                                                         | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                3 |             10 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_registered_flags.empty_reg                             | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                4 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                          |                2 |             10 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/valid_mask_reg               | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/byte_cntr1                                                                                                       |                3 |             10 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/PULSE4096                                                                                               | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/LINK_TIMER[9]_i_1_n_0                                                                             |                2 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/FSM_onehot_rxd_axistream_current_state_reg[0][0]                                | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                    |                3 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/FSM_sequential_rxs_axistream_current_state_reg[3][0]                            | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                   |                6 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                    |                2 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                    | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                        |                3 |             10 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int                                                                                                                                                     |                2 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                    | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                        |                3 |             10 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/regs_o_reg[tx_fifo_dat_wr_o]_0[0]                                                                                           | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                2 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                    | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                        |                4 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                5 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                    | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                        |                3 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                    | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                        |                4 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/FSM_onehot_rxd_axistream_current_state_reg[0][0]                                | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                    |                3 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/FSM_sequential_rxs_axistream_current_state_reg[3][0]                            | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                   |                4 |             10 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2_n_0                                                                                                                                                            | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt0                                                                                                                                                                |                2 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                    | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                        |                3 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                             |                3 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_rd_addr2_pntr[9]_i_1_n_0                                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkB_reset_inst/reset2axi_str_txc                                                                                                                                    |                3 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                             |                5 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                    | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                        |                4 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_rd_addr2_pntr_10                                                                                                                                | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkB_reset_inst/reset2axi_str_txc                                                                                                                                    |                3 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                    | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                        |                5 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                    |                2 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_mem_full1                                                                                                                                       | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_txd                                                                                                                                    |                4 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                     | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                    |                2 |             10 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/PULSE4096                                                                                                               | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/LINK_TIMER[9]_i_1_n_0                                                                                             |                3 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                                                                                                         |                2 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                  |                4 |             11 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/FSM_sequential_rxs_axistream_current_state_reg[4][0]                            | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                   |                4 |             11 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                4 |             11 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/WEA[0]                                                                      | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                3 |             11 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/RX_SM/E[0]                                                                                                                                                                                   | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/RX_SM/rx_reset_reg                                                                                                                                                                     |                3 |             11 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |                4 |             11 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/gen_with_word_counter.usedw[10]_i_1__0_n_0                                                    | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                4 |             11 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                    |                4 |             11 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |                3 |             11 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/syncs[0].shifters_reg[0][0]__0_0                                                                                                                                                |                                                                                                                                                                                                                                                        |                3 |             11 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/XMIT_DATA_INT                                                                                                        | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                           |                2 |             11 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                          |                4 |             11 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/E[0]                         | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/byte_cntr1                                                                                                       |                4 |             11 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                5 |             11 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                         |                5 |             11 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_mdio_cr_addr_int_reg[3]_0[0]                                                                                        | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                3 |             11 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                  |                2 |             11 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/XMIT_DATA_INT                                                                                                                        | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                           |                2 |             11 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/clk_pll_dmtd                                                |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                5 |             11 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_0                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_SYNC_DET/FSM_onehot_state[10]_i_2_n_0                                                        | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_power_down/rx_state0                                                              |                5 |             11 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                   |                5 |             11 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                    |                6 |             11 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                5 |             11 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                   |                5 |             11 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/crossbar/matrix_old[0,0]_i_1__0_n_0                                                                                                            | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                3 |             11 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/RX_SM/E[0]                                                                                                                                                                                   | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/RX_SM/rx_reset_reg                                                                                                                                                                     |                3 |             11 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/fsm_out_reg[dvalid]__0                                                                                                             | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/total_words[10]_i_1_n_0                                                                                                      |                3 |             11 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/FSM_sequential_rxs_axistream_current_state_reg[4][0]                            | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                   |                5 |             11 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/shift_out_SR                                                                                                                                                              | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/slv_reg2_reg_n_0_[0]                                                                                                                                                          |                3 |             12 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 |                                                                                                                                                                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_TX_Buffer/U_Inferred_FIFO/gen_comb_flags_showahead.empty_reg_1                                                             |                3 |             12 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/ipic_mux_inst/bus2ip_addr_i_reg[7][0]                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                 |                3 |             12 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                 |                2 |             12 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/phy_reset_count                                                                                                                                                                                      | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                     |                3 |             12 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_1_n_0                                                                                                                                                                | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_out                                                                                                                                                                                 |                3 |             12 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                             | base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sz_i[0]_i_1_n_0                                                                                                                                                                      |                5 |             12 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_end_dly1                                                                                                                                                                       | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_out                                                                                                                                                                                 |                2 |             12 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_roll                                                                                                                                                | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                                                                                                    |                3 |             12 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg30                                                                                                                                                    | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                                                                                                    |                3 |             12 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/size_ns                                                                                                                                                                         | base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/scndry_out                                                                                                                                                                  |                2 |             12 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/ipic_mux_inst/bus2ip_addr_i_reg[7][0]                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                3 |             12 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_1_n_0                                                                                                                                                                | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_out                                                                                                                                                                                 |                3 |             12 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                   | base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                   |                3 |             12 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reset_wtd_timer/counter_stg1_roll                                                                                                                                                                | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                                                                                                                    |                3 |             12 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reset_wtd_timer/counter_stg30                                                                                                                                                                    | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                                                                                                                    |                3 |             12 |
|  base_mb_i/maroc_dc_0/inst/USR_LOGIC/bit_clk_bufg                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                 |                5 |             12 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                   | base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                   |                3 |             12 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/gen_with_word_counter.usedw[0]_i_1__1_n_0                                                                      | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                3 |             12 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                          |                4 |             12 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/phy_reset_count                                                                                                                                                                                      | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                     |                3 |             12 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_end_dly1                                                                                                                                                                       | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_out                                                                                                                                                                                 |                2 |             12 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                                         |                3 |             13 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_reg_0                                                                                                                                                                                      | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/IP2Bus_WrAck_reg_1                                                                                                                                                                                       |                7 |             13 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset                                                                                                                                                                      |                5 |             13 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                4 |             13 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                                         |                3 |             13 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_TX/FSM_onehot_state[12]_i_1_n_0                                                                                      | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                4 |             13 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_reg_0                                                                                                                                                                                      | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/IP2Bus_WrAck_reg_1                                                                                                                                                                                       |                4 |             13 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_0                       |                                                                                                                                                                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                5 |             13 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[10]                                                                                                                                                                               | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                      |                4 |             13 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1_n_0                                                                                                       |                4 |             13 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1_n_0                                                                                       |                3 |             13 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter[13]_i_2_n_0                                                                                  | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter[13]_i_1_n_0                                                                            |                4 |             13 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                              | base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                              |                4 |             13 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg6_0                                                                                                                                          | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                 |                2 |             13 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                |                4 |             13 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                   |                5 |             13 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                 | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                                      |                5 |             13 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/b2s37_out                                                                                                                      |                7 |             13 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg6_0                                                                                                                          | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                 |                3 |             13 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                         | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                                                                                                             |                5 |             13 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                |                5 |             13 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk                                                                      | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                                                                                                                              | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0                                                                                                                        |                4 |             13 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk                                                                      | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                                                                                                              | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0                                                                                                        |                4 |             13 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[10]                                                                                                                                                                               | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                      |                2 |             13 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/slv_reg2_reg_n_0_[0]                                                                                                                                                          |                5 |             13 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDC_RISING_REG1                                                                                                                          | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                 |                5 |             14 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/FRAME_COUNT                                                                                                                                                                           | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1_n_0                                                                                                                                                         |                5 |             14 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER0                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                3 |             14 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/mem_reg_19                                                                 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/mem_reg_20                                                           |                4 |             14 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                  | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/slv_reg2_reg_n_0_[0]                                                                                                                                                          |                4 |             14 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                  | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/slv_reg2_reg_n_0_[0]                                                                                                                                                          |                4 |             14 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_IN_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                   | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/slv_reg2_reg_n_0_[0]                                                                                                                                                          |                3 |             14 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_IN_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                   | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/slv_reg2_reg_n_0_[0]                                                                                                                                                          |                4 |             14 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                |                4 |             14 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][13]_i_1_n_0                                                                                                                                                             | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_out                                                                                                                                                                                 |                5 |             14 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_txd                                                                                                                                    |                7 |             14 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER0                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                2 |             14 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDC_RISING_REG1                                                                                                                                          | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                 |                5 |             14 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                       |                6 |             14 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_txd                                                                                                                                    |                4 |             14 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                |                3 |             14 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/FRAME_COUNT                                                                                                                                                                           | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1_n_0                                                                                                                                                         |                5 |             14 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][13]_i_1_n_0                                                                                                                                                             | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_out                                                                                                                                                                                 |                4 |             14 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                        |                5 |             15 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT                                                                                                      | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                 |                3 |             15 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/FSM_onehot_state_reg[1][0]                                                                                     | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                6 |             15 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                                         |                7 |             15 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o_reg[sof]_0[0]                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_power_down/fifo_clear_n_d4_reg__0                                                 |                6 |             15 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/p_0_out                                                                                                                                                                |                2 |             15 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/p_0_out                                                                                                                                                |                5 |             15 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER0                                                                                                                                                                 | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/RX_SM/SS[0]                                                                                                                                                                            |                4 |             15 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/p_1_out                                                                                                                                                |                3 |             15 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/BYTE_COUNT[0]_1                                                                                                                                                                       | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_out                                                                                                                                                                                 |                2 |             15 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                      |                3 |             15 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/p_1_out                                                                                                                                                                |                4 |             15 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER0                                                                                                                                                                 | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/RX_SM/SS[0]                                                                                                                                                                            |                4 |             15 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/BYTE_COUNT[0]_1                                                                                                                                                                       | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_out                                                                                                                                                                                 |                4 |             15 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_0                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/pcs_fab_o_reg[dvalid]_1[0]                                                                     | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/sync_posedge.synced_o_reg                                                                                                               |                5 |             15 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT                                                                                      | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                 |                2 |             15 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rd_int                                                                     | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/sync_posedge.synced_o_reg                                                                                                               |                5 |             15 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_1                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rd_int                                                               | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_power_down/fifo_clear_n_d4_reg__0                                                 |                4 |             15 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                                         |               10 |             15 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                             | base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                             |                4 |             15 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoWrEn                                                                                                                                                                             | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                   |                4 |             15 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoWrEn                                                                                                                                                                             | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                   |                4 |             15 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[187].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[180].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[181].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[182].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[195].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[183].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[184].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[185].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[186].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[194].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[188].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[160].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[189].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[18].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[190].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[191].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[192].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[193].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[170].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[230].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[162].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[163].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[164].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[165].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[166].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[167].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[168].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[169].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[16].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[17].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[171].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[172].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[173].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[174].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[175].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[176].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[177].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[178].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[179].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[222].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[214].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[215].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[216].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[217].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[218].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[219].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[21].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[220].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[221].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[213].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[223].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[224].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[225].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[226].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[227].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[228].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[229].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[22].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_2__0_n_0                                                                                                                  | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_1_n_0                                                                                                               |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[204].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[197].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[198].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[199].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[19].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[1].ED/FDPE_ED1_0                                                                                                                                                                                           | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[200].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[201].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[202].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[203].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[196].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[205].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[206].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[207].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[208].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[209].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[20].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[210].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[211].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[212].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[115].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[107].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[108].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[109].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[10].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[110].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[111].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[112].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[113].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[114].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[106].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[116].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[117].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[118].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[119].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[11].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[120].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[121].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[122].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[123].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sel                                                                                                                                                          | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt0                                                                                                                                         |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[161].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sel                                                                                                                                          | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt0                                                                                                                         |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/man_block.managen/mdio_enabled.phy/gen_mdio.ma_miim_ready_d1_int_reg[0]                                                                                                                            | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/man_block.managen/conf/int_tx_frame_length[14]_i_1_n_0                                                                                                                                             | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                3 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/man_block.managen/conf/int_rx_frame_length[14]_i_1_n_0                                                                                                                                             | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                3 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/ipic_mux_inst/E[0]                                                                                                                                                                                 | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                3 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_2__0_n_0                                                                                                                                  | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_1_n_0                                                                                                                               |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[3]                                                                                                                                                |                                                                                                                                                                                                                                                        |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[2]                                                                                                                                                |                                                                                                                                                                                                                                                        |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[124].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[1]                                                                                                                                                |                                                                                                                                                                                                                                                        |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[0]                                                                                                                                                |                                                                                                                                                                                                                                                        |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[0].ED/FDPE_ED1_0                                                                                                                                                                                           | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[100].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[101].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[102].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[103].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[104].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[105].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[150].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[142].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[143].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[144].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[145].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[146].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[147].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[148].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[149].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[14].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[141].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[151].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[152].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[153].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[154].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[155].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[156].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[157].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[158].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[159].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[133].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[125].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[126].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[127].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[128].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[129].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[12].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[130].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[131].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[132].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[15].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[134].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[135].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[136].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[137].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[138].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[139].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[13].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[140].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[9].ED/FDPE_ED1_0                                                                                                                                                                                           | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[91].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[92].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[93].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[94].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[95].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[96].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[97].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[98].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[99].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[90].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[3]                                                                                                                                              |                                                                                                                                                                                                                                                        |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[2]                                                                                                                                              |                                                                                                                                                                                                                                                        |                4 |             16 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/i___62_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                        |                5 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[1]                                                                                                                                              |                                                                                                                                                                                                                                                        |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[0]                                                                                                                                              |                                                                                                                                                                                                                                                        |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr_uc                                                                                                                                                |                                                                                                                                                                                                                                                        |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[9]                                                                                                                                                                                | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                      |                3 |             16 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_0                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_SYNC_DET/E[0]                                                                                | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_power_down/rx_state0                                                              |                5 |             16 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_0                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_an_rx_enable/E[0]                                                                       |                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[81].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[73].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[74].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[75].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[76].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[77].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[78].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[79].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[7].ED/FDPE_ED1_0                                                                                                                                                                                           | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[80].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_0                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_an_rx_enable/sync_posedge.synced_o_reg_1[0]                                             | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_power_down/rx_state0                                                              |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[82].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[83].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[84].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[85].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[86].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[87].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[88].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[89].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[8].ED/FDPE_ED1_0                                                                                                                                                                                           | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/matrix_old_reg[0,1]_4[0]                                                                 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                            |                                                                                                                                                                                                                                                        |                3 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                       |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]     |                                                                                                                                                                                                                                                        |                3 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                6 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                5 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                3 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                7 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                 |                4 |             16 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/matrix_old_reg[0,2]_11[0]                                                                | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                6 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[6]                                                                                                                                                 |                9 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/frame_count1[0]_i_1_n_0                                                                                                                                                                                      |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0[0]                                                                                                                                                                              |                4 |             16 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/src_out_int[dat][15]_i_1_n_0                                                                       |                                                                                                                                                                                                                                                        |                6 |             16 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/src_fab_o[data][15]_i_1_n_0                                                                          |                                                                                                                                                                                                                                                        |                8 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                7 |             16 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/rst_net_n_o_reg[0]                                                          |                                                                                                                                                                                                                                                        |                7 |             16 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/dmux_status_reg                                                                                                                                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                8 |             16 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_0                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/pcs_fab_o[data][15]_i_1_n_0                                                                    |                                                                                                                                                                                                                                                        |                5 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[2]                                                                                                                                                                                | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                      |                8 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                       |                6 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                6 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                6 |             16 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/clk_pll_dmtd                                                | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_i_1_n_0                                                                                     | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_dmtd/stab_cntr1                                                                                                                              |                5 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                3 |             16 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/clk_pll_dmtd                                                | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr[15]_i_1__0_n_0                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_dmtd/stab_cntr1                                                                                                                              |                5 |             16 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/E[0]                                                                                                                                                            | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                3 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[72].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/regs_o_reg[dac_hpll_wr_o]_0[0]                                                                                           | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                3 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                3 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                4 |             16 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_dac_arb/U_DAC/dataSh[23]_i_2_n_0                                                                                                                                                               | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                6 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                3 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                5 |             16 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_dac_arb/dac_data[15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                3 |             16 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_reg[diag_cr_adr_load_o]_0[0]                                                                                                               | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                7 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                6 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[28].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[250].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[251].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[252].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[253].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[254].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[255].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[25].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[26].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[27].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[24].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[29].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[2].ED/FDPE_ED1_0                                                                                                                                                                                           | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[30].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[31].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[32].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[33].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[34].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[35].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[36].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[240].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[232].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[233].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[234].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[235].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[236].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[237].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[238].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[239].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[23].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[37].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[241].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[242].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[243].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[244].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[245].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[246].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[247].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[248].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[249].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[63].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[55].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[56].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[57].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[58].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[59].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[5].ED/FDPE_ED1_0                                                                                                                                                                                           | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[60].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[61].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[62].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[54].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[64].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[65].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[66].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[67].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[68].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[69].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[6].ED/FDPE_ED1_0                                                                                                                                                                                           | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[70].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[71].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[46].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[38].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[39].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[3].ED/FDPE_ED1_0                                                                                                                                                                                           | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[40].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[41].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[42].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[43].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[44].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[45].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[231].ED/FDPE_ED1_0                                                                                                                                                                                         | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[47].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[48].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[49].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[4].ED/FDPE_ED1_0                                                                                                                                                                                           | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[50].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[51].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[52].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[53].ED/FDPE_ED1_0                                                                                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/counter_reset_buf                                                                                                                                                                                                  |                4 |             16 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx/sample_int_re                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[0]                                                                                                                                                |                                                                                                                                                                                                                                                        |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[3]                                                                                                                                              |                                                                                                                                                                                                                                                        |                4 |             16 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_state                                                                                                                                                   | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes[0]_i_1_n_0                                                                                                                                    |                4 |             16 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes                                                                                                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_out                                                                                                                                                                                 |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                 |                3 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[2]                                                                                                                                              |                                                                                                                                                                                                                                                        |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[1]                                                                                                                                              |                                                                                                                                                                                                                                                        |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[0]                                                                                                                                              |                                                                                                                                                                                                                                                        |                4 |             16 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/ClkASignalToggleSyncReg_reg                                                                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                |                2 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr_uc                                                                                                                                                |                                                                                                                                                                                                                                                        |                4 |             16 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/load_wr                                                                                                                                                        |                                                                                                                                                                                                                                                        |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[1]                                                                                                                                                |                                                                                                                                                                                                                                                        |                4 |             16 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx/E[0]                                                                                                                                                                                       | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_out                                                                                                                                                                                 |                2 |             16 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx_pause/sync_good_rx/E[0]                                                                                                                                                                    | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_out                                                                                                                                                                                 |                6 |             16 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/i___26_n_0                                                                                                                                     | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                5 |             16 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/p_fsm/U_delay_six_cyc/E[0]                                                                                                         | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                2 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                7 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[9]                                                                                                                                                                                | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                      |                6 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/i___21_n_0                                                                                                                                     | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[2]                                                                                                                                                                                | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                      |                5 |             16 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/wepa                                                                                                                                                               |                                                                                                                                                                                                                                                        |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx/E[0]                                                                                                                                                                                       | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_out                                                                                                                                                                                 |                2 |             16 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/FSM_onehot_state_reg[4]_0[0]                                                                                   | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |               10 |             16 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/SHIFT_REG0                                                                                               |                                                                                                                                                                                                                                                        |                5 |             16 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/Q[0]                                                                                                                                                                                  | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_out                                                                                                                                                                                 |                3 |             16 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_VALID                                                                                                        | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/MGT_RESET.SRESET_reg[0]                                                                                          |                4 |             16 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/ClkASignalToggleSyncReg_reg                                                                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                |                2 |             16 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/wepa                                                                                                                                                               |                                                                                                                                                                                                                                                        |                4 |             16 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes                                                                                                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_reset_out                                                                                                                                                                                 |                5 |             16 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/i___29_n_0                                                                                                                                     | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                8 |             16 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_state                                                                                                                                                   | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes[0]_i_1_n_0                                                                                                                                    |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                        |                6 |             16 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx_pause/sync_good_rx/E[0]                                                                                                                                                                    | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_out                                                                                                                                                                                 |                6 |             16 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/i___31_n_0                                                                                                                                     | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                7 |             16 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx/sample_int_re                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                3 |             16 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/i___27_n_0                                                                                                                                     | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                5 |             16 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/load_wr                                                                                                                                                        |                                                                                                                                                                                                                                                        |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.OF_Valid_DFF/E[0]                                                                                                | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/man_block.managen/mdio_enabled.phy/gen_mdio.ma_miim_ready_d1_int_reg[0]                                                                                                                            | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                3 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/man_block.managen/conf/int_tx_frame_length[14]_i_1_n_0                                                                                                                                             | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/man_block.managen/conf/int_rx_frame_length[14]_i_1_n_0                                                                                                                                             | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                3 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/ipic_mux_inst/E[0]                                                                                                                                                                                 | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[3]                                                                                                                                                |                                                                                                                                                                                                                                                        |                4 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[2]                                                                                                                                                |                                                                                                                                                                                                                                                        |                4 |             16 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/Q[0]                                                                                                                                                                                  | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_out                                                                                                                                                                                 |                3 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                    |                                                                                                                                                                                                                                                        |                3 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_10                                                                                                         |                                                                                                                                                                                                                                                              | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                              |                5 |             16 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/SHIFT_REG0                                                                                                               |                                                                                                                                                                                                                                                        |                7 |             16 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_VALID                                                                                                                        | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/MGT_RESET.SRESET_reg[0]                                                                                                          |                3 |             16 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/i___23_n_0                                                                                                                                     | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                5 |             16 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/p_fsm/U_delay_six_cyc/ser_count_reg[0]                                                                                             | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/i___70_n_0                                                                                                                               |                2 |             16 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/p_fsm/U_delay_six_cyc/ser_count_reg[0]                                                                                             |                                                                                                                                                                                                                                                        |                2 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/stepper_control_0/inst/running0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                7 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                               |                4 |             17 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/rx/E[0]                                                                                                                                                                                       | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_reset_out                                                                                                                                                                                 |                4 |             17 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/E[0]                                                                                                                      | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                5 |             17 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk                                                                      | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                                                                                                 | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/clear                                                                                                                                  |                5 |             17 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/TP_I/E[0]                                                                                                                                                                                               | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                      |                4 |             17 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/stepper_control_0/inst/step_count[0]_i_1_n_0                                                                                                                                                                                                       | base_mb_i/stepper_control_0/inst/running0                                                                                                                                                                                                              |                5 |             17 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_0                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/sel                                                                                            | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/i___58_n_0                                                                                                                                                     |                5 |             17 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |                5 |             17 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk                                                                      | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                                                                                                                 | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/clear                                                                                                                                                  |                5 |             17 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                   | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |                4 |             17 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |                5 |             17 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_REGISTERS/TP_I/E[0]                                                                                                                                                                                               | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                      |                3 |             17 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0                                                                                                                                    | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1                                                                                                                                                                                       |                3 |             17 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0                                                                                                                                    | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1                                                                                                                                                                                       |                5 |             17 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/i_cyc_o3_out                                                                     | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/rst_i                                                                                                                                                                     |                5 |             17 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                   | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |                3 |             17 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                              |                6 |             17 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                  | base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                            |                5 |             17 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/rx/E[0]                                                                                                                                                                                       | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_out                                                                                                                                                                                 |                3 |             17 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/SPI_access_0/inst/counter0                                                                                                                                                                                                                   |                5 |             17 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                5 |             17 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                4 |             17 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |                3 |             18 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_bufg                                                                |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                4 |             18 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_1                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/tx_odata_reg[15]_i_1_n_0                                                                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_mcr_reset/SR[0]                                                                   |                9 |             18 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 |                                                                                                                                                                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/byte_cntr1                                                                                                       |               10 |             18 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 |                                                                                                                                                                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_power_down/fifo_clear_n_d4_reg__0                                                 |                6 |             18 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_intc_0/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                              |                6 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                 |                3 |             18 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/i___25_n_0                                                                                                                                     | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                8 |             18 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/crossbar/matrix_old_reg[0,1]_1[0]                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                6 |             18 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                 | base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                   |                4 |             18 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                       | base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                |                3 |             18 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_1                       |                                                                                                                                                                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_power_down/fifo_clear_n_d4_reg__0                                                 |                4 |             18 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                          | base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                   |                4 |             18 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/FSM_sequential_ntx_state_reg[1][0]                                          | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                4 |             18 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/SYNC_STATUS_REG0                                                                                                                   |                5 |             18 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/SYNC_STATUS_REG0                                                                                                   |                5 |             18 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                 |                3 |             18 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                              | base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                |                4 |             18 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/tmp_adr[1]_i_1_n_0                                                                                 |                                                                                                                                                                                                                                                        |                7 |             19 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/p_0_in                                                                                                                                                                                               | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                     |                3 |             19 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter                                                                                                                             | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out                                                                                                                         |                5 |             19 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/gen_sregs[21].U_SRLx/en_i                                                                                      |                                                                                                                                                                                                                                                        |                6 |             19 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter                                                                                                                                             | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                 |                5 |             19 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                   | base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                4 |             19 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | base_mb_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                         |                4 |             19 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/matrix_old_reg[0,5][0]                                                                   | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                6 |             19 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter                                                                                                                                             | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out                                                                                                                                         |                5 |             19 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/p_0_in                                                                                                                                                                                               | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                     |                3 |             19 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter                                                                                                                             | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                 |                5 |             19 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                     | base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                          |                6 |             19 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_spi_sel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                      |                6 |             20 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/ETH_CORE_CTRL_1/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                | base_mb_i/ETH_CORE_CTRL_1/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                                                                                                              |                6 |             20 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_1                       |                                                                                                                                                                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Sync_reset_refclk/clear                                                                                                                                 |                8 |             20 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sig_rx_channel_reset_reg                                                                                                                          |                4 |             20 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                | base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                                                                                                              |                4 |             20 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count                                                                                                                          |                                                                                                                                                                                                                                                        |                5 |             20 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                          | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |                7 |             20 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                         | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                6 |             20 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/flash_control_0/inst/rate_count                                                                                                                                                                                                              |                5 |             20 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                             | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                6 |             20 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/E[0]                                                                                                                                                             | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SR[0]                                                                                                                                                      |                3 |             20 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg_1                                                                                                                                 | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_reset_out                                                                                                                                                                                 |                6 |             20 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sig_rx_channel_reset_reg                                                                                                                          |                4 |             20 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/stepper_control_0/inst/running_reg_n_0                                                                                                                                                                                                             | base_mb_i/stepper_control_0/inst/running0                                                                                                                                                                                                              |                4 |             20 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                  |                4 |             20 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count                                                                                                                                          |                                                                                                                                                                                                                                                        |                5 |             20 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                  |                4 |             20 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_hold_1                                                                                                                                  | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_txd                                                                                                                                    |                6 |             20 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                            | base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                          |                5 |             20 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/rddata_reg[27]                                                                                                                 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                9 |             20 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sig_rx_channel_reset_reg                                                                                                                          |                4 |             20 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg_1                                                                                                                                 | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_out                                                                                                                                                                                 |               11 |             20 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sig_rx_channel_reset_reg                                                                                                                          |                4 |             20 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                      | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |                7 |             20 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_hold_1                                                                                                                                  | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_txd                                                                                                                                    |                6 |             20 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 |                                                                                                                                                                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/serdes_rst_o1                                                                                     |                9 |             20 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                               |                4 |             20 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sig_tx_channel_reset_reg                                                                                                                          |                4 |             20 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/E[0]                                                                                                                                                             | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SR[0]                                                                                                                                                      |                6 |             20 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                             | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                6 |             20 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                         | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                5 |             20 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                               |                4 |             20 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sig_tx_channel_reset_reg                                                                                                                          |                4 |             20 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/E[0]                                                                                                                                                          | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SR[0]                                                                                                                                                   |                6 |             21 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/RX_SM/SFD_FLAG_reg                                                                                                                                                                           | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_reset_out                                                                                                                                                                                 |                5 |             21 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/i___52_n_0                                                                                                                                     |                                                                                                                                                                                                                                                        |                6 |             21 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/syncs[0].shifters_reg[0][0]__0_0                                                                                                                                                | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/i___254_n_0                                                                                                                                                    |                5 |             21 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/U_Output_FIFO/E[0]                                                                                                                 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                6 |             21 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/sel                                                                                             | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer0                                                                               |                6 |             21 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                          |                6 |             21 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/RX_SM/SFD_FLAG_reg                                                                                                                                                                           | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_out                                                                                                                                                                                 |                7 |             21 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkB_reset_inst/reset2axi_str_txc                                                                                                                                    |                9 |             22 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/clk_pll_dmtd                                                | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_int_1                                                                                                 |                                                                                                                                                                                                                                                        |                7 |             22 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                  | base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                         |                6 |             22 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                           | base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                                                                                                         |                4 |             22 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/toggle_i_1_n_0                                                                                                                                                                                   | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                           |                7 |             22 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |               22 |             22 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_0                       |                                                                                                                                                                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_power_down/rx_state0                                                              |               13 |             22 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkB_reset_inst/reset2axi_str_txc                                                                                                                                    |                9 |             22 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                             | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |               22 |             22 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/rst_net_n_o_reg_0                                                                                                                                        | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked[1][21]_i_1_n_0                                                                                                    |                8 |             22 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/rst_net_n_o_reg_0                                                                                                                                        | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/tags_masked[0][21]_i_1_n_0                                                                                                    |                5 |             22 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/clk_pll_dmtd                                                | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/tag_int[21]_i_1_n_0                                                                                   |                                                                                                                                                                                                                                                        |                8 |             22 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/clk_pll_dmtd                                                | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/E[0]                                                                                                                     |                                                                                                                                                                                                                                                        |                6 |             22 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable                                                                                                                                                                 | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                4 |             22 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |               22 |             22 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/clk_pll_dmtd                                                | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/FSM_onehot_state_reg[2][0]                                                                                               |                                                                                                                                                                                                                                                        |                6 |             22 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable                                                                                                                                                                 | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                5 |             22 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/toggle_i_1_n_0                                                                                                                                                                   | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                           |                4 |             22 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 |                                                                                                                                                                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/sync_posedge.synced_o_reg                                                                                                               |                5 |             22 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                                      |               12 |             23 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/csr_x_reg[1][0]                                                                          | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/rst_i                                                                                                                                                                     |               11 |             23 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                                            |                                                                                                                                                                                                                                                              | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                                                                                                   |                3 |             23 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                             |                6 |             24 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                               | base_mb_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                            |                5 |             24 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                       | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                    |                9 |             24 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_0                       |                                                                                                                                                                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/sync_posedge.synced_o_reg                                                                                                               |                4 |             24 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                         |                6 |             24 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_0                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_Bitslide/counter[23]_i_1_n_0                                                                                                                           | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/AR[0]                                                                                                                                   |                4 |             24 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/i___68_n_0                                                                                                                                     |                                                                                                                                                                                                                                                        |               10 |             24 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                    |                                                                                                                                                                                                                                                        |                3 |             24 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[1]                                                                                                                                                           |                9 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                    |                                                                                                                                                                                                                                                        |                3 |             24 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                7 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                   | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                     |                7 |             25 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_tcr_enable_int_reg_0[0]                                                                                                                      | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                7 |             25 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/RESET2TEMACn                                                                                                                                         |                5 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                      | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                        |                7 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                          | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                     |                7 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                         | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                    |                7 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                4 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                7 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                7 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_1                                                                                                                                                                    | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                   |                7 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                5 |             25 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/RESET2TEMACn                                                                                                                                         |                5 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_1                                                                                                                                                                    | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                   |                9 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               10 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                6 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                7 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                 | base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                       |                8 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                |               18 |             25 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/E[0]                                                                                     | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/rst_i                                                                                                                                                                     |                7 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                6 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                6 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                6 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                6 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                             | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                        |                7 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                6 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                6 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                6 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                6 |             25 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_0                       |                                                                                                                                                                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/AR[0]                                                                                                                                   |               12 |             25 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/statistics_vector_3                                                                                                                                                    | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_reset_out                                                                                                                                                                                 |                6 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                7 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                5 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                      | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                        |                7 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                             | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                        |                7 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                6 |             25 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/statistics_vector_3                                                                                                                                                    | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_out                                                                                                                                                                                 |                4 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                6 |             25 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/rx_statistics_valid                                                                                                                                                                          | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i[26]_i_1_n_0                                                                                                                                                               |                4 |             26 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_dac_arb/U_DAC/bitCounter1                                                                                                                                                                      | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_dac_arb/U_DAC/sendingData0                                                                                                                                                               |                4 |             26 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                          |                8 |             26 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/toggle                                                                                                                                                                           | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                           |                6 |             26 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/toggle                                                                                                                                                                                           | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                                           |                8 |             26 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/rx_statistics_valid                                                                                                                                                                          | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i[26]_i_1_n_0                                                                                                                                                               |                6 |             26 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/ep_rfcr_hpap_int                                                                         | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                6 |             26 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_0                       |                                                                                                                                                                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_mcr_reset/SR[0]                                                                   |                7 |             27 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |               11 |             27 |
|  base_mb_i/maroc_dc_0/inst/USR_LOGIC/bit_clk_bufg                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                     | base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                 |                8 |             27 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_0                       |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               15 |             27 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/p_0_in                                                                                                                                                             | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/sync_stats_reset/SR[0]                                                                                                                                                                       |                7 |             28 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_1                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_r/take_tx_synced_p                                                                                           | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Sync_reset_refclk/clear                                                                                                                                 |                6 |             28 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg[0]                                                                                                                                           |                6 |             28 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/i___20_n_0                                                                                                                                     | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |               15 |             28 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_1                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/take_rx_synced_p                                                                                           | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Sync_reset_refclk/clear                                                                                                                                 |                6 |             28 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                           | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                          |                5 |             28 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_1                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_nsec_int0                                                                                                            | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                8 |             28 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_1                       |                                                                                                                                                                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r[0]_i_1_n_0                                                                                        |                7 |             28 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_PRE.PRE_reg_0                                                                                                                                                         | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_out                                                                                                                                                                                 |                9 |             28 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_adj_nsec_wr_o_reg_0[0]                                                                                                    | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                8 |             28 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_1                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_en                                                                                                                 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/cntr_nsec0                                                                                                               |                8 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |                4 |             28 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |                5 |             28 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_1                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_pwidth_o0                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                4 |             28 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_1                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/i___378_n_0                                                                                                                                                          | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Sync_reset_refclk/clear                                                                                                                                 |                7 |             28 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg[0]                                                                                                                                           |                4 |             28 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/p_0_in                                                                                                                                                             | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/sync_stats_reset/SR[0]                                                                                                                                                                       |                9 |             28 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_PRE.PRE_reg_0                                                                                                                                                         | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_out                                                                                                                                                                                 |                8 |             28 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/ep_fcr_tx_thr_int                                                                        | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                6 |             28 |
|  base_mb_i/clk_wiz_0/inst/clk_out250_0                                                                                                   | base_mb_i/maroc_dc_0/inst/USR_LOGIC/testpoint[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                6 |             29 |
|  base_mb_i/clk_wiz_0/inst/clk_out250_2                                                                                                   |                                                                                                                                                                                                                                                              | base_mb_i/elapsed_time_gen_0/inst/counter_reset_2                                                                                                                                                                                                      |                8 |             29 |
|  base_mb_i/clk_wiz_0/inst/clk_out250_2                                                                                                   | base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET2_load                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                7 |             29 |
|  base_mb_i/clk_wiz_0/inst/clk_out250_3                                                                                                   |                                                                                                                                                                                                                                                              | base_mb_i/elapsed_time_gen_0/inst/counter_reset_3                                                                                                                                                                                                      |                8 |             29 |
|  base_mb_i/clk_wiz_0/inst/clk_out250_3                                                                                                   | base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET3_load                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                6 |             29 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/refill_address[30]_i_1_n_0                                                       |                                                                                                                                                                                                                                                        |                7 |             29 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_0                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/stage2                                                                           |                                                                                                                                                                                                                                                        |                8 |             29 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/state_reg[3]_0[0]                                                                | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/rst_i                                                                                                                                                                     |               10 |             29 |
|  base_mb_i/clk_wiz_0/inst/clk_out250_0                                                                                                   |                                                                                                                                                                                                                                                              | base_mb_i/elapsed_time_gen_0/inst/counter_reset_0                                                                                                                                                                                                      |                8 |             29 |
|  base_mb_i/clk_wiz_0/inst/clk_out250_1                                                                                                   | base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET1_load                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                9 |             29 |
|  base_mb_i/clk_wiz_0/inst/clk_out250_1                                                                                                   |                                                                                                                                                                                                                                                              | base_mb_i/elapsed_time_gen_0/inst/counter_reset_1                                                                                                                                                                                                      |                8 |             29 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_data[29]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                        |                7 |             29 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_data[29]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                        |                6 |             29 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0                                                                               |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/ETH_CORE_CTRL_1/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                         | base_mb_i/ETH_CORE_CTRL_1/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                              |                7 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_mem_wr_addr_1                                                                                                                                   | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkB_reset_inst/reset2axi_str_txc                                                                                                                                    |                6 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0                                                                                   |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0                                                                                 |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0                                                                              |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0                                                                               |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0                                                                               |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0                                                                               |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0                                                                               |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0                                                                                |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                  |                9 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0                                                                                     |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0                                                                                   |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                         | base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                              |                6 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/i___0_n_0                                                                                                                                                            | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0                                                                                 |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0                                                                                     |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0                                                                               |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0                                                                               |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0                                                                               |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0                                                                               |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0                                                                               |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                  |               10 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_mem_wr_addr_1                                                                                                                                   | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkB_reset_inst/reset2axi_str_txc                                                                                                                                    |                5 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0                                                                               |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0                                                                               |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0                                                                               |                                                                                                                                                                                                                                                        |                8 |             30 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Jump_Logic_I1/MUXCY_JUMP_CARRY9/wb_exception_raw_kind_reg[31]                                                                                                                           | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/bp0_branch_target[0]_i_1_n_0                                                                                                                                                      |               12 |             31 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                                                                                                   | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size[0]_i_1_n_0                                                                                                                                                                   |                8 |             31 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                             |               21 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                 |                8 |             31 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/spll_trr_rdreq_int_d0_reg[0]                                                             | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |               11 |             31 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/i___32_n_0                                                                                                                                     | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |               16 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/regs_o_reg[diag_cr_adr_load_o][0]                                                                                                               | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |               11 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_reg[diag_dat_load_o]_0[0]                                                                                                                  | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |               10 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/d_cyc_o_reg[0]                                                                                                                                  | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/rst_i                                                                                                                                                                     |                9 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/i_cyc_o_reg                                                                                                                                     | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/rst_i                                                                                                                                                                     |               11 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_adj_utchi_wr_o_reg_0[0]                                                                                                   | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                9 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_IF1_Insert_FPGA_No_MMU.PR_IF1_Ins_Or1/carry_or_i1/MUXCY_I/lopt_7                                                                                                                  | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |               12 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift[31]_i_1_n_0                                                                                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                9 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/i___30_n_0                                                                                                                                     | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                8 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/ipic_mux_inst/bus2ip_addr_i_reg[7]_0                                                                                                                                                               | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                6 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_rdack_reg_0[0]                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/man_reset.int_mgmt_host_reset_reg[0]                                                                                                                         |                9 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/IAXI_Interface_I1/if3_access_starting                                                                                                                                                             | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                7 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                                                                                          | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]                                                                                        |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                   |               10 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/ipic_mux_inst/SR[0]                                                                                                                                                                          |               14 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data[31]_i_1__3_n_0                                                                                                                               |                5 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                  | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |               15 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/gen_old_crc.U_tx_crc_generator/en_i                                                                        | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/SS[0]                                                                                          |               19 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_10[0]                                                                                                                                                                | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                                      |                7 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data[31]_i_1__3_n_0                                                                                                                               |                9 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[1]                                                                                                                                                           |               11 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                         |                7 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_rdack_reg_0[0]                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/man_reset.int_mgmt_host_reset_reg[0]                                                                                                                         |               10 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/E[0]                                                                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/mem_reg_2[0]                                                         |               21 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/ipic_mux_inst/bus2ip_addr_i_reg[7]_0                                                                                                                                                               | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                7 |             32 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/bytes_12_and_13_d19                                                                                                                                                    | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_out                                                                                                                                                                                 |               11 |             32 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                       |               12 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/csr_x_reg[0][0]                                                                          | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/rst_i                                                                                                                                                                     |               21 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/matrix_old_reg[0,4]_18[0]                                                                | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |               15 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                                                                                                   | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset                                                                                                                                                                      |                7 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/matrix_old_reg[0,4]_16[0]                                                                | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |               18 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/i___33_n_0                                                                                                                                     | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |               15 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/matrix_old_reg[0,4]_15[0]                                                                | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |               14 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/matrix_old_reg[0,4]_14[0]                                                                | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |               15 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/ack_in_progress_reg_0[0]                                                                 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |               12 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/matrix_old_reg[0,4]_13[0]                                                                | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |               17 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/adp_in_reg[ack]_0[0]                                                                     | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                9 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/matrix_old_reg[0,4]_19[0]                                                                | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |               10 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/matrix_old_reg[0,0]_1[0]                                                                 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |               15 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/matrix_old_reg[0,0]_6[0]                                                                 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |               10 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/matrix_old_reg[0,1]_10[0]                                                                | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |               15 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/matrix_old_reg[0,1]_3[0]                                                                 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                8 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/matrix_old_reg[0,4]_12[0]                                                                | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |               18 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/matrix_old_reg[0,4]_11[0]                                                                | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |               14 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/matrix_old_reg[0,4]_10[0]                                                                | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |               12 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/matrix_old_reg[0,4][0]                                                                   | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |               26 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[1]                                                                                                                                                                                | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                      |                9 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                               | base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                   |                6 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/p_44_in                                                                                                                                             |                                                                                                                                                                                                                                                        |                5 |             32 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                       |               13 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_overflow_reg_n_0                                                                                                                                    | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |                8 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                    | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |               10 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[5]                                                                                                                                                                                | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                      |               12 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[4]                                                                                                                                                                                | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                      |               10 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/matrix_old_reg[0,4]_8[0]                                                                 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |               10 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[3]                                                                                                                                                                                | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                      |               10 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/matrix_old_reg[0,8][0]                                                                   | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |               12 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/matrix_old_reg[0,4]_7[0]                                                                 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |               20 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/matrix_old_reg[0,4]_22[0]                                                                | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |               17 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[0]                                                                                                                                                                                | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                      |                7 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/matrix_old_reg[0,4]_20[0]                                                                | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |               11 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/use_buf_reg[0]                                                                   | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/rst_i                                                                                                                                                                     |               18 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/use_buf_reg_0[0]                                                                 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/rst_i                                                                                                                                                                     |               25 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_cyc_o15_out                                                                            | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/rst_i                                                                                                                                                                     |               11 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M3_FPGA.PR_M3_And2/carry_and_i1/MUXCY_I/lopt_7                                                                                                                                    | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DLMB_Interface_I1/Use_DLMB.WB_DLMB_Valid_Read_Data[0]_i_1_n_0                                                                                                                               |                9 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/E[0]                                                                                                                                                                            | base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/scndry_out                                                                                                                                                                  |               10 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                                                                          | base_mb_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                          |                5 |             32 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/ENABLE_REG_reg_n_0                                                                                                                                                                           | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/RX_SM/SFD_FLAG_reg                                                                                                                                                                     |               14 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[0]                                                                                                                                                                                | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                      |               12 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[1]                                                                                                                                                                                | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                      |               12 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/i___28_n_0                                                                                                                                     | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |               13 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                              | base_mb_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                          |                5 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                        | base_mb_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |               32 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[3]                                                                                                                                                                                | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                      |               10 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[4]                                                                                                                                                                                | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                      |                6 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[5]                                                                                                                                                                                | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                      |                9 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                           | base_mb_i/GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                             |                8 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_gpio_mech/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                  | base_mb_i/axi_gpio_mech/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                    |                7 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                        | base_mb_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                6 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                    | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |                7 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/abort_i_cs2                                                                                                                                                                     | base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/scndry_out                                                                                                                                                                  |               10 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M3_FPGA.PR_M3_And5/carry_and_i1/MUXCY_I/Performance_Debug_Control.dbg_freeze_nohalt_reg[0]                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                7 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/i___518_n_0                                                                                                                                                          | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |               32 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                        | base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                9 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[24].TCSR0_FF_I                                                                                                                                                          | base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                5 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                            | base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0                                                                                                                                                                                         |               11 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/out_shift_reg[0][31]_i_1_n_0                                                                                                                                              | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/slv_reg2_reg_n_0_[0]                                                                                                                                                          |                5 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/out_shift_reg[1][31]_i_1_n_0                                                                                                                                              | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/slv_reg2_reg_n_0_[0]                                                                                                                                                          |                6 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                 | base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                |               11 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/p_44_in                                                                                                                                             |                                                                                                                                                                                                                                                        |                6 |             32 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                                            | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                          |                                                                                                                                                                                                                                                        |               12 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                               | base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                   |                9 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift[31]_i_1_n_0                                                                                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |                7 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/ipic_mux_inst/SR[0]                                                                                                                                                                          |               16 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                     | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |               13 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                    |                9 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                    |               11 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/i___22_n_0                                                                                                                                     | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |               12 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/i___24_n_0                                                                                                                                     | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |               11 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                            |                9 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                        | base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |               32 |             32 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/ENABLE_REG_reg_n_0                                                                                                                                                                           | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/RX_SM/SFD_FLAG_reg                                                                                                                                                                     |               10 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                                                                                                                |                7 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/INPUT_DOUBLE_REGS3/p_0_in__0                                                                                                                                               | base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timebase_Reg_Reset                                                                                                                                                   |                8 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                   | base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                       |               17 |             32 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_1                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cntr_utclo_int0                                                                                                           | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                8 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                         |                7 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                     | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                           |               11 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/p_0_out                                                                                                                                                                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/p_1_out                                                                                                                                                                   |               10 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/out_shift_reg[3][31]_i_1_n_0                                                                                                                                              | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/slv_reg2_reg_n_0_[0]                                                                                                                                                          |                5 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/out_shift_reg[2][31]_i_1_n_0                                                                                                                                              | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/slv_reg2_reg_n_0_[0]                                                                                                                                                          |                6 |             32 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/bytes_12_and_13_d19                                                                                                                                                    | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_reset_out                                                                                                                                                                                 |                9 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                             | base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                          |                6 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                        | base_mb_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                          |                9 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                      | base_mb_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                          |               12 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/SR[0]                                                                                                                                  |               13 |             33 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/enb2                                                                                                                                                               |                                                                                                                                                                                                                                                        |                9 |             33 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_0                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_tscr_en_rxts_int_reg_0[0]                                                                                           | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_rxclk/sync_posedge.synced_o_reg_1[0]                                                                                                         |                9 |             33 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    | base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                         |                6 |             33 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                        |               10 |             33 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/enb2                                                                                                                                                               |                                                                                                                                                                                                                                                        |                9 |             33 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_IF3_FPGA.PR_IF3_And3/carry_and_i1/MUXCY_I/lopt_7                                                                                                                                  | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                9 |             33 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/SR[0]                                                                                                                                                  |               12 |             33 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                     |                5 |             33 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                9 |             33 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                     |                5 |             33 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/IAXI_Interface_I1/s2b                                                                                                                                                                             | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/IAXI_Interface_I1/p_1_out                                                                                                                                                                   |               13 |             33 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_0                       |                                                                                                                                                                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/pcs_fab_o_reg[error]_1[0]                                                                |               12 |             33 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                          | base_mb_i/GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                             |                7 |             33 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_1                       |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               13 |             33 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                               |                                                                                                                                                                                                                                                        |                7 |             33 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                  |                                                                                                                                                                                                                                                        |                9 |             33 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_done_gen/E[0]                                                                                                         | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |                9 |             33 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/FSM_onehot_state_reg[1][0]                                                 |                                                                                                                                                                                                                                                        |               10 |             34 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_IF3_FPGA.PR_IF3_And3/carry_and_i1/MUXCY_I/Using_FPGA.Native_0                                                                                                                     | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |                7 |             34 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                9 |             34 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                                                                                                             |               14 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                            |               11 |             34 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                                                                                                             |               15 |             34 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr4_n                                                                                                                                                                       | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_addr_cmp[9]                                                                                                                                                              |                6 |             35 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_gpio_mech/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                 | base_mb_i/axi_gpio_mech/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                    |                7 |             35 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr4_n                                                                                                                                                                       | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_addr_cmp[9]                                                                                                                                                              |                7 |             35 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_1[0]                                         | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                    |                6 |             36 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                                                                                                          |               15 |             36 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_gpio_mech/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                                                                                                             |               11 |             36 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_1[0]                                         | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                    |                7 |             36 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_0                       |                                                                                                                                                                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/stage20                                                                    |                6 |             37 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                  | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                    |               10 |             37 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/ETH_CORE_CTRL_1/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                 | base_mb_i/ETH_CORE_CTRL_1/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                                                                                                              |               10 |             37 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                 | base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                                                                                                              |               10 |             37 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/rx_reset_reg_0                                                                                                                                                                         |                8 |             38 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            | base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                                                                                                         |                9 |             38 |
|  base_mb_i/clk_wiz_0/inst/clk_out250_1                                                                                                   |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               10 |             38 |
|  base_mb_i/clk_wiz_0/inst/clk_out250_3                                                                                                   |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               13 |             38 |
|  base_mb_i/clk_wiz_0/inst/clk_out250_2                                                                                                   |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                9 |             38 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/rx_reset_reg_0                                                                                                                                                                         |                6 |             38 |
|  base_mb_i/clk_wiz_0/inst/clk_out250_0                                                                                                   |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               10 |             39 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_1                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/E[0]                                                                                                                           | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/cntr_nsec0                                                                                                               |               11 |             40 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                              |               14 |             40 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                           |               10 |             41 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                9 |             41 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                           |               11 |             41 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                             |               16 |             41 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                                                                                                                      |                6 |             42 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                        |               13 |             42 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/SR[0]                                                                                                                                                                                |               14 |             43 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                                            | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               14 |             45 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                    |                8 |             46 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                           |               14 |             46 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                    |                9 |             46 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                                           |               14 |             46 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                             |               14 |             47 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_gpio_mech/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                    |               15 |             47 |
|  base_mb_i/maroc_dc_0/inst/USR_LOGIC/bit_clk_local                                                                                       | base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_par_data_reg0[11]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               12 |             48 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                        |                6 |             48 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10_2                                                                                                                                             | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_reset_out                                                                                                                                                                                 |               11 |             48 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                     |               10 |             48 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10_2                                                                                                                                             | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_out                                                                                                                                                                                 |               11 |             48 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                        |                6 |             48 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_1                       |                                                                                                                                                                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |               13 |             48 |
|  base_mb_i/maroc_dc_0/inst/USR_LOGIC/bit_clk_local                                                                                       |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               14 |             49 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                        |               15 |             49 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                        |               15 |             49 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                9 |             49 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                9 |             49 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                9 |             49 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                9 |             49 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                     |               15 |             49 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_WB/GEN_DIAG_W.GEN_LOOP[0].diag_out_regs_reg[0][1][0]                                                                                         | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |               19 |             50 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/tx_frame                                                                                                                           | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_WB/regs_o_reg[sscr1_rst_stats_o]_0                                                                                                     |               13 |             50 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                    |               14 |             50 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/clk_pll_dmtd                                                |                                                                                                                                                                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_dmtd/stab_cntr1                                                                                                                              |               15 |             50 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_port_id_o[4]_i_1_n_0                                                                           |                                                                                                                                                                                                                                                        |               11 |             54 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/i___284_n_0                                                                                                                                                          | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |               13 |             54 |
|  base_mb_i/maroc_dc_0/inst/USR_LOGIC/bit_clk_bufg                                                                                        |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               14 |             56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               23 |             63 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/Sl_Ready                                                                                                                                                                                           | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |               22 |             64 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready                                                                                                                                                                                           | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |               15 |             64 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array[1]_0                                                                                                                                               | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_reset_out                                                                                                                                                                                 |               13 |             65 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_BP0_FPGA.PR_BP0_Or1/carry_or_i1/MUXCY_I/lopt_1                                                                                                                                    | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |               15 |             65 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array[1]_0                                                                                                                                               | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_out                                                                                                                                                                                 |               12 |             65 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/U_Reset_Timestamper/pulse_sys_p1                                                                                                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |               20 |             68 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rst_int_reg_1                       | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/U_Reset_Timestamper/pulse_ref_p1_d10                                                                                                   |                                                                                                                                                                                                                                                        |               16 |             68 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL                                                                                                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_reset_out                                                                                                                                                                                 |               23 |             68 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL                                                                                                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_out                                                                                                                                                                                 |               21 |             68 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                   |               28 |             69 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                   |               30 |             69 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                       |               29 |             72 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/enb                                                                                                                                                                |                                                                                                                                                                                                                                                        |               36 |             72 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/enb                                                                                                                                                                |                                                                                                                                                                                                                                                        |               36 |             72 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                 |               19 |             75 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_IF4_Push_FPGA.Push_PipeRun/carry_and_i1/if4_push_instr_fetch                                                                                                                      |                                                                                                                                                                                                                                                        |               10 |             75 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                                                                                                 |               21 |             75 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                     |               21 |             77 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                                            |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               28 |             80 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M3_FPGA.PR_M3_And2/carry_and_i1/MUXCY_I/lopt_7                                                                                                                                    | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |               27 |             82 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/scndry_out                                                                                                                                                                  |               18 |             83 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M2_FPGA.PR_M2_And4/carry_and_i1/MUXCY_I/lopt_4                                                                                                                                    | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |               24 |             83 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/sync_stats_reset/sync_rst1                                                                                                                                                                   |               19 |             86 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/sync_stats_reset/sync_rst1                                                                                                                                                                   |               21 |             86 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/state_reg[3]                                          | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/rst_i                                                                                                                                                                     |               28 |             90 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/p_0_in                                                                                                                                                             |                                                                                                                                                                                                                                                        |               19 |             96 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/p_0_in                                                                                                                                                             |                                                                                                                                                                                                                                                        |               16 |             96 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |               24 |            103 |
|  base_mb_i/clk_wiz_1/inst/clk_10                                                                                                         |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               27 |            110 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                            |               31 |            114 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/WE                                                                                                                                                                 |                                                                                                                                                                                                                                                        |               32 |            128 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/shift_in_SR                                                                                                                                                               | base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/slv_reg2_reg_n_0_[0]                                                                                                                                                          |               31 |            128 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/wb_gpr_wr                                                                                                                                |                                                                                                                                                                                                                                                        |               16 |            128 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/WE                                                                                                                                                                 |                                                                                                                                                                                                                                                        |               32 |            128 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                     |               42 |            143 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_EX_FPGA.PR_EX_And7/carry_and_i1/MUXCY_I/ex_raw_valid_reg                                                                                                                          | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |               50 |            144 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M0_FPGA.PR_M0_And5/carry_and_i1/MUXCY_I/Using_FPGA.Native_0                                                                                                                       | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |               47 |            146 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M1_FPGA.PR_M1_And1/carry_and_i1/MUXCY_I/lopt_4                                                                                                                                    | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |               48 |            151 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |               59 |            166 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk                                                                      |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               36 |            166 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 |                                                                                                                                                                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0]                                                                                                                                                                     |               67 |            167 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |               41 |            170 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/int_mgmt_host_reset                                                                                                                                                                          |               38 |            171 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 |                                                                                                                                                                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/rst_i                                                                                                                                                                     |               61 |            195 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_out                                                                                                                                                                                 |               60 |            195 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/tx_reset_out                                                                                                                                                                                 |               67 |            195 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/Using_FPGA.Native_0                                                                                                                      | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                 |              106 |            218 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 |                                                                                                                                                                                                                                                              | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SR[0]                                                                                                                                              |              117 |            237 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |              122 |            260 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                      |               59 |            287 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                      |               52 |            287 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                          |                                                                                                                                                                                                                                                        |              131 |            356 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                             |                                                                                                                                                                                                                                                        |              132 |            356 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        | base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                             |                                                                                                                                                                                                                                                        |              130 |            356 |
|  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_0 | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_cyc_o_reg_0                                                                            | base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/rst_i                                                                                                                                                                     |               98 |            360 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_reset_out                                                                                                                                                                                 |              117 |            479 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              | base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_reset_out                                                                                                                                                                                 |              116 |            479 |
|  base_mb_i/clk_wiz_1/inst/clk_200                                                                                                        |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |              399 |            938 |
|  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/userclk2                                                                     |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |              455 |           1876 |
|  base_mb_i/clk_wiz_1/inst/clk_100                                                                                                        |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |              963 |           3876 |
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


