

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_45_1_proc1'
================================================================
* Date:           Wed Jan 28 08:24:52 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matrix_multiply_8x8_proj
* Solution:       int8_8x8_solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       75|       75|  0.375 us|  0.375 us|   64|   64|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1  |       73|       73|        18|          8|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 8, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 21 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_stream, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem_a, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_1, void @empty_15, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A" [matrix_multiply_8x8.cpp:32]   --->   Operation 24 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %i1"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln45 = br void %new.header" [matrix_multiply_8x8.cpp:45]   --->   Operation 26 'br' 'br_ln45' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %for.inc"   --->   Operation 27 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%gmem_a_addr = getelementptr i8 %gmem_a, i64 %A_read" [matrix_multiply_8x8.cpp:45]   --->   Operation 28 'getelementptr' 'gmem_a_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %first_iter_0, void %for.inc, void %for.first.iter.for.inc" [matrix_multiply_8x8.cpp:45]   --->   Operation 29 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 30 [8/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 64" [matrix_multiply_8x8.cpp:45]   --->   Operation 30 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 31 [7/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 64" [matrix_multiply_8x8.cpp:45]   --->   Operation 31 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 32 [6/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 64" [matrix_multiply_8x8.cpp:45]   --->   Operation 32 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 33 [5/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 64" [matrix_multiply_8x8.cpp:45]   --->   Operation 33 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 34 [4/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 64" [matrix_multiply_8x8.cpp:45]   --->   Operation 34 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 35 [3/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 64" [matrix_multiply_8x8.cpp:45]   --->   Operation 35 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 36 [2/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 64" [matrix_multiply_8x8.cpp:45]   --->   Operation 36 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%i1_load = load i3 %i1" [matrix_multiply_8x8.cpp:45]   --->   Operation 37 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.57ns)   --->   "%i = add i3 %i1_load, i3 1" [matrix_multiply_8x8.cpp:45]   --->   Operation 38 'add' 'i' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 39 [1/1] (0.57ns)   --->   "%icmp_ln45 = icmp_eq  i3 %i1_load, i3 7" [matrix_multiply_8x8.cpp:45]   --->   Operation 39 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln45 = store i3 %i, i3 %i1" [matrix_multiply_8x8.cpp:45]   --->   Operation 40 'store' 'store_ln45' <Predicate = true> <Delay = 0.38>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %new.header, void %VITIS_LOOP_55_3.exitStub" [matrix_multiply_8x8.cpp:45]   --->   Operation 41 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 42 [1/8] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 64" [matrix_multiply_8x8.cpp:45]   --->   Operation 42 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.inc" [matrix_multiply_8x8.cpp:45]   --->   Operation 43 'br' 'br_ln45' <Predicate = (first_iter_0)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 44 [1/1] (3.65ns)   --->   "%gmem_a_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_8x8.cpp:48]   --->   Operation 44 'read' 'gmem_a_addr_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.65>
ST_11 : Operation 45 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_8x8.cpp:48]   --->   Operation 45 'read' 'gmem_a_addr_read_1' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.65>
ST_12 : Operation 46 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_8x8.cpp:48]   --->   Operation 46 'read' 'gmem_a_addr_read_2' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.65>
ST_13 : Operation 47 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_3 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_8x8.cpp:48]   --->   Operation 47 'read' 'gmem_a_addr_read_3' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.65>
ST_14 : Operation 48 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_4 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_8x8.cpp:48]   --->   Operation 48 'read' 'gmem_a_addr_read_4' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 3.65>
ST_15 : Operation 49 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_5 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_8x8.cpp:48]   --->   Operation 49 'read' 'gmem_a_addr_read_5' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 3.65>
ST_16 : Operation 50 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_6 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_8x8.cpp:48]   --->   Operation 50 'read' 'gmem_a_addr_read_6' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 3.65>
ST_17 : Operation 51 [1/1] (3.65ns)   --->   "%gmem_a_addr_read_7 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr" [matrix_multiply_8x8.cpp:48]   --->   Operation 51 'read' 'gmem_a_addr_read_7' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 1.40>
ST_18 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [matrix_multiply_8x8.cpp:48]   --->   Operation 52 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [matrix_multiply_8x8.cpp:48]   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [matrix_multiply_8x8.cpp:45]   --->   Operation 54 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 55 [1/1] (0.00ns)   --->   "%row_a = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %gmem_a_addr_read_7, i8 %gmem_a_addr_read_6, i8 %gmem_a_addr_read_5, i8 %gmem_a_addr_read_4, i8 %gmem_a_addr_read_3, i8 %gmem_a_addr_read_2, i8 %gmem_a_addr_read_1, i8 %gmem_a_addr_read" [matrix_multiply_8x8.cpp:48]   --->   Operation 55 'bitconcatenate' 'row_a' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 56 [1/1] (1.40ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %a_stream, i64 %row_a" [matrix_multiply_8x8.cpp:50]   --->   Operation 56 'write' 'write_ln50' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_18 : Operation 57 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('first_iter_0') [11]  (0.387 ns)
	'phi' operation 1 bit ('first_iter_0') [11]  (0.000 ns)

 <State 2>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', matrix_multiply_8x8.cpp:45) on port 'gmem_a' (matrix_multiply_8x8.cpp:45) [15]  (3.650 ns)

 <State 3>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', matrix_multiply_8x8.cpp:45) on port 'gmem_a' (matrix_multiply_8x8.cpp:45) [15]  (3.650 ns)

 <State 4>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', matrix_multiply_8x8.cpp:45) on port 'gmem_a' (matrix_multiply_8x8.cpp:45) [15]  (3.650 ns)

 <State 5>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', matrix_multiply_8x8.cpp:45) on port 'gmem_a' (matrix_multiply_8x8.cpp:45) [15]  (3.650 ns)

 <State 6>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', matrix_multiply_8x8.cpp:45) on port 'gmem_a' (matrix_multiply_8x8.cpp:45) [15]  (3.650 ns)

 <State 7>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', matrix_multiply_8x8.cpp:45) on port 'gmem_a' (matrix_multiply_8x8.cpp:45) [15]  (3.650 ns)

 <State 8>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', matrix_multiply_8x8.cpp:45) on port 'gmem_a' (matrix_multiply_8x8.cpp:45) [15]  (3.650 ns)

 <State 9>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', matrix_multiply_8x8.cpp:45) on port 'gmem_a' (matrix_multiply_8x8.cpp:45) [15]  (3.650 ns)

 <State 10>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read', matrix_multiply_8x8.cpp:48) on port 'gmem_a' (matrix_multiply_8x8.cpp:48) [22]  (3.650 ns)

 <State 11>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_1', matrix_multiply_8x8.cpp:48) on port 'gmem_a' (matrix_multiply_8x8.cpp:48) [23]  (3.650 ns)

 <State 12>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_2', matrix_multiply_8x8.cpp:48) on port 'gmem_a' (matrix_multiply_8x8.cpp:48) [24]  (3.650 ns)

 <State 13>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_3', matrix_multiply_8x8.cpp:48) on port 'gmem_a' (matrix_multiply_8x8.cpp:48) [25]  (3.650 ns)

 <State 14>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_4', matrix_multiply_8x8.cpp:48) on port 'gmem_a' (matrix_multiply_8x8.cpp:48) [26]  (3.650 ns)

 <State 15>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_5', matrix_multiply_8x8.cpp:48) on port 'gmem_a' (matrix_multiply_8x8.cpp:48) [27]  (3.650 ns)

 <State 16>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_6', matrix_multiply_8x8.cpp:48) on port 'gmem_a' (matrix_multiply_8x8.cpp:48) [28]  (3.650 ns)

 <State 17>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_a_addr_read_7', matrix_multiply_8x8.cpp:48) on port 'gmem_a' (matrix_multiply_8x8.cpp:48) [29]  (3.650 ns)

 <State 18>: 1.409ns
The critical path consists of the following:
	fifo write operation ('write_ln50', matrix_multiply_8x8.cpp:50) on port 'a_stream' (matrix_multiply_8x8.cpp:50) [31]  (1.409 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
