Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec  7 21:36:49 2023
| Host         : eecs-digital-33 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 rast/y_iter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rast/z_buffer1/BRAM_reg_2_11/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.184ns  (logic 4.357ns (47.441%)  route 4.827ns (52.559%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 11.898 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.021ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  mhdmicw/clkout1_buf/O
                         net (fo=177, estimated)      1.569    -1.021    rast/clk_pixel
    SLICE_X10Y10         FDRE                                         r  rast/y_iter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.518    -0.503 r  rast/y_iter_reg[0]/Q
                         net (fo=9, estimated)        0.656     0.153    rast/y_iter_reg_n_0_[0]
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124     0.277 r  rast/BRAM_reg_0_9_i_46/O
                         net (fo=1, routed)           0.000     0.277    rast/z_buffer1/S[1]
    SLICE_X9Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.827 r  rast/z_buffer1/BRAM_reg_0_9_i_34/CO[3]
                         net (fo=1, estimated)        0.000     0.827    rast/z_buffer1/BRAM_reg_0_9_i_34_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.161 r  rast/z_buffer1/BRAM_reg_0_9_i_29/O[1]
                         net (fo=2, estimated)        0.536     1.697    rast/z_buffer1_n_32
    SLICE_X10Y14         LUT2 (Prop_lut2_I0_O)        0.303     2.000 r  rast/BRAM_reg_0_9_i_35/O
                         net (fo=1, routed)           0.000     2.000    rast/z_buffer1/BRAM_reg_0_9_i_25[3]
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.376 r  rast/z_buffer1/BRAM_reg_0_9_i_22/CO[3]
                         net (fo=1, estimated)        0.000     2.376    rast/z_buffer1/BRAM_reg_0_9_i_22_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.699 r  rast/z_buffer1/BRAM_reg_0_9_i_21/O[1]
                         net (fo=1, estimated)        0.505     3.204    rast/z_buffer1/read_addr11[11]
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.819     4.023 r  rast/z_buffer1/BRAM_reg_0_9_i_18/CO[3]
                         net (fo=1, estimated)        0.000     4.023    rast/z_buffer1/BRAM_reg_0_9_i_18_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.346 r  rast/z_buffer1/BRAM_reg_mux_sel_b_pos_0__8_i_2/O[1]
                         net (fo=4, estimated)        0.716     5.062    rast/z_buffer1/read_addr10__0[13]
    SLICE_X10Y17         LUT3 (Prop_lut3_I2_O)        0.332     5.394 r  rast/z_buffer1/BRAM_mux_sel_b_pos_0__8_i_1__0/O
                         net (fo=5, estimated)        0.743     6.137    rast/z_buffer1/read_addr1[16]
    SLICE_X9Y13          LUT5 (Prop_lut5_I4_O)        0.355     6.492 r  rast/z_buffer1/BRAM_reg_2_11_ENBWREN_cooolgate_en_gate_25/O
                         net (fo=1, estimated)        1.671     8.163    rast/z_buffer1/BRAM_reg_2_11_ENBWREN_cooolgate_en_sig_15
    RAMB36_X1Y2          RAMB36E1                                     r  rast/z_buffer1/BRAM_reg_2_11/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    16.010    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     8.731 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583    10.314    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.405 r  mhdmicw/clkout1_buf/O
                         net (fo=177, estimated)      1.493    11.898    rast/z_buffer1/clk_pixel
    RAMB36_X1Y2          RAMB36E1                                     r  rast/z_buffer1/BRAM_reg_2_11/CLKBWRCLK
                         clock pessimism              0.481    12.379    
                         clock uncertainty           -0.168    12.211    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    11.768    rast/z_buffer1/BRAM_reg_2_11
  -------------------------------------------------------------------
                         required time                         11.768    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                  3.604    




