

================================================================
== Vitis HLS Report for 'Linear_layer_ds1_Pipeline_l_S_k_4_k4'
================================================================
* Date:           Sun Sep  3 07:04:49 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.509 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      773|      773|  7.730 us|  7.730 us|  773|  773|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_k_4_k4  |      771|      771|         5|          1|          1|   768|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.50>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%v448 = alloca i32 1"   --->   Operation 8 'alloca' 'v448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%k4 = alloca i32 1"   --->   Operation 9 'alloca' 'k4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sub_ln736_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %sub_ln736"   --->   Operation 10 'read' 'sub_ln736_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sub_ln735_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sub_ln735"   --->   Operation 11 'read' 'sub_ln735_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %empty"   --->   Operation 12 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%q_outp4_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %q_outp4_load"   --->   Operation 13 'read' 'q_outp4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_cast = zext i16 %tmp"   --->   Operation 14 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %k4"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %q_outp4_load_read, i32 %v448"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc245"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%k4_1 = load i10 %k4" [kernel.cpp:734]   --->   Operation 18 'load' 'k4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.77ns)   --->   "%icmp_ln734 = icmp_eq  i10 %k4_1, i10 768" [kernel.cpp:734]   --->   Operation 19 'icmp' 'icmp_ln734' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.73ns)   --->   "%add_ln734 = add i10 %k4_1, i10 1" [kernel.cpp:734]   --->   Operation 20 'add' 'add_ln734' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln734 = br i1 %icmp_ln734, void %for.inc245.split, void %for.inc248.exitStub" [kernel.cpp:734]   --->   Operation 21 'br' 'br_ln734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln735 = zext i10 %k4_1" [kernel.cpp:735]   --->   Operation 22 'zext' 'zext_ln735' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln735_1 = zext i10 %k4_1" [kernel.cpp:735]   --->   Operation 23 'zext' 'zext_ln735_1' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.81ns)   --->   "%add_ln735 = add i14 %sub_ln735_read, i14 %zext_ln735_1" [kernel.cpp:735]   --->   Operation 24 'add' 'add_ln735' <Predicate = (!icmp_ln734)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln735_2 = zext i14 %add_ln735" [kernel.cpp:735]   --->   Operation 25 'zext' 'zext_ln735_2' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%q_inp2_V_addr = getelementptr i12 %q_inp2_V, i64 0, i64 %zext_ln735_2" [kernel.cpp:735]   --->   Operation 26 'getelementptr' 'q_inp2_V_addr' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.25ns)   --->   "%add_ln736 = add i22 %sub_ln736_read, i22 %zext_ln735" [kernel.cpp:736]   --->   Operation 27 'add' 'add_ln736' <Predicate = (!icmp_ln734)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln736 = zext i22 %add_ln736" [kernel.cpp:736]   --->   Operation 28 'zext' 'zext_ln736' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%q_W2_V_addr = getelementptr i12 %q_W2_V, i64 0, i64 %zext_ln736" [kernel.cpp:736]   --->   Operation 29 'getelementptr' 'q_W2_V_addr' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%v443_V = load i14 %q_inp2_V_addr" [kernel.cpp:735]   --->   Operation 30 'load' 'v443_V' <Predicate = (!icmp_ln734)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 9216> <RAM>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%v444_V = load i22 %q_W2_V_addr" [kernel.cpp:736]   --->   Operation 31 'load' 'v444_V' <Predicate = (!icmp_ln734)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2359296> <RAM>
ST_1 : Operation 32 [1/1] (1.77ns)   --->   "%ifzero25 = icmp_eq  i10 %add_ln734, i10 768" [kernel.cpp:734]   --->   Operation 32 'icmp' 'ifzero25' <Predicate = (!icmp_ln734)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln734 = br i1 %ifzero25, void %ifFalse24, void %ifTrue23" [kernel.cpp:734]   --->   Operation 33 'br' 'br_ln734' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln734 = store i10 %add_ln734, i10 %k4" [kernel.cpp:734]   --->   Operation 34 'store' 'store_ln734' <Predicate = (!icmp_ln734)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.30>
ST_2 : Operation 35 [1/2] (3.25ns)   --->   "%v443_V = load i14 %q_inp2_V_addr" [kernel.cpp:735]   --->   Operation 35 'load' 'v443_V' <Predicate = (!icmp_ln734)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 9216> <RAM>
ST_2 : Operation 36 [1/2] (3.25ns)   --->   "%v444_V = load i22 %q_W2_V_addr" [kernel.cpp:736]   --->   Operation 36 'load' 'v444_V' <Predicate = (!icmp_ln734)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2359296> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i12 %v443_V"   --->   Operation 37 'sext' 'sext_ln75' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln75_3 = sext i12 %v444_V"   --->   Operation 38 'sext' 'sext_ln75_3' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 39 [3/3] (1.05ns) (grouped into DSP with root node v450)   --->   "%v447 = mul i24 %sext_ln75_3, i24 %sext_ln75"   --->   Operation 39 'mul' 'v447' <Predicate = (!icmp_ln734)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 40 [2/3] (1.05ns) (grouped into DSP with root node v450)   --->   "%v447 = mul i24 %sext_ln75_3, i24 %sext_ln75"   --->   Operation 40 'mul' 'v447' <Predicate = (!icmp_ln734)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%q_outp4_addr = getelementptr i32 %q_outp4, i64 0, i64 %p_cast"   --->   Operation 41 'getelementptr' 'q_outp4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_421 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 43 'speclooptripcount' 'empty_421' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%v448_load = load i32 %v448" [kernel.cpp:742]   --->   Operation 44 'load' 'v448_load' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_4 : Operation 45 [1/3] (0.00ns) (grouped into DSP with root node v450)   --->   "%v447 = mul i24 %sext_ln75_3, i24 %sext_ln75"   --->   Operation 45 'mul' 'v447' <Predicate = (!icmp_ln734)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into DSP with root node v450)   --->   "%sext_ln741 = sext i24 %v447" [kernel.cpp:741]   --->   Operation 46 'sext' 'sext_ln741' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (2.10ns) (root node of the DSP)   --->   "%v450 = add i32 %sext_ln741, i32 %v448_load" [kernel.cpp:742]   --->   Operation 47 'add' 'v450' <Predicate = (!icmp_ln734)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln734)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.35>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln734 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [kernel.cpp:734]   --->   Operation 48 'specloopname' 'specloopname_ln734' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/2] (2.10ns) (root node of the DSP)   --->   "%v450 = add i32 %sext_ln741, i32 %v448_load" [kernel.cpp:742]   --->   Operation 49 'add' 'v450' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 50 [1/1] (3.25ns)   --->   "%store_ln740 = store i32 %v450, i16 %q_outp4_addr" [kernel.cpp:740]   --->   Operation 50 'store' 'store_ln740' <Predicate = (ifzero25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse24"   --->   Operation 51 'br' 'br_ln0' <Predicate = (ifzero25)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln742 = store i32 %v450, i32 %v448" [kernel.cpp:742]   --->   Operation 52 'store' 'store_ln742' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc245"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ q_outp4_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ q_outp4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_ln735]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ q_inp2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sub_ln736]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ q_W2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v448               (alloca           ) [ 011111]
k4                 (alloca           ) [ 010000]
sub_ln736_read     (read             ) [ 000000]
sub_ln735_read     (read             ) [ 000000]
tmp                (read             ) [ 000000]
q_outp4_load_read  (read             ) [ 000000]
p_cast             (zext             ) [ 011110]
store_ln0          (store            ) [ 000000]
store_ln0          (store            ) [ 000000]
br_ln0             (br               ) [ 000000]
k4_1               (load             ) [ 000000]
icmp_ln734         (icmp             ) [ 011110]
add_ln734          (add              ) [ 000000]
br_ln734           (br               ) [ 000000]
zext_ln735         (zext             ) [ 000000]
zext_ln735_1       (zext             ) [ 000000]
add_ln735          (add              ) [ 000000]
zext_ln735_2       (zext             ) [ 000000]
q_inp2_V_addr      (getelementptr    ) [ 011000]
add_ln736          (add              ) [ 000000]
zext_ln736         (zext             ) [ 000000]
q_W2_V_addr        (getelementptr    ) [ 011000]
ifzero25           (icmp             ) [ 011111]
br_ln734           (br               ) [ 000000]
store_ln734        (store            ) [ 000000]
v443_V             (load             ) [ 000000]
v444_V             (load             ) [ 000000]
sext_ln75          (sext             ) [ 010110]
sext_ln75_3        (sext             ) [ 010110]
q_outp4_addr       (getelementptr    ) [ 010001]
specpipeline_ln0   (specpipeline     ) [ 000000]
empty_421          (speclooptripcount) [ 000000]
v448_load          (load             ) [ 010001]
v447               (mul              ) [ 000000]
sext_ln741         (sext             ) [ 010001]
specloopname_ln734 (specloopname     ) [ 000000]
v450               (add              ) [ 000000]
store_ln740        (store            ) [ 000000]
br_ln0             (br               ) [ 000000]
store_ln742        (store            ) [ 000000]
br_ln0             (br               ) [ 000000]
ret_ln0            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="q_outp4_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_outp4_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="q_outp4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_outp4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub_ln735">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln735"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="q_inp2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_inp2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sub_ln736">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln736"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="q_W2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_W2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i22"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="v448_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v448/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="k4_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k4/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="sub_ln736_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="22" slack="0"/>
<pin id="58" dir="0" index="1" bw="22" slack="0"/>
<pin id="59" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln736_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="sub_ln735_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="14" slack="0"/>
<pin id="64" dir="0" index="1" bw="14" slack="0"/>
<pin id="65" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln735_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="q_outp4_load_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="q_outp4_load_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="q_inp2_V_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="12" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="14" slack="0"/>
<pin id="84" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_inp2_V_addr/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="q_W2_V_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="12" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="22" slack="0"/>
<pin id="91" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_W2_V_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="14" slack="0"/>
<pin id="96" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v443_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="22" slack="0"/>
<pin id="102" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v444_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="q_outp4_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="16" slack="3"/>
<pin id="110" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_outp4_addr/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln740_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="1"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln740/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_cast_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="10" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln0_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="k4_1_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="0"/>
<pin id="134" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k4_1/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln734_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="10" slack="0"/>
<pin id="137" dir="0" index="1" bw="9" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln734/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="add_ln734_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln734/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln735_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="0"/>
<pin id="149" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln735/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln735_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="0"/>
<pin id="153" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln735_1/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln735_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="14" slack="0"/>
<pin id="157" dir="0" index="1" bw="10" slack="0"/>
<pin id="158" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln735/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln735_2_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="14" slack="0"/>
<pin id="163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln735_2/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln736_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="22" slack="0"/>
<pin id="168" dir="0" index="1" bw="10" slack="0"/>
<pin id="169" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln736/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln736_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="22" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln736/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="ifzero25_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="10" slack="0"/>
<pin id="179" dir="0" index="1" bw="9" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero25/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln734_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="10" slack="0"/>
<pin id="185" dir="0" index="1" bw="10" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln734/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sext_ln75_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="0"/>
<pin id="190" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sext_ln75_3_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="12" slack="0"/>
<pin id="194" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_3/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="v448_load_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="3"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v448_load/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln742_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="4"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln742/5 "/>
</bind>
</comp>

<comp id="203" class="1007" name="grp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="12" slack="0"/>
<pin id="205" dir="0" index="1" bw="12" slack="0"/>
<pin id="206" dir="0" index="2" bw="32" slack="0"/>
<pin id="207" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="v447/2 sext_ln741/4 v450/4 "/>
</bind>
</comp>

<comp id="213" class="1005" name="v448_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="v448 "/>
</bind>
</comp>

<comp id="220" class="1005" name="k4_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="10" slack="0"/>
<pin id="222" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="k4 "/>
</bind>
</comp>

<comp id="227" class="1005" name="p_cast_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="3"/>
<pin id="229" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="232" class="1005" name="icmp_ln734_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln734 "/>
</bind>
</comp>

<comp id="236" class="1005" name="q_inp2_V_addr_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="14" slack="1"/>
<pin id="238" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="q_inp2_V_addr "/>
</bind>
</comp>

<comp id="241" class="1005" name="q_W2_V_addr_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="22" slack="1"/>
<pin id="243" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="q_W2_V_addr "/>
</bind>
</comp>

<comp id="246" class="1005" name="ifzero25_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="4"/>
<pin id="248" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifzero25 "/>
</bind>
</comp>

<comp id="250" class="1005" name="sext_ln75_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="24" slack="1"/>
<pin id="252" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75 "/>
</bind>
</comp>

<comp id="255" class="1005" name="sext_ln75_3_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="24" slack="1"/>
<pin id="257" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_3 "/>
</bind>
</comp>

<comp id="260" class="1005" name="q_outp4_addr_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="1"/>
<pin id="262" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="q_outp4_addr "/>
</bind>
</comp>

<comp id="265" class="1005" name="v448_load_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v448_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="30" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="30" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="80" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="87" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="121"><net_src comp="68" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="74" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="139"><net_src comp="132" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="132" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="132" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="132" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="62" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="151" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="170"><net_src comp="56" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="147" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="181"><net_src comp="141" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="141" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="94" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="100" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="208"><net_src comp="192" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="188" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="196" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="211"><net_src comp="203" pin="3"/><net_sink comp="113" pin=1"/></net>

<net id="212"><net_src comp="203" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="216"><net_src comp="48" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="219"><net_src comp="213" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="223"><net_src comp="52" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="226"><net_src comp="220" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="230"><net_src comp="118" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="235"><net_src comp="135" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="80" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="244"><net_src comp="87" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="249"><net_src comp="177" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="188" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="258"><net_src comp="192" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="263"><net_src comp="106" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="268"><net_src comp="196" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="203" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: q_outp4 | {5 }
 - Input state : 
	Port: Linear_layer_ds1_Pipeline_l_S_k_4_k4 : q_outp4_load | {1 }
	Port: Linear_layer_ds1_Pipeline_l_S_k_4_k4 : empty | {1 }
	Port: Linear_layer_ds1_Pipeline_l_S_k_4_k4 : sub_ln735 | {1 }
	Port: Linear_layer_ds1_Pipeline_l_S_k_4_k4 : q_inp2_V | {1 2 }
	Port: Linear_layer_ds1_Pipeline_l_S_k_4_k4 : sub_ln736 | {1 }
	Port: Linear_layer_ds1_Pipeline_l_S_k_4_k4 : q_W2_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		k4_1 : 1
		icmp_ln734 : 2
		add_ln734 : 2
		br_ln734 : 3
		zext_ln735 : 2
		zext_ln735_1 : 2
		add_ln735 : 3
		zext_ln735_2 : 4
		q_inp2_V_addr : 5
		add_ln736 : 3
		zext_ln736 : 4
		q_W2_V_addr : 5
		v443_V : 6
		v444_V : 6
		ifzero25 : 3
		br_ln734 : 4
		store_ln734 : 3
	State 2
		sext_ln75 : 1
		sext_ln75_3 : 1
		v447 : 2
	State 3
	State 4
		sext_ln741 : 1
		v450 : 2
	State 5
		store_ln740 : 1
		store_ln742 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln734_fu_141       |    0    |    0    |    13   |
|    add   |       add_ln735_fu_155       |    0    |    0    |    17   |
|          |       add_ln736_fu_166       |    0    |    0    |    29   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln734_fu_135      |    0    |    0    |    11   |
|          |        ifzero25_fu_177       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_203          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |   sub_ln736_read_read_fu_56  |    0    |    0    |    0    |
|   read   |   sub_ln735_read_read_fu_62  |    0    |    0    |    0    |
|          |        tmp_read_fu_68        |    0    |    0    |    0    |
|          | q_outp4_load_read_read_fu_74 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         p_cast_fu_118        |    0    |    0    |    0    |
|          |       zext_ln735_fu_147      |    0    |    0    |    0    |
|   zext   |      zext_ln735_1_fu_151     |    0    |    0    |    0    |
|          |      zext_ln735_2_fu_161     |    0    |    0    |    0    |
|          |       zext_ln736_fu_172      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |       sext_ln75_fu_188       |    0    |    0    |    0    |
|          |      sext_ln75_3_fu_192      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    1    |    0    |    81   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  icmp_ln734_reg_232 |    1   |
|   ifzero25_reg_246  |    1   |
|      k4_reg_220     |   10   |
|    p_cast_reg_227   |   64   |
| q_W2_V_addr_reg_241 |   22   |
|q_inp2_V_addr_reg_236|   14   |
| q_outp4_addr_reg_260|   16   |
| sext_ln75_3_reg_255 |   24   |
|  sext_ln75_reg_250  |   24   |
|  v448_load_reg_265  |   32   |
|     v448_reg_213    |   32   |
+---------------------+--------+
|        Total        |   240  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_94 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_100 |  p0  |   2  |  22  |   44   ||    9    |
|     grp_fu_203    |  p0  |   2  |  12  |   24   ||    9    |
|     grp_fu_203    |  p1  |   3  |  12  |   36   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   132  ||  6.4713 ||    41   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   81   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   41   |
|  Register |    -   |    -   |   240  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   240  |   122  |
+-----------+--------+--------+--------+--------+
