// Seed: 3230593228
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input wire id_2,
    input supply0 id_3,
    input tri id_4,
    input tri1 id_5,
    output supply1 id_6
    , id_14,
    output wor id_7,
    input wand id_8,
    input uwire id_9,
    input wor id_10,
    input tri1 id_11,
    input wire id_12
);
  wire ["" : 1] id_15;
endmodule
module module_1 #(
    parameter id_29 = 32'd73,
    parameter id_32 = 32'd4
) (
    input wire id_0,
    input tri1 id_1,
    input supply1 id_2,
    output wire id_3,
    output tri0 id_4,
    input wire id_5,
    output tri1 id_6,
    input tri id_7,
    output tri id_8,
    output tri0 id_9,
    input wire id_10
    , id_46,
    input tri id_11,
    output supply1 id_12
    , id_47,
    input tri id_13,
    input uwire id_14,
    output wire id_15,
    input wire id_16,
    input wor id_17,
    output supply1 id_18,
    output tri id_19
    , id_48,
    output wand id_20,
    input wire id_21,
    input supply1 id_22
    , id_49,
    input supply1 id_23,
    output supply0 id_24,
    output supply1 id_25,
    input wire id_26,
    input tri id_27,
    output tri1 id_28,
    input supply1 _id_29,
    input wand id_30,
    output tri id_31,
    input tri0 _id_32,
    output uwire id_33,
    output wor id_34,
    output tri1 id_35,
    input tri id_36,
    input uwire id_37,
    input uwire id_38,
    input wor id_39,
    input uwire id_40,
    input wor id_41,
    input supply0 id_42,
    output tri0 id_43,
    input supply0 id_44
);
  assign id_8 = 1;
  module_0 modCall_1 (
      id_42,
      id_14,
      id_37,
      id_39,
      id_23,
      id_7,
      id_18,
      id_19,
      id_11,
      id_11,
      id_13,
      id_37,
      id_1
  );
  assign modCall_1.id_4 = 0;
  wire id_50;
  logic [id_29 : id_32] id_51;
endmodule
