Local APIC
Default Base Address					0xfee00000

Local Vector Table (LVT)


Offset		Length	Description
0020			4			Local APIC ID Register
	APIC ID									8 bits
	Reserved								24 bits
0030			4			Local APIC Version Register
	Reserved								7 bits
	End Of Interrupt Disable			1 bit				// Designates that EOI can be disabled
	Max Local Vector					8 bits
	Reserved								8 bits
	Version									8 bits
0080			4			Task Priority Register
0090			4			Arbitration Priority Regster
00a0			4			Processor Priority Register
00b0			4			EOI Register
00c0			4			Remote Read Register
00d0			4			Logical Destination Register
00e0			4			Destination Format Register
00f0			4			Spurrious Interrupt Vector Register
	Reserved								23 bits
	Enabled									1 bit
	Spurrious Interrupt Vector		8 bits
0100			80			In-Service Registers
0180			80			Trigger Mode Registers
0200			80			Interrupt Request Registers
0280			4			Error Status Register
02f0			4			Local Vector Table CMCI Register
0300			4			Local APIC Interrupt Command Register (Low)
	Reserved								12 bits
	Destination Type					2 bits	// 0 - Use Target Register, 1 - Self, 2 - All, 3 - Other
	Reserved								2 bits
	Init Level De-assert Mode		1 bit		// 0 - Edge, 1 - Level
	Non-Init De-assert					1 bit		// 0 - INIT De-assert, 1 - Other
	Reserved								1 bit
	Delivery Status						1 bit		// 0 - Delivered, 1 - Pending
	Destination Type					1 bit		// 0 - Physical, 1 - Logical
	Destination Mode					3 bits	// 0 - Fixed, 1 - Low Priority, 2 - System Management Interrupt, 4 - Non-Maskable Interrupt, 5 - Initialize, 6 - Startup
	Vector Number						8 bits
0310			4			Local APIC Interrupt Target Register
	Target Processor ID				8 bits
	Reserved								24 bits
0320			4			Timer Register
0330			4			Thermal Sensor Regster
0340			4			Performance Counters Register
0350			4			Interrupt 0 Register
0360			4			Interrupt 1 Register
0370			4			Error Register
0380			4			Timer Initial Count Register
0390			4			Timer Current Count Register
03e0			4			Timer Divide Configuration Register

Interrupt Sources
	Local Devices
	External Devices
	Processors
	APIC Timers
	Performance Counters
	Thermal Sensors
	APIC Errors


I/O APIC
Default Base Address					0xfec00000

Offset		Length	Description
00				4			Register Select
10				4			Register Value

Index		Description
00			I/O APIC ID
	Reserved								4 bits
	Processor APIC ID					4 bits
	Reserved								24 bits
01			I/O APIC Version
	Reserved								8 bits
	Maximum Redirect Entry			8 bits
	Reserved								8 bits		
	I/O APIC Version					8 bits
02			I/O APIC Arbitration ID
10			8			I/O APIC Redirection Table[MaxRedirectEntry+1]
	Interrupt Vector						8 bits
	Delivery Mode						3 bits	// 0 - Fixed, 1 - Low Priority, 2 - SMI, 4 - NMI, 5 - INIT, 7 - External INIT
	Destination Type					1 bit		// 0 - Physical, 1 - Logical
	Delivery Status						1 bit		// 0 - Idle, 1 - Interrupt Pending
	Pin Polarity							1 bit		// 0 - Active High, 1 - Active Low
	Remote IRR							1 bit
	Trigger Mode						1 bit		// 0 - Edge, 1 - Level
	Disable									1 bit
	Destination							8 bits	// Physical: Destination CPU APIC ID
