{"vcs1":{"timestamp_begin":1751002622.751751197, "rt":0.24, "ut":0.14, "st":0.06}}
{"vcselab":{"timestamp_begin":1751002623.067864184, "rt":0.20, "ut":0.11, "st":0.06}}
{"link":{"timestamp_begin":1751002623.321664528, "rt":0.09, "ut":0.04, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1751002622.436044070}
{"VCS_COMP_START_TIME": 1751002622.436044070}
{"VCS_COMP_END_TIME": 1751002623.638733158}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/10ps"}
{"vcs1": {"peak_mem": 2795341}}
{"stitch_vcselab": {"peak_mem": 2795381}}
