// Seed: 2697916488
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire  id_4;
  logic id_5;
  ;
  tri id_6;
  assign id_6 = id_5[1'd0 :-1] == id_4;
endmodule
module module_1 (
    input tri1 id_0
    , id_2
);
  wire [1 'b0 : -1] id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd67
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6
  );
  inout wire id_5;
  input wire id_4;
  input wire _id_3;
  output wire id_2;
  inout wire id_1;
  wire [1 'd0 : id_3] id_7;
endmodule
