static inline unsigned long\r\nF_1 ( volatile unsigned long * V_1 , unsigned long V_2 )\r\n{\r\n__asm__ __volatile__("swap [%1], %0\n\t" :\r\n"=&r" (val), "=&r" (ptr) :\r\n"0" (val), "1" (ptr));\r\nreturn V_2 ;\r\n}\r\nvoid F_2 ( void * V_3 )\r\n{\r\n}\r\nvoid F_3 ( void * V_3 )\r\n{\r\nint V_4 = F_4 () ;\r\nF_1 ( & V_5 [ V_4 ] , 1 ) ;\r\nV_6 -> V_7 () ;\r\nV_6 -> V_8 () ;\r\n__asm__ __volatile__("ld [%0], %%g6\n\t"\r\n: : "r" (&current_set[cpuid])\r\n: "memory" );\r\nF_5 ( & V_9 . V_10 ) ;\r\nV_11 -> V_12 = & V_9 ;\r\nwhile ( ! F_6 ( V_4 , & V_13 ) )\r\nF_7 () ;\r\n}\r\nvoid T_1 F_8 ( void )\r\n{\r\nF_9 () ;\r\nV_6 -> V_7 () ;\r\n}\r\nint F_10 ( int V_14 , struct V_15 * V_16 )\r\n{\r\nunsigned long * V_17 = & V_18 ;\r\nint V_19 ;\r\nint V_20 ;\r\nF_11 ( V_14 , & V_20 ) ;\r\nV_21 [ V_14 ] = F_12 ( V_16 ) ;\r\nV_17 += ( ( V_14 - 1 ) * 3 ) ;\r\nV_22 . V_23 = 0 ;\r\nV_22 . V_24 = ( unsigned int ) V_25 ;\r\nV_22 . V_26 = 0 ;\r\nF_13 ( V_27 L_1 , V_14 , V_17 ) ;\r\nV_6 -> V_7 () ;\r\nF_14 ( V_20 , & V_22 , 0 , ( char * ) V_17 ) ;\r\nfor ( V_19 = 0 ; V_19 < 10000 ; V_19 ++ ) {\r\nif ( V_5 [ V_14 ] )\r\nbreak;\r\nF_15 ( 200 ) ;\r\n}\r\nif ( ! ( V_5 [ V_14 ] ) ) {\r\nF_13 ( V_28 L_2 , V_14 ) ;\r\nreturn - V_29 ;\r\n}\r\nV_6 -> V_7 () ;\r\nreturn 0 ;\r\n}\r\nvoid T_1 F_16 ( void )\r\n{\r\nint V_14 , V_30 ;\r\nint * V_31 ;\r\nV_30 = 0 ;\r\nV_31 = & V_30 ;\r\nF_17 (i) {\r\n* V_31 = V_14 ;\r\nV_31 = & F_18 ( V_14 ) . V_32 ;\r\n}\r\n* V_31 = V_30 ;\r\nV_6 -> V_7 () ;\r\n}\r\nstatic void F_19 ( int V_33 , int V_34 )\r\n{\r\nF_20 ( F_21 ( V_34 ) , & V_35 [ V_33 ] -> V_36 ) ;\r\n}\r\nstatic void F_22 ( int V_33 )\r\n{\r\nF_19 ( V_33 , V_37 ) ;\r\n}\r\nstatic void F_23 ( int V_33 )\r\n{\r\nF_19 ( V_33 , V_38 ) ;\r\n}\r\nstatic void F_24 ( int V_33 )\r\n{\r\nF_19 ( V_33 , V_39 ) ;\r\n}\r\nstatic void F_25 ( T_2 V_40 , T_3 V_41 , unsigned long V_42 ,\r\nunsigned long V_43 , unsigned long V_44 ,\r\nunsigned long V_45 )\r\n{\r\nregister int V_46 = V_47 ;\r\nunsigned long V_48 ;\r\nF_26 ( & V_49 , V_48 ) ;\r\nV_50 . V_40 = V_40 ;\r\nV_50 . V_42 = V_42 ;\r\nV_50 . V_43 = V_43 ;\r\nV_50 . V_44 = V_44 ;\r\nV_50 . V_45 = V_45 ;\r\nV_50 . V_51 = 0 ;\r\n{\r\nregister int V_14 ;\r\nF_27 ( F_28 () , & V_41 ) ;\r\nF_29 ( & V_41 , V_52 , & V_41 ) ;\r\nfor ( V_14 = 0 ; V_14 < V_46 ; V_14 ++ ) {\r\nif ( F_6 ( V_14 , & V_41 ) ) {\r\nV_50 . V_53 [ V_14 ] = 0 ;\r\nV_50 . V_54 [ V_14 ] = 0 ;\r\nF_19 ( V_14 , V_55 ) ;\r\n} else {\r\nV_50 . V_53 [ V_14 ] = 1 ;\r\nV_50 . V_54 [ V_14 ] = 1 ;\r\n}\r\n}\r\n}\r\n{\r\nregister int V_14 ;\r\nV_14 = 0 ;\r\ndo {\r\nif ( ! F_6 ( V_14 , & V_41 ) )\r\ncontinue;\r\nwhile ( ! V_50 . V_53 [ V_14 ] )\r\nF_30 () ;\r\n} while ( ++ V_14 < V_46 );\r\nV_14 = 0 ;\r\ndo {\r\nif ( ! F_6 ( V_14 , & V_41 ) )\r\ncontinue;\r\nwhile ( ! V_50 . V_54 [ V_14 ] )\r\nF_30 () ;\r\n} while ( ++ V_14 < V_46 );\r\n}\r\nF_31 ( & V_49 , V_48 ) ;\r\n}\r\nvoid F_32 ( void )\r\n{\r\nint V_14 = F_28 () ;\r\nV_50 . V_53 [ V_14 ] = 1 ;\r\nV_50 . V_40 ( V_50 . V_42 , V_50 . V_43 , V_50 . V_44 ,\r\nV_50 . V_45 , V_50 . V_51 ) ;\r\nV_50 . V_54 [ V_14 ] = 1 ;\r\n}\r\nvoid F_33 ( struct V_56 * V_57 )\r\n{\r\nstruct V_56 * V_58 ;\r\nstruct V_59 * V_60 ;\r\nint V_33 = F_28 () ;\r\nV_58 = F_34 ( V_57 ) ;\r\nV_60 = & F_35 ( V_61 , V_33 ) ;\r\nif ( V_60 -> V_62 & V_63 )\r\nF_36 ( V_33 ) ;\r\nelse\r\nV_64 . V_65 ( V_33 , 0 ) ;\r\nF_37 () ;\r\nV_60 -> V_66 ( V_60 ) ;\r\nF_38 () ;\r\nF_34 ( V_58 ) ;\r\n}\r\nvoid T_1 F_39 ( void )\r\n{\r\nV_67 = & V_68 ;\r\n}
