/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [17:0] _02_;
  wire [21:0] _03_;
  reg [21:0] _04_;
  wire [22:0] _05_;
  wire [5:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [15:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire celloutsig_0_8z;
  wire [35:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [14:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [16:0] celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire [48:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_71z = ~(celloutsig_0_17z | celloutsig_0_32z);
  assign celloutsig_1_6z = ~(celloutsig_1_4z[38] | in_data[125]);
  assign celloutsig_1_13z = ~(celloutsig_1_1z | in_data[154]);
  assign celloutsig_1_18z = ~(celloutsig_1_0z | celloutsig_1_17z);
  assign celloutsig_0_13z = ~(celloutsig_0_1z | celloutsig_0_8z);
  assign celloutsig_0_16z = ~(celloutsig_0_2z[5] | celloutsig_0_2z[1]);
  assign celloutsig_0_4z = ~celloutsig_0_3z;
  assign celloutsig_0_45z = ~celloutsig_0_40z;
  assign celloutsig_1_1z = ~celloutsig_1_0z;
  assign celloutsig_0_14z = ~celloutsig_0_11z[2];
  assign celloutsig_0_32z = ~celloutsig_0_19z[5];
  assign celloutsig_0_72z = ~((celloutsig_0_12z | celloutsig_0_45z) & celloutsig_0_17z);
  assign celloutsig_1_0z = ~((in_data[140] | in_data[128]) & in_data[126]);
  assign celloutsig_1_5z = ~((celloutsig_1_3z[8] | celloutsig_1_0z) & celloutsig_1_4z[29]);
  assign celloutsig_1_9z = ~((celloutsig_1_5z | celloutsig_1_7z[3]) & celloutsig_1_5z);
  assign celloutsig_1_17z = ~((celloutsig_1_12z | celloutsig_1_12z) & celloutsig_1_7z[0]);
  assign celloutsig_0_17z = ~((celloutsig_0_9z[14] | celloutsig_0_13z) & celloutsig_0_14z);
  reg [20:0] _23_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _23_ <= 21'h000000;
    else _23_ <= in_data[78:58];
  assign _03_[20:0] = _23_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 22'h000000;
    else _04_ <= { celloutsig_0_1z, _03_[20:0] };
  reg [22:0] _25_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _25_ <= 23'h000000;
    else _25_ <= in_data[77:55];
  assign { _05_[22:18], _00_, _05_[16:12], _01_, _05_[10:8], _02_[17:14], _05_[3:0] } = _25_;
  assign celloutsig_0_3z = { in_data[90:89], celloutsig_0_1z, celloutsig_0_1z } || { in_data[63:61], celloutsig_0_1z };
  assign celloutsig_0_6z = { _04_[19:12], celloutsig_0_4z } || _04_[20:12];
  assign celloutsig_1_16z = celloutsig_1_15z[11:6] || celloutsig_1_3z[5:0];
  assign celloutsig_0_40z = ^ celloutsig_0_9z[31:17];
  assign celloutsig_1_12z = ^ { celloutsig_1_4z[32:18], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_0_8z = ^ _05_[15:13];
  assign celloutsig_0_12z = ^ celloutsig_0_9z[23:9];
  assign celloutsig_0_1z = ^ _03_[2:0];
  assign celloutsig_1_2z = in_data[136:120] << { in_data[115:101], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[150:136] <<< { celloutsig_1_2z[16:10], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[144:128], celloutsig_1_2z, celloutsig_1_3z } <<< in_data[172:124];
  assign celloutsig_1_7z = in_data[131:128] <<< in_data[115:112];
  assign celloutsig_1_8z = { celloutsig_1_3z[10], celloutsig_1_0z, celloutsig_1_1z } <<< { in_data[191], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_15z = { in_data[173:163], celloutsig_1_8z, celloutsig_1_9z } <<< { celloutsig_1_3z[14:1], celloutsig_1_13z };
  assign celloutsig_1_19z = { celloutsig_1_2z[7:2], celloutsig_1_8z, celloutsig_1_18z, celloutsig_1_6z } <<< { celloutsig_1_4z[29:28], celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_17z };
  assign celloutsig_0_9z = { in_data[95:81], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z } <<< { in_data[14:3], celloutsig_0_3z, celloutsig_0_4z, _03_[20:0], celloutsig_0_8z };
  assign celloutsig_0_10z = { _03_[14:11], celloutsig_0_4z, celloutsig_0_1z } <<< in_data[52:47];
  assign celloutsig_0_11z = { in_data[63:59], celloutsig_0_6z, celloutsig_0_8z } <<< { celloutsig_0_2z[7:2], celloutsig_0_6z };
  assign celloutsig_0_19z = { celloutsig_0_10z[3:1], celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_16z } <<< { celloutsig_0_11z[5:2], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_2z = in_data[62:47] <<< { in_data[60:46], celloutsig_0_1z };
  assign _02_[13] = celloutsig_0_14z;
  assign _03_[21] = celloutsig_0_1z;
  assign { _05_[17], _05_[11], _05_[7:4] } = { _00_, _01_, _02_[17:14] };
  assign { out_data[128], out_data[106:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
