-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "11/30/2023 21:30:07"

-- 
-- Device: Altera 10M50DAF484C7G Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_TMS~~padout\ : std_logic;
SIGNAL \~ALTERA_TCK~~padout\ : std_logic;
SIGNAL \~ALTERA_TDI~~padout\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~padout\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~padout\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~padout\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~padout\ : std_logic;
SIGNAL \~ALTERA_TMS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TCK~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TDI~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	toppiestLevel IS
    PORT (
	clk : IN std_logic;
	button0 : IN std_logic;
	button1 : IN std_logic;
	input : IN std_logic_vector(9 DOWNTO 0);
	SSG0 : OUT std_logic_vector(6 DOWNTO 0);
	SSG1 : OUT std_logic_vector(6 DOWNTO 0);
	SSG2 : OUT std_logic_vector(6 DOWNTO 0)
	);
END toppiestLevel;

-- Design Ports Information
-- SSG0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SSG0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SSG0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SSG0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SSG0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SSG0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SSG0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SSG1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SSG1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SSG1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SSG1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SSG1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SSG1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SSG1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SSG2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SSG2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SSG2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SSG2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SSG2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SSG2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SSG2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- button1	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- button0	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[8]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF toppiestLevel IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_button0 : std_logic;
SIGNAL ww_button1 : std_logic;
SIGNAL ww_input : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_SSG0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_SSG1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_SSG2 : std_logic_vector(6 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~0\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~1\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~2\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~3\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~0\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~1\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~2\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~3\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~0\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~1\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~2\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~3\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~4\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~5\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~6\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~7\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~0\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~1\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~2\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~3\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~4\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~5\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~6\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~7\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_UNVM~~busy\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC1~~eoc\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC2~~eoc\ : std_logic;
SIGNAL \SSG0[0]~output_o\ : std_logic;
SIGNAL \SSG0[1]~output_o\ : std_logic;
SIGNAL \SSG0[2]~output_o\ : std_logic;
SIGNAL \SSG0[3]~output_o\ : std_logic;
SIGNAL \SSG0[4]~output_o\ : std_logic;
SIGNAL \SSG0[5]~output_o\ : std_logic;
SIGNAL \SSG0[6]~output_o\ : std_logic;
SIGNAL \SSG1[0]~output_o\ : std_logic;
SIGNAL \SSG1[1]~output_o\ : std_logic;
SIGNAL \SSG1[2]~output_o\ : std_logic;
SIGNAL \SSG1[3]~output_o\ : std_logic;
SIGNAL \SSG1[4]~output_o\ : std_logic;
SIGNAL \SSG1[5]~output_o\ : std_logic;
SIGNAL \SSG1[6]~output_o\ : std_logic;
SIGNAL \SSG2[0]~output_o\ : std_logic;
SIGNAL \SSG2[1]~output_o\ : std_logic;
SIGNAL \SSG2[2]~output_o\ : std_logic;
SIGNAL \SSG2[3]~output_o\ : std_logic;
SIGNAL \SSG2[4]~output_o\ : std_logic;
SIGNAL \SSG2[5]~output_o\ : std_logic;
SIGNAL \SSG2[6]~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \input[9]~input_o\ : std_logic;
SIGNAL \tL|Control|curr_state.load_2~q\ : std_logic;
SIGNAL \tL|Control|curr_state.load_3~q\ : std_logic;
SIGNAL \tL|Control|curr_state.load_4~q\ : std_logic;
SIGNAL \tL|Control|WideOr2~1_combout\ : std_logic;
SIGNAL \tL|Control|next_state.rtype_1~2_combout\ : std_logic;
SIGNAL \tL|Control|curr_state.rtype_1~q\ : std_logic;
SIGNAL \tL|Control|curr_state.rtype_2~q\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux18~5_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux18~6_combout\ : std_logic;
SIGNAL \tL|Control|WideOr2~3_combout\ : std_logic;
SIGNAL \tL|Control|WideOr6~1_combout\ : std_logic;
SIGNAL \tL|Control|curr_state.jal_2~q\ : std_logic;
SIGNAL \tL|Control|next_state.jump~0_combout\ : std_logic;
SIGNAL \tL|Control|next_state.jump~1_combout\ : std_logic;
SIGNAL \tL|Control|curr_state.jump~q\ : std_logic;
SIGNAL \tL|Control|WideOr2~2_combout\ : std_logic;
SIGNAL \tL|Control|WideOr2~4_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|Equal2~2_combout\ : std_logic;
SIGNAL \tL|Data|RegLow|output[4]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|rd_data1[17]~5_combout\ : std_logic;
SIGNAL \tL|Data|RegLow|output[6]~feeder_combout\ : std_logic;
SIGNAL \tL|Control|WideOr3~combout\ : std_logic;
SIGNAL \tL|Data|Mem|Equal0~10_combout\ : std_logic;
SIGNAL \input[7]~input_o\ : std_logic;
SIGNAL \button1~input_o\ : std_logic;
SIGNAL \button0~input_o\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[7]~8_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[4]~12_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[4]~13_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[5]~16_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[5]~17_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[6]~14_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[6]~15_combout\ : std_logic;
SIGNAL \tL|Data|RegB|output[8]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[9]~24_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[9]~25_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[2]~30_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[2]~31_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[3]~32_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[3]~33_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[1]~29_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[0]~28_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~62_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux22~0_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux14~5_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[1]~49_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[0]~50_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~121_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux14~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux13~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux21~20_combout\ : std_logic;
SIGNAL \tL|Data|RegLow|output[18]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux21~6_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux2~1_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux3~1_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux15~0_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux15~1_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux8~0_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux10~0_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux10~1_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux10~2_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux15~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux21~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux14~1_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~27_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~96_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux12~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux14~3_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~49_combout\ : std_logic;
SIGNAL \tL|Data|RegB|output[10]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegB|output[11]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[31]~31_combout\ : std_logic;
SIGNAL \tL|Data|PCSourceMux|Equal1~0_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux21~9_combout\ : std_logic;
SIGNAL \tL|Data|ScuffedOut|output[20]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[20]~11_combout\ : std_logic;
SIGNAL \tL|Data|PCEnable~0_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux8~1_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux8~2_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux11~0_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux11~1_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~116_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~51_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~52_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~53_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~54_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|rd_data1[17]~6_combout\ : std_logic;
SIGNAL \tL|Data|RegLow|output[15]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegB|output[24]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux14~0_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[25]~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux21~4_combout\ : std_logic;
SIGNAL \tL|Data|RegDstMux|output[4]~3_combout\ : std_logic;
SIGNAL \tL|Data|RegDstMux|output[1]~0_combout\ : std_logic;
SIGNAL \tL|Control|next_state.ori_1~0_combout\ : std_logic;
SIGNAL \tL|Control|curr_state.ori_1~q\ : std_logic;
SIGNAL \tL|Control|curr_state.ori_2~q\ : std_logic;
SIGNAL \tL|Control|curr_state.slti_2~feeder_combout\ : std_logic;
SIGNAL \tL|Control|curr_state.slti_2~q\ : std_logic;
SIGNAL \tL|Control|next_state.xori_1~0_combout\ : std_logic;
SIGNAL \tL|Control|curr_state.xori_1~q\ : std_logic;
SIGNAL \tL|Control|curr_state.xori_2~q\ : std_logic;
SIGNAL \tL|Control|next_state.sltui_1~3_combout\ : std_logic;
SIGNAL \tL|Control|curr_state.sltui_1~q\ : std_logic;
SIGNAL \tL|Control|curr_state.sltui_2~feeder_combout\ : std_logic;
SIGNAL \tL|Control|curr_state.sltui_2~q\ : std_logic;
SIGNAL \tL|Control|WideOr10~1_combout\ : std_logic;
SIGNAL \tL|Control|next_state.andi_1~0_combout\ : std_logic;
SIGNAL \tL|Control|curr_state.andi_1~q\ : std_logic;
SIGNAL \tL|Control|curr_state.andi_2~feeder_combout\ : std_logic;
SIGNAL \tL|Control|curr_state.andi_2~q\ : std_logic;
SIGNAL \tL|Control|next_state.addi_1~0_combout\ : std_logic;
SIGNAL \tL|Control|curr_state.addi_1~q\ : std_logic;
SIGNAL \tL|Control|curr_state.addi_2~q\ : std_logic;
SIGNAL \tL|Control|next_state.subi_1~1_combout\ : std_logic;
SIGNAL \tL|Control|curr_state.subi_1~q\ : std_logic;
SIGNAL \tL|Control|curr_state.subi_2~q\ : std_logic;
SIGNAL \tL|Control|WideOr10~0_combout\ : std_logic;
SIGNAL \tL|Control|WideOr10~combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~50_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[14]~28_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux1~4_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[31]~51_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux21~30_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux0~13_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~78_combout\ : std_logic;
SIGNAL \tL|Control|WideOr8~combout\ : std_logic;
SIGNAL \tL|Data|ScuffedOut|output[31]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|PCSourceMux|output[31]~2_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[31]~32_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~226_combout\ : std_logic;
SIGNAL \tL|Data|RegLow|output[30]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|rd_data0[8]~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~47_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][22]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][22]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux9~12_combout\ : std_logic;
SIGNAL \tL|Data|RegDstMux|output[2]~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][22]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][22]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux9~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~39_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][22]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~40_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][22]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~51_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~38_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][22]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux9~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~41_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][22]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux9~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|rd_data0[8]~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~43_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][22]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|rd_data0[8]~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~37_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][22]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~42_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][22]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux9~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux9~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux9~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~26_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][22]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~27_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][22]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux9~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][22]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~25_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][22]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux9~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~49_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~29_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][22]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~32_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][22]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~30_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][22]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~31_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][22]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux9~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux9~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~23_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][22]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~22_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][22]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux9~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][22]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~24_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][22]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux9~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux9~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~35_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][22]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux9~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~33_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~34_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][22]~q\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[15]~40_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[15]~41_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~67_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[18]~64_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[18]~34_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[16]~35_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[16]~36_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[16]~37_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~66_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~68_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~70_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~69_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~71_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~72_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[14]~42_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[14]~43_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~62_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~63_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~64_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~114_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~45_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux33~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~46_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~52_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux33~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux33~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux33~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux33~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux33~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux33~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux33~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux33~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~36_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux33~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs~31_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][4]~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux33~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux33~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux33~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux33~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|rd_data1[17]~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux33~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux33~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux33~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux33~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux33~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux33~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux33~22_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~57_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~58_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~20_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~50_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux3~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~120_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~108_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[28]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux3~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux3~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux3~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux3~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux3~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux3~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux3~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs~29_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux3~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux3~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux3~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux3~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux3~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux3~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux3~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux3~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux3~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux3~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~44_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux3~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux3~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux3~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux3~22_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[28]~17_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~12_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~28_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~91_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~92_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~93_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~25_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~57_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~58_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux2~17_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux3~3_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~81_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~82_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~83_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~86_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~87_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~88_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~84_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~85_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~89_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~12_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~24_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~26_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~11_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~13_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux4~15_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux6~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~58_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~59_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~60_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~109_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux4~10_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux4~11_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux4~12_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux12~0_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux3~2_combout\ : std_logic;
SIGNAL \tL|Data|ScuffedOut|output[27]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[27]~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux4~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux4~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux4~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux4~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux4~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux4~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux4~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux4~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux4~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux4~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux4~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux4~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux4~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux4~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs~30_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux4~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux4~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux4~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux4~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux4~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux4~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux4~22_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[27]~18_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~11_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~16_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~82_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~28_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux4~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux4~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux21~12_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~86_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux21~14_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[27]~55_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~85_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[26]~56_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~87_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~88_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[25]~57_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~89_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~90_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~20_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~21_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~22_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~97_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~83_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~84_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux7~0_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux7~1_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux7~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~99_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~98_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~100_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~105_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~104_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~112_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux7~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~102_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~101_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~103_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux7~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux7~9_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~92_combout\ : std_logic;
SIGNAL \tL|Data|ScuffedOut|output[23]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[23]~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux8~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux8~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux8~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux8~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux8~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux8~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux8~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux8~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux8~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux8~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux8~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux8~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][23]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux8~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux8~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux8~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux8~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux8~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux8~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux8~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux8~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux8~22_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[23]~22_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[23]~59_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~93_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~94_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~96_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[22]~60_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~95_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~98_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[21]~61_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~97_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[20]~62_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~99_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~100_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[19]~63_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~101_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~102_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~103_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~104_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux14~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux14~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux14~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux14~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux14~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux14~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux14~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux14~11_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~122_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~47_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~73_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~81_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~71_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~51_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~49_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~50_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~52_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~72_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~82_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux14~13_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~115_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux14~14_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux14~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~64_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~69_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~70_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~33_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux14~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux14~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux21~13_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~106_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux15~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux15~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux15~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux15~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux15~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux15~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux15~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux15~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux15~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][16]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux15~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux15~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux15~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux15~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux15~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux15~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux15~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux15~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux15~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux15~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux15~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux15~22_combout\ : std_logic;
SIGNAL \tL|Data|ScuffedOut|output[16]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[16]~15_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[16]~29_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~107_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~108_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux16~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux16~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux16~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux16~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux16~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][15]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux16~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux16~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux16~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux16~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux16~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux16~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux16~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux16~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux16~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux16~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux16~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux16~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux16~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux16~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux16~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux16~22_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[15]~30_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~109_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~110_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux17~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux17~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux17~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux17~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux17~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux17~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux17~18_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~61_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux17~0_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~53_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~60_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~15_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~55_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~56_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~61_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~80_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~94_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux21~16_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux21~17_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux21~18_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~75_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~77_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~78_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux21~31_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux21~15_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~204_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~111_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux18~0_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~53_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~54_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~55_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~99_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~67_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~86_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[13]~18_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~206_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux18~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux29~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux29~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux29~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux29~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux29~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux29~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux29~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux29~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux29~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux29~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux29~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux29~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux29~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux29~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux29~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux29~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs~23_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux29~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux29~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux29~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux29~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux29~22_combout\ : std_logic;
SIGNAL \tL|Data|ScuffedOut|output[2]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[2]~28_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[2]~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux27~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux27~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux27~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux27~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux27~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux27~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux27~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][4]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux27~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux27~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux27~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux27~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux27~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux27~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux27~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux27~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux27~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux27~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux27~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux27~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux27~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux27~22_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[4]~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux26~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux26~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux26~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux26~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux26~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux26~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux26~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux26~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux26~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux26~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][5]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux26~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux26~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux26~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux26~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux26~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux26~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux26~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux26~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux26~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux26~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux26~22_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[5]~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux25~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux25~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux25~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux25~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux25~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux25~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux25~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux25~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][6]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux25~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux25~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux25~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux25~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux25~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux25~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux25~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux25~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux25~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux25~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux25~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux25~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux25~22_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[6]~24_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[6]~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][8]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux23~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux23~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux23~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux23~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux23~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][8]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux23~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux23~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux23~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux23~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux23~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux23~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux23~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux23~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux23~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux23~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux23~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux23~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux23~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux23~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux23~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux23~22_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[8]~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux22~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux22~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux22~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux22~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux22~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux22~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux22~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux22~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][9]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux22~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux22~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux22~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux22~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux22~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux22~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux22~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux22~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux22~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux22~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux22~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux22~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux22~22_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[9]~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux21~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux21~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux21~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux21~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux21~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux21~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][10]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux21~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux21~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux21~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux21~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux21~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux21~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux21~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux21~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux21~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux21~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux21~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux21~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux21~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux21~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux21~22_combout\ : std_logic;
SIGNAL \tL|Data|ScuffedOut|output[10]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[10]~20_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[10]~1_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux20~0_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~17_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~18_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~19_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~14_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~16_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][11]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux20~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux20~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux20~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux20~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux20~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux20~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux20~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux20~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux20~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux20~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux20~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux20~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux20~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux20~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux20~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux20~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux20~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux20~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux20~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux20~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux20~22_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux20~2_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[24]~58_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[28]~54_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[29]~53_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[30]~52_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT27\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT28\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT29\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT30\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT31\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux2~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux2~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux2~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux2~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux2~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux2~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux2~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs~32_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux2~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux2~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux2~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux2~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux2~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux2~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux2~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux2~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux2~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux2~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux2~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux2~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux2~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux2~22_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[29]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|ScuffedOut|output[29]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[29]~16_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT4\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT5\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT6\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT7\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT8\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT9\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT10\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT11\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT12\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT13\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT14\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT15\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT16\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT17\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT18\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT19\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT20\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT21\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT22\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT23\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT24\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT25\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT26\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT27\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~0\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~1\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~2\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~3\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~4\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~5\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~6\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~7\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT8\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT1\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT2\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT3\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT4\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT5\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT6\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT7\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT8\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT9\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT10\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT11\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT12\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT13\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT14\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT15\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT16\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT17\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT18\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT19\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT20\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT21\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT22\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT23\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT24\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT25\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT26\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT27\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT28\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT29\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT30\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT31\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~0\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~1\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~2\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~3\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT26\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT25\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT6\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT24\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT23\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT5\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT4\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT22\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT3\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT20\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT2\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT1\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT19\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~dataout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT18\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT17\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT16\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT15\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT14\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT13\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT12\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT11\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT10\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT9\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT8\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT7\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT6\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT5\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT4\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT3\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT2\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT1\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~dataout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[0]~1\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[1]~3\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[2]~5\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[3]~7\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[4]~9\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[5]~11\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[6]~13\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[7]~15\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[8]~17\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[9]~19\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[10]~21\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[11]~23\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[12]~25\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[13]~27\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[14]~29\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[15]~31\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[16]~33\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[17]~35\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[18]~37\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[19]~39\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[20]~41\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[21]~43\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[22]~45\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[23]~47\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[24]~49\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[25]~51\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[26]~52_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[24]~48_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[23]~46_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[22]~44_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[20]~40_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[19]~38_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[18]~36_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT35\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT35\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[17]~34_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[16]~32_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[15]~30_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[14]~28_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[13]~26_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[12]~24_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[11]~22_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[10]~20_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[9]~18_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[8]~16_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[7]~14_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[6]~12_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[5]~10_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[4]~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[3]~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[2]~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[1]~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[0]~0_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~1\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~3\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~5\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~7\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~9\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~11\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~13\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~15\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~17\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~19\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~21\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~23\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~25\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~27\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~29\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~31\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~33\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~35\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~37\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~39\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~41\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~43\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~45\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~47\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~49\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~51\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~52_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT27\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT28\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT29\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT30\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT31\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~dataout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT1\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT2\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT3\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT4\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT5\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT6\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT7\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT8\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT9\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT10\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT11\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT12\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT13\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT14\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT15\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT16\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT17\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT18\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT19\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT20\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT21\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT22\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT23\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT24\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT25\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT26\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT27\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT28\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT29\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT30\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT31\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~0\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~1\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~2\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult5~3\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT26\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT1\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT2\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT3\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT4\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT5\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT6\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT7\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT8\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT9\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT10\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT11\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT12\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT13\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT14\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT15\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT16\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT17\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT18\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT19\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT20\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT21\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT22\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT23\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT24\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT25\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT26\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT27\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~0\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~1\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~2\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~3\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~4\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~5\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~6\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~7\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT8\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT7\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT25\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT24\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT6\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT5\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT23\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT4\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT22\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT21\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT3\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT20\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT2\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT19\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT1\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT18\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~dataout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT17\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT16\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT15\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT14\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT13\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT12\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT11\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT10\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT9\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT8\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT7\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT6\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT5\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT4\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT3\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT2\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT1\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~dataout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[0]~1\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[1]~3\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[2]~5\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[3]~7\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[4]~9\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[5]~11\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[6]~13\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[7]~15\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[8]~17\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[9]~19\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[10]~21\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[11]~23\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[12]~25\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[13]~27\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[14]~29\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[15]~31\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[16]~33\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[17]~35\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[18]~37\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[19]~39\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[20]~41\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[21]~43\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[22]~45\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[23]~47\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[24]~49\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[25]~51\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[26]~52_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[25]~50_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[24]~48_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[23]~46_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[22]~44_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[21]~42_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[20]~40_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[19]~38_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[18]~36_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[17]~34_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT35\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[16]~32_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[15]~30_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[14]~28_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[13]~26_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[12]~24_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[11]~22_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[10]~20_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[9]~18_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[8]~16_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[7]~14_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[6]~12_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[5]~10_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[4]~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[3]~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[2]~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[1]~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[0]~0_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~1\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~3\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~5\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~7\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~9\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~11\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~13\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~15\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~17\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~19\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~21\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~23\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~25\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~27\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~29\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~31\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~33\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~35\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~37\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~39\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~41\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~43\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~45\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~47\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~49\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~51\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~52_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux52~0_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux19~0_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~16_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~15_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~17_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~18_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~19_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~20_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~29_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~30_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~62_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~63_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~9_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~10_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~12_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~11_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~14_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~13_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~15_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~16_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~17_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~18_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~19_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~20_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~22_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~21_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~24_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~23_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~25_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~26_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~27_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~28_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~31_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~29_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~30_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~32_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~33_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~35_cout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~37\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~39\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~41\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~43\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~45\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~47\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~49\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~51\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~53\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~55\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~57\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~59\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~64_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~60_combout\ : std_logic;
SIGNAL \tL|Data|ScuffedOut|output[12]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[12]~0_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~61_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux21~11_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux21~10_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux19~1_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux19~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux19~3_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux19~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux19~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux19~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux19~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux19~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][12]~0_combout\ : std_logic;
SIGNAL \tL|Data|RegLow|output[12]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[12]~35_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[12]~36_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux19~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux19~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux19~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux19~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][12]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux19~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux19~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux19~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux19~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux19~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux19~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux19~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux19~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux19~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux19~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux19~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux19~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux19~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][12]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux19~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux19~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux19~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux19~22_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[12]~13_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \tL|Data|ALU|Mux20~1_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux20~3_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~58_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux20~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux20~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux20~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux20~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux20~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux20~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][11]~1_combout\ : std_logic;
SIGNAL \tL|Data|ALUOut|output[11]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[11]~19_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[11]~0_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT35\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux61~0_combout\ : std_logic;
SIGNAL \tL|Data|RegLow|output[3]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[3]~23_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[3]~24_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux28~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux28~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux28~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux28~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux28~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux28~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux28~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux28~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux28~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux28~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux28~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux28~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux28~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux28~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux28~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux28~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux28~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs~24_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][3]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux28~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux28~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux28~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux28~22_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[3]~27_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[3]~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux18~1_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux18~3_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~114_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~65\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~115_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux18~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux18~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux18~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux18~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux18~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux18~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][13]~10_combout\ : std_logic;
SIGNAL \tL|Data|RegLow|output[13]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT27\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT9\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT27\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[26]~53\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[27]~54_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~53\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~54_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT27\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT9\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[26]~53\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[27]~54_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT27\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~53\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~54_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux51~0_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[13]~37_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[13]~38_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux18~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux18~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux18~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux18~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][13]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux18~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux18~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux18~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux18~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux18~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][13]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux18~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux18~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux18~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux18~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux18~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux18~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][13]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux18~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux18~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux18~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux18~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux18~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux18~22_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[13]~32_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~113_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~116\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~117_combout\ : std_logic;
SIGNAL \tL|Data|ScuffedOut|output[14]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[14]~17_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~205_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~26_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux17~1_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux17~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux17~3_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux17~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux17~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux17~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux17~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux17~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][14]~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][14]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux17~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux17~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux17~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux17~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux17~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux17~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux17~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux17~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux17~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux17~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux17~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux17~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux17~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux17~22_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[14]~31_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~112_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~118\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~120\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~122\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~123_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~215_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[17]~14_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~216_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~34_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux14~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux14~9_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux14~10_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux14~11_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux14~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][17]~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][17]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux14~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux14~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux14~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux14~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux14~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux14~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux14~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux14~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux14~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux14~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux14~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux14~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux14~22_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[17]~28_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~105_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~124\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~126\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~128\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~130\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~132\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~134\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~136\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~137_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~198_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux7~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux7~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux7~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux7~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux7~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux7~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux7~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux7~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs~26_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux7~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux7~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux7~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux7~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux7~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux7~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux7~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux7~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux7~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux7~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux7~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux7~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux7~22_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~229_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~21_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux7~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux7~3_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux7~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux7~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux7~10_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[24]~7_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[24]~21_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~91_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~138\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~140\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~142\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~143_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux4~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux4~14_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~17_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux4~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux4~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux4~9_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux4~13_combout\ : std_logic;
SIGNAL \tL|Data|RegLow|output[27]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT23\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT22\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT21\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT19\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT18\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT17\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT16\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT15\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT14\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT13\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT31\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT30\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT12\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT11\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT29\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT10\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT28\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[27]~55\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[28]~57\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[29]~59\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[30]~61\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[31]~63\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[32]~64_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT31\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[31]~62_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[30]~60_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT30\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT29\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[29]~58_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|add9_result[28]~56_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~55\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~57\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~59\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~61\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~63\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~65\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~67\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~69\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~71\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~73\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~75\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~77\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~79\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~81\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~82_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT23\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT22\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT21\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT20\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT19\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT17\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT16\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT15\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT31\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT13\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT12\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT30\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT29\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT11\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT10\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT28\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[27]~55\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[28]~57\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[29]~59\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[30]~61\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[31]~63\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[32]~65\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[33]~67\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[34]~69\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[35]~71\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[36]~73\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[37]~75\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[38]~77\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[39]~79\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[40]~81\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[41]~82_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[40]~80_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[39]~78_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[38]~76_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[37]~74_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[35]~70_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[34]~68_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[33]~66_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[31]~62_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT31\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT30\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[30]~60_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[29]~58_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[28]~56_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT28\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~55\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~57\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~59\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~61\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~63\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~65\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~67\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~69\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~71\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~73\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~75\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~77\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~79\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~81\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~82_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux37~0_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[27]~59_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[27]~60_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][27]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux36~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux36~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux36~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux36~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux36~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux36~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux36~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux36~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux36~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux36~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux36~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux36~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux36~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux36~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux36~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux36~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux36~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux36~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux36~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux36~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux36~22_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~90_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux29~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux2~10_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux2~11_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux2~12_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux2~13_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux2~14_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux2~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux2~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux2~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux2~16_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~81_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~82_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~83_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~84_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~144\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~146\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~147_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~9_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux2~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux2~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux2~9_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux2~15_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[29]~2_combout\ : std_logic;
SIGNAL \tL|Data|RegLow|output[29]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT25\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT24\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~83\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~85\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~86_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT25\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT24\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[41]~83\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[42]~85\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[43]~86_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[42]~84_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~83\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~85\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~86_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux35~0_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[29]~63_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[29]~64_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][29]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux34~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux34~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux34~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux34~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux34~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux34~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux34~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux34~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux34~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux34~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux34~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux34~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux34~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux34~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux34~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux34~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux34~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux34~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux34~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux34~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux34~22_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~27_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~29_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~30_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~14_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux3~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux3~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~107_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux3~11_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux3~12_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux3~13_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~106_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux3~14_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~98_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux3~17_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux3~15_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~196_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~145_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~227_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~15_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux3~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux3~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux3~9_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux3~10_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux3~16_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[28]~3_combout\ : std_logic;
SIGNAL \tL|Data|RegLow|output[28]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~84_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~84_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux36~0_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[28]~57_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[28]~58_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][28]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux35~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux35~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux35~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux35~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux35~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux35~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux35~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux35~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux35~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux35~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux35~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux35~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux35~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux35~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux35~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux35~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux35~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux35~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux35~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux35~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux35~22_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~39_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~48_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~49_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~59_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~63_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~64_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux9~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux9~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~24_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~51_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~47_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~52_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux9~0_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux9~1_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~201_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~133_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[22]~9_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~202_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~25_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux9~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux9~3_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux9~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux9~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux9~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][22]~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][22]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][22]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux9~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux9~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][22]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][22]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux9~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][22]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][22]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux9~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux9~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux9~22_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[22]~23_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT3\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT26\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[43]~87\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[44]~88_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~87\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~88_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT26\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~87\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~88_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux34~0_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[30]~61_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[30]~62_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][30]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux1~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux1~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux1~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux1~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux1~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux1~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux1~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux1~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux1~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux1~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux1~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux1~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux1~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux1~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux1~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux1~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux1~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux1~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux1~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux1~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux1~22_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[30]~15_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~79_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~80_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~148\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~150\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~151_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux0~9_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~77_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~56_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~55_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~57_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~75_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~76_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~74_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~153_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~154_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux0~10_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux0~11_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux0~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux0~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux0~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux0~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux0~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux0~12_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux0~15_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux0~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux0~3_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux0~14_combout\ : std_logic;
SIGNAL \tL|Data|RegLow|output[31]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT27\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~89\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~90_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT27\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[44]~89\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[45]~90_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~89\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~90_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux33~0_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[31]~55_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[31]~56_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux32~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux32~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux32~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs~28_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux32~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux32~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux32~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux32~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux32~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux32~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux32~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux32~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux32~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux32~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux32~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux32~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux32~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][31]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux32~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux32~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux32~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux32~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux32~22_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~161_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~65_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~75_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~76_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~73_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~74_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~77_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~78_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~79_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~162_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~3_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~76_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~159_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~160_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux1~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux1~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~149_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~158_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux1~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux1~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux1~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~155_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~156_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~157_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux1~3_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[30]~1_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[30]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[30]~13_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[30]~14_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[29]~37_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[29]~15_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[31]~12_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~35_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~42_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~37_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~43_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~68_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~77_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~78_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~79_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~80_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~83_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~94_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~37_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~168_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~169_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux30~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux30~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux30~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~165_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~38_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~166_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux30~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~167_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~36_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~163_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~164_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux30~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][1]~9_combout\ : std_logic;
SIGNAL \tL|Data|ScuffedOut|output[1]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|PCSourceMux|output[1]~0_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[1]~16_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[19]~12_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[19]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[19]~19_combout\ : std_logic;
SIGNAL \tL|Data|Mem|process_0~3_combout\ : std_logic;
SIGNAL \tL|Data|Mem|process_0~4_combout\ : std_logic;
SIGNAL \tL|Data|Mem|process_0~5_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[26]~5_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[26]~22_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[28]~38_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[28]~20_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[27]~21_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[22]~25_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[23]~24_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[24]~23_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[21]~10_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[21]~31_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[13]~28_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[14]~27_combout\ : std_logic;
SIGNAL \tL|Data|Mem|process_0~6_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[25]~30_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[17]~34_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[16]~35_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[18]~33_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[20]~32_combout\ : std_logic;
SIGNAL \tL|Data|Mem|process_0~7_combout\ : std_logic;
SIGNAL \tL|Data|Mem|process_0~8_combout\ : std_logic;
SIGNAL \tL|Data|Mem|process_0~9_combout\ : std_logic;
SIGNAL \tL|Data|Mem|process_0~10_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[14]~29_combout\ : std_logic;
SIGNAL \tL|Data|RegDstMux|output[3]~1_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~28_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux5~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux5~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux5~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs~25_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux5~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux5~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux5~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux5~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux5~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux5~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux5~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux5~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux5~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux5~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux5~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux5~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux5~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux5~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux5~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux5~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux5~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux5~22_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[26]~19_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~18_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~61_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~62_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~31_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~63_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux5~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~10_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux5~3_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~67_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~68_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux5~12_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~110_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~111_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux5~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux5~9_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux5~10_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~141_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~197_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~228_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~19_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux5~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux5~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux5~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux5~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux5~11_combout\ : std_logic;
SIGNAL \tL|Data|RegLow|output[26]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~80_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~80_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux38~0_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[26]~39_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[26]~40_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][26]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux37~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux37~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux37~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux37~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux37~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux37~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux37~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux37~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux37~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux37~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux37~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux37~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux37~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux37~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux37~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux37~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux37~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux37~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux37~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux37~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux37~22_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|rd_data1[26]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegB|output[26]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegB|output[27]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegB|output[30]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegB|output[31]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[13]~30_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[13]~31_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Decoder0~48_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux6~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux6~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux6~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux6~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux6~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux6~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs~27_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux6~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux6~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux6~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux6~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux6~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux6~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux6~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux6~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux6~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux6~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux6~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux6~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux6~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux6~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux6~22_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[25]~20_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~9_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~28_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~65_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~66_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux6~3_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux6~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux6~9_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux6~10_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux6~11_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux6~12_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux6~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux6~14_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~139_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~29_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux6~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux6~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux6~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux6~13_combout\ : std_logic;
SIGNAL \tL|Data|RegLow|output[25]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~78_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~78_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux39~0_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[25]~43_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[25]~44_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][25]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux38~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux38~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux38~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux38~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux38~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux38~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux38~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux38~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux38~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux38~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux38~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux38~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux38~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux38~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux38~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux38~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux38~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux38~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux38~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux38~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux38~22_combout\ : std_logic;
SIGNAL \tL|Data|RegB|output[25]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[25]~65_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[25]~66_combout\ : std_logic;
SIGNAL \tL|Data|InstReg|out25_to_21[4]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|rd_data0[8]~6_combout\ : std_logic;
SIGNAL \tL|Data|RegLow|output[1]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux63~0_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[1]~19_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[1]~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux30~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux30~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux30~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux30~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux30~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux30~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux30~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux30~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux30~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux30~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux30~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux30~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux30~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux30~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][1]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux30~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux30~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux30~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][1]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux30~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux30~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux30~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux30~22_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[1]~10_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT29\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~58_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~58_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux49~0_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[15]~31_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[15]~32_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][15]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux48~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux48~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux48~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux48~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux48~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux48~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux48~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux48~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux48~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux48~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux48~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux48~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux48~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux48~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux48~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux48~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux48~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux48~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux48~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux48~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux48~22_combout\ : std_logic;
SIGNAL \tL|Data|RegB|output[15]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[11]~20_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[11]~21_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[13]~46_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[13]~47_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~21_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~36_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~40_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~41_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~113_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux8~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux8~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~22_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~34_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~35_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux8~0_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux8~1_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~135_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~200_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~199_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux8~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~23_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux8~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux8~3_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux8~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux8~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][23]~20_combout\ : std_logic;
SIGNAL \tL|Data|RegLow|output[23]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~74_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~74_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux41~0_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[23]~45_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[23]~46_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][23]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux40~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux40~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux40~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux40~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux40~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux40~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux40~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux40~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux40~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux40~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux40~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux40~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux40~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux40~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux40~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux40~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux40~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux40~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux40~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux40~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux40~22_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[22]~61_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[22]~62_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux10~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux10~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux10~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux10~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux10~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux10~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux10~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux10~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux10~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux10~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][21]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux10~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux10~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux10~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux10~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux10~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux10~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux10~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux10~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux10~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux10~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux10~22_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[21]~24_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult7~dataout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT20\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~76_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~76_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux40~0_combout\ : std_logic;
SIGNAL \tL|Data|RegLow|output[24]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[24]~41_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[24]~42_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][24]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux39~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux39~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux39~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux39~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux39~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux39~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux39~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux39~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux39~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux39~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux39~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux39~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux39~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux39~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux39~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux39~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux39~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux39~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux39~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux39~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux39~22_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~40_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~23_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~48_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~41_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~56_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~59_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux10~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux10~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~38_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~42_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~85_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux10~0_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux10~1_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~209_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~210_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux10~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~131_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~30_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux10~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux10~3_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux10~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux10~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][21]~18_combout\ : std_logic;
SIGNAL \tL|Data|RegLow|output[21]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~70_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~70_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux43~0_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[21]~47_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[21]~48_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][21]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux42~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux42~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux42~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux42~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux42~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux42~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux42~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux42~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux42~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux42~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux42~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux42~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux42~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux42~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux42~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux42~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux42~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux42~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux42~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux42~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux42~22_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|rd_data1[21]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[24]~57_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[24]~58_combout\ : std_logic;
SIGNAL \tL|Data|InstReg|out25_to_21[3]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|rd_data0[8]~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux24~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux24~20_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux24~0_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~32_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~32_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~33_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux26~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~22_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~23_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~38_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~39_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux26~3_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux26~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~68_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux24~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~50_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux24~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux24~1_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux24~3_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux24~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux24~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux24~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux24~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux24~9_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux24~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][7]~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][7]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux24~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux24~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux24~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux24~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux24~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux24~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux24~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux24~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux24~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux24~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux24~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux24~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux24~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux24~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux24~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux24~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux24~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux24~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux24~22_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[7]~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux32~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux32~1_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux32~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux32~3_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux32~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux32~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux32~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux32~9_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux32~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux32~10_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux32~11_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux32~12_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux9~0_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux13~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux13~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux13~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux13~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux13~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux13~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux13~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux13~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux13~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux13~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux13~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux13~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux13~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux13~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux13~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux13~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][18]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux13~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux13~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux13~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux13~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux13~22_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~31_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~32_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~30_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux11~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux11~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux11~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux11~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux11~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux11~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux11~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux11~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux11~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux11~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux11~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux11~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux11~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux11~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux11~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux11~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][20]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux11~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux11~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux11~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux11~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux11~22_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~33_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~34_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~20_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~19_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~21_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~24_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~25_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~22_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~23_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~26_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~27_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~28_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~29_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~17_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~15_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~16_combout\ : std_logic;
SIGNAL \tL|Data|RegLow|output[0]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux64~0_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[0]~17_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[0]~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux31~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux31~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux31~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux31~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux31~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux31~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux31~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs~22_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux31~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux31~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux31~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux31~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux31~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux31~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux31~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux31~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux31~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux31~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][0]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux31~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux31~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux31~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux31~22_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~14_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~18_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~225_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux32~13_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux32~14_combout\ : std_logic;
SIGNAL \tL|Data|PCEnable~combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[20]~25_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT2\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT18\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[36]~72_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~72_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~72_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux42~0_combout\ : std_logic;
SIGNAL \tL|Data|RegLow|output[22]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[22]~51_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[22]~52_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][22]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux41~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux41~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux41~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux41~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux41~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux41~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux41~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux41~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux41~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux41~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux41~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux41~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux41~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux41~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux41~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux41~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux41~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux41~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux41~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux41~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux41~22_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~24_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~25_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~26_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~95_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~117_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux11~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux11~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~79_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~80_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~81_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux11~0_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux11~1_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~211_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~129_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~212_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~31_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux11~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux11~3_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux11~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux11~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux11~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][20]~17_combout\ : std_logic;
SIGNAL \tL|Data|RegLow|output[20]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~68_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~68_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux44~0_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[20]~53_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[20]~54_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][20]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux43~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux43~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux43~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux43~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux43~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux43~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux43~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux43~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux43~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux43~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux43~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux43~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux43~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux43~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux43~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux43~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux43~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux43~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux43~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux43~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux43~22_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[23]~59_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[23]~60_combout\ : std_logic;
SIGNAL \tL|Data|InstReg|out25_to_21[2]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux0~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux0~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux0~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux0~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux0~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux0~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux0~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux0~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux0~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux0~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux0~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux0~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux0~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux0~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux0~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux0~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux0~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux0~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux0~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux0~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux0~22_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[31]~14_combout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~1_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~3_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~5_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~7_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~9_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~11_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~13_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~15_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~17_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~19_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~21_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~23_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~25_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~27_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~29_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~31_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~33_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~35_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~37_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~39_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~41_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~43_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~45_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~47_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~49_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~51_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~53_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~55_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~57_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~59_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~61_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan2~62_combout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~1_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~3_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~5_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~7_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~9_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~11_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~13_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~15_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~17_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~19_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~21_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~23_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~25_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~27_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~29_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~31_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~33_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~35_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~37_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~39_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~41_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~43_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~45_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~47_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~49_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~51_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~53_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~55_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~57_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~59_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~61_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan1~62_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~97_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~35_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~36_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~86_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~87_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~31_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~33_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~34_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~88_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~73_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~89_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~90_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~74_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~91_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux31~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux31~3_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux31~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux31~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux31~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux31~18_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~92_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~195_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux31~13_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux31~12_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux31~14_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~36_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux31~15_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux31~10_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux31~20_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux31~9_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux31~11_combout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~1_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~3_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~5_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~7_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~9_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~11_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~13_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~15_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~17_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~19_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~21_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~23_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~25_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~27_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~29_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~31_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~33_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~35_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~37_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~39_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~41_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~43_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~45_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~47_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~49_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~51_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~53_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~55_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~57_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~59_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~61_cout\ : std_logic;
SIGNAL \tL|Data|ALU|LessThan0~62_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux31~16_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~179_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~176_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~178_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~177_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~180_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~188_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~189_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~12_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~190_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~183_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~181_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~182_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~184_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Equal0~13_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~186_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~185_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~187_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~191_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~192_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~193_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux31~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~194_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~175_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux31~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux31~17_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux31~19_combout\ : std_logic;
SIGNAL \tL|Data|PCSourceMux|output[0]~1_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[0]~11_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[0]~12_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT28\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~56_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~56_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux50~0_combout\ : std_logic;
SIGNAL \tL|Data|RegLow|output[14]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[14]~33_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[14]~34_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][14]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux49~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux49~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux49~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux49~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux49~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux49~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux49~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux49~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux49~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux49~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux49~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux49~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux49~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux49~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux49~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux49~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux49~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux49~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux49~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux49~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux49~22_combout\ : std_logic;
SIGNAL \tL|Data|RegB|output[14]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[15]~26_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[15]~27_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[17]~38_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[17]~39_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~48_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~50_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~95_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux12~9_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~11_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~88_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~75_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~76_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux12~1_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux12~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~173_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~127_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~174_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~13_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux12~3_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux12~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux12~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux12~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux12~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][19]~16_combout\ : std_logic;
SIGNAL \tL|Data|RegLow|output[19]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~66_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~66_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux45~0_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[19]~49_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[19]~50_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[11][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[10][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux44~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux44~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[14][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux44~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux44~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[1][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[4][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[6][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux44~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[5][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux44~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux44~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[2][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[3][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux44~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[30][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[18][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[22][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux44~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[26][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux44~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[24][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[16][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux44~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[20][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[28][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux44~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux44~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[27][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][19]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[19][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[23][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux44~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux44~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[29][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[21][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[17][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[25][19]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux44~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux44~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux44~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux44~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux44~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux44~22_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[21]~63_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[21]~64_combout\ : std_logic;
SIGNAL \tL|Data|InstReg|out25_to_21[0]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux12~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux12~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux12~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux12~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux12~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux12~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux12~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux12~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux12~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux12~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux12~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux12~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux12~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux12~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux12~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux12~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux12~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux12~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux12~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux12~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux12~22_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[19]~26_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT1\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT14\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[32]~64_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~64_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~64_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux46~0_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[18]~25_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[18]~26_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][18]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux45~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux45~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux45~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux45~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux45~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux45~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux45~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux45~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux45~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux45~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux45~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux45~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux45~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux45~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux45~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux45~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux45~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux45~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux45~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux45~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux45~22_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[12]~32_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[12]~33_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[12]~44_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[12]~45_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~45_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~46_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~65_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~69_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~72_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux21~22_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~56_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux21~24_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux21~21_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux21~23_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux21~25_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux21~26_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux21~27_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux21~28_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux21~29_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][10]~2_combout\ : std_logic;
SIGNAL \tL|Data|RegLow|output[10]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~48_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~48_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux54~0_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[10]~11_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[10]~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[13][10]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux53~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux53~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux53~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux53~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux53~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux53~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux53~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux53~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux53~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux53~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux53~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux53~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux53~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux53~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux53~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux53~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux53~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux53~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux53~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux53~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux53~22_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[10]~22_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[10]~23_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~9_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux13~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~71_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~72_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~87_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux13~0_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux13~1_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~213_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~214_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux13~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~125_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~32_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux13~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux13~3_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux13~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux13~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][18]~15_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[18]~13_combout\ : std_logic;
SIGNAL \tL|Data|RegAMux|output[18]~27_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult7~dataout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT7\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[25]~50_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~50_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~50_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux53~0_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[11]~15_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[11]~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[7][11]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux52~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux52~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux52~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux52~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux52~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux52~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux52~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux52~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux52~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux52~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux52~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux52~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux52~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux52~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux52~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux52~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux52~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux52~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux52~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux52~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux52~22_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[11]~26_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[11]~27_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~45_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~44_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~70_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~74_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~73_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux22~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~54_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux22~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux22~1_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux22~3_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux22~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux22~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux22~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux22~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux22~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][9]~3_combout\ : std_logic;
SIGNAL \tL|Data|RegLow|output[9]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~46_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~46_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux55~0_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[9]~13_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[9]~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][9]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux54~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux54~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux54~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux54~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux54~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux54~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux54~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux54~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux54~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux54~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux54~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux54~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux54~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux54~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux54~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux54~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux54~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux54~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux54~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux54~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux54~22_combout\ : std_logic;
SIGNAL \input[8]~input_o\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[8]~14_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[2]~2_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[8]~15_combout\ : std_logic;
SIGNAL \tL|Data|RegLow|output[8]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~44_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~44_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux56~0_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[8]~9_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[8]~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][8]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux55~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux55~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux55~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux55~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux55~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux55~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux55~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux55~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux55~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux55~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux55~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux55~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux55~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux55~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux55~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux55~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux55~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux55~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux55~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux55~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux55~22_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[8]~20_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[8]~21_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_mult5~dataout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT21\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|add9_result[21]~42_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~42_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~42_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux57~0_combout\ : std_logic;
SIGNAL \tL|Data|RegLow|output[7]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[7]~7_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[7]~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][7]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux56~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux56~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux56~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux56~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux56~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux56~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux56~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux56~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux56~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux56~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux56~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux56~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux56~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux56~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux56~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux56~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux56~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux56~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux56~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux56~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux56~22_combout\ : std_logic;
SIGNAL \tL|Data|RegB|output[7]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[7]~9_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[7]~18_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[7]~19_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux16~0_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~93_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~203_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux16~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~119_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux16~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux16~1_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux16~3_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux16~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux16~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux16~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux16~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux16~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][15]~12_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[15]~16_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[15]~26_combout\ : std_logic;
SIGNAL \tL|Data|Mem|Equal0~3_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[11]~4_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[10]~10_combout\ : std_logic;
SIGNAL \tL|Data|Mem|BaddrDelay|output[10]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[12]~5_combout\ : std_logic;
SIGNAL \tL|Data|Mem|Equal0~2_combout\ : std_logic;
SIGNAL \tL|Data|Mem|BaddrDelay|output[8]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|Mem|Equal0~1_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[0]~36_combout\ : std_logic;
SIGNAL \tL|Data|Mem|Equal0~0_combout\ : std_logic;
SIGNAL \tL|Data|Mem|Equal0~4_combout\ : std_logic;
SIGNAL \tL|Data|Mem|Equal0~7_combout\ : std_logic;
SIGNAL \tL|Data|Mem|Equal0~8_combout\ : std_logic;
SIGNAL \tL|Data|Mem|Equal0~6_combout\ : std_logic;
SIGNAL \tL|Data|Mem|Equal0~5_combout\ : std_logic;
SIGNAL \tL|Data|Mem|Equal0~9_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[9]~0_combout\ : std_logic;
SIGNAL \input[3]~input_o\ : std_logic;
SIGNAL \tL|Data|Mem|InputPort0|output[3]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[3]~10_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[3]~11_combout\ : std_logic;
SIGNAL \tL|Data|ALUMux|Equal1~0_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~40_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~40_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux58~0_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[6]~3_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[6]~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[9][6]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux57~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux57~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux57~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux57~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux57~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux57~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux57~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux57~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux57~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux57~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux57~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux57~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux57~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux57~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux57~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux57~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux57~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux57~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux57~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux57~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux57~22_combout\ : std_logic;
SIGNAL \tL|Data|RegB|output[6]~feeder_combout\ : std_logic;
SIGNAL \input[0]~input_o\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[0]~22_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[0]~23_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux16~2_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux16~3_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux16~5_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux16~4_combout\ : std_logic;
SIGNAL \tL|Data|RegHigh|output[19]~0_combout\ : std_logic;
SIGNAL \tL|Data|RegHigh|output[19]~1_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~38_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~38_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux59~0_combout\ : std_logic;
SIGNAL \tL|Data|RegLow|output[5]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[5]~5_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[5]~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][5]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux58~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux58~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux58~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux58~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux58~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux58~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux58~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux58~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux58~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux58~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux58~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux58~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux58~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux58~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux58~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux58~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux58~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux58~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux58~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux58~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux58~22_combout\ : std_logic;
SIGNAL \tL|Data|RegB|output[5]~feeder_combout\ : std_logic;
SIGNAL \input[2]~input_o\ : std_logic;
SIGNAL \tL|Data|Mem|InputPort0|output[2]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[2]~1_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[2]~3_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux18~4_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux18~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux60~0_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[4]~1_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[4]~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[12][4]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux59~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux59~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux59~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux59~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux59~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux59~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux59~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux59~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux59~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux59~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux59~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux59~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux59~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux59~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux59~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux59~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux59~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux59~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux59~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux59~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux59~22_combout\ : std_logic;
SIGNAL \tL|Data|RegB|output[4]~feeder_combout\ : std_logic;
SIGNAL \input[6]~input_o\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[6]~6_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[6]~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~54_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~60_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~66_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~84_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux29~9_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux29~10_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux29~11_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~43_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight1~44_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux29~12_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux29~13_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux29~16_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux29~14_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~40_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~171_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~170_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux29~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~10_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux29~3_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux29~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux29~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux29~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux29~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux29~15_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux62~0_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[2]~21_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[2]~22_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[8][2]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux61~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux61~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux61~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux61~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux61~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux61~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux61~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux61~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux61~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux61~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux61~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux61~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux61~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux61~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux61~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux61~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux61~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux61~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux61~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux61~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux61~22_combout\ : std_logic;
SIGNAL \input[4]~input_o\ : std_logic;
SIGNAL \tL|Data|Mem|InputPort0|output[4]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[4]~4_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[4]~5_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux21~1_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[20]~0_combout\ : std_logic;
SIGNAL \tL|Data|RegLow|output[17]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~62_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~62_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux47~0_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[17]~29_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[17]~30_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][17]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux46~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux46~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux46~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux46~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux46~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux46~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux46~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux46~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux46~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux46~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux46~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux46~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux46~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux46~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux46~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux46~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux46~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux46~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux46~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux46~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux46~22_combout\ : std_logic;
SIGNAL \tL|Data|RegB|output[17]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[20]~55_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[20]~56_combout\ : std_logic;
SIGNAL \tL|Data|InstReg|out20_to_16[4]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|rd_data1[17]~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux62~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux62~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux62~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux62~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux62~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux62~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux62~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux62~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux62~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux62~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux62~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux62~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux62~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux62~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux62~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux62~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux62~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux62~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux62~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux62~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux62~22_combout\ : std_logic;
SIGNAL \tL|Data|RegB|output[1]~feeder_combout\ : std_logic;
SIGNAL \input[1]~input_o\ : std_logic;
SIGNAL \tL|Data|Mem|InputPort0|output[1]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[1]~24_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[1]~25_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux21~0_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux1~1_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux14~1_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux14~0_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux14~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~118_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~119_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux15~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux15~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~96_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~222_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~223_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~224_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux15~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~35_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~217_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~218_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~121_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~221_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~219_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~220_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux15~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux15~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][16]~13_combout\ : std_logic;
SIGNAL \tL|Data|RegLow|output[16]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult1|auto_generated|op_1~60_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mult0|auto_generated|op_1~60_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux48~0_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[16]~27_combout\ : std_logic;
SIGNAL \tL|Data|MemtoRegMux|output[16]~28_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[15][16]~q\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux47~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux47~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux47~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux47~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux47~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux47~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux47~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux47~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux47~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux47~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux47~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux47~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux47~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux47~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux47~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux47~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux47~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux47~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux47~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux47~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux47~22_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[17]~51_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[17]~52_combout\ : std_logic;
SIGNAL \tL|Data|InstReg|out20_to_16[1]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux50~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux50~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux50~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux50~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux50~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux50~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux50~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux50~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux50~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux50~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux50~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux50~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux50~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux50~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux50~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux50~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux50~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux50~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux50~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux50~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux50~22_combout\ : std_logic;
SIGNAL \tL|Data|RegB|output[13]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[28]~38_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[28]~39_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux12~1_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux12~2_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux17~0_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux17~1_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux17~2_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux17~3_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux21~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux21~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~37_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~52_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~67_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux23~1_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux23~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux23~3_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~66_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux23~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux23~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux23~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux23~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux23~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux23~0_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][8]~4_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[8]~22_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[8]~6_combout\ : std_logic;
SIGNAL \input[5]~input_o\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[5]~12_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[5]~13_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[7]~23_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[7]~7_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[10]~16_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[10]~17_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux25~0_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~71_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux25~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~48_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux25~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux25~1_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux25~3_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux25~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux25~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux25~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux25~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux25~9_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux25~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][6]~6_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[6]~9_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[19]~53_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[19]~54_combout\ : std_logic;
SIGNAL \tL|Data|InstReg|out20_to_16[3]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|rd_data1[17]~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux63~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux63~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux63~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux63~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux63~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux63~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux63~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux63~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux63~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux63~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux63~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux63~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux63~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux63~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux63~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux63~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux63~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux63~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux63~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux63~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux63~22_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[9]~18_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[9]~19_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux26~14_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~46_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~69_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~46_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~70_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux26~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux26~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux26~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux26~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux26~9_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux26~10_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux26~11_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux26~12_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux26~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][5]~7_combout\ : std_logic;
SIGNAL \tL|Data|ScuffedOut|output[5]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[5]~25_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[5]~8_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[29]~40_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[29]~41_combout\ : std_logic;
SIGNAL \tL|Control|next_state.sltui_1~2_combout\ : std_logic;
SIGNAL \tL|Control|next_state.jal_1~0_combout\ : std_logic;
SIGNAL \tL|Control|curr_state.jal_1~q\ : std_logic;
SIGNAL \tL|Control|WideOr2~0_combout\ : std_logic;
SIGNAL \tL|Control|WideOr7~0_combout\ : std_logic;
SIGNAL \tL|Control|WideOr7~combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux13~0_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux13~1_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux13~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux21~19_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux27~11_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~44_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~207_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~208_combout\ : std_logic;
SIGNAL \tL|Data|ALU|SIG_Result_Low~27_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux27~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux27~3_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux27~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux27~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux27~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux27~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux27~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux27~9_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux27~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|regs[31][4]~8_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[4]~26_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[4]~29_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[26]~34_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[26]~35_combout\ : std_logic;
SIGNAL \tL|Control|next_state.subi_1~0_combout\ : std_logic;
SIGNAL \tL|Control|Selector0~1_combout\ : std_logic;
SIGNAL \tL|Control|Mux0~0_combout\ : std_logic;
SIGNAL \tL|Control|Selector0~2_combout\ : std_logic;
SIGNAL \tL|Control|Selector0~3_combout\ : std_logic;
SIGNAL \tL|Control|Selector0~4_combout\ : std_logic;
SIGNAL \tL|Control|curr_state.fetch_1~q\ : std_logic;
SIGNAL \tL|Control|curr_state.fetch_2~0_combout\ : std_logic;
SIGNAL \tL|Control|curr_state.fetch_2~q\ : std_logic;
SIGNAL \tL|Control|curr_state.decode~q\ : std_logic;
SIGNAL \tL|Control|next_state.slti_1~0_combout\ : std_logic;
SIGNAL \tL|Control|next_state.slti_1~1_combout\ : std_logic;
SIGNAL \tL|Control|curr_state.slti_1~q\ : std_logic;
SIGNAL \tL|Data|RegBMux|output[18]~48_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~9_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~10_combout\ : std_logic;
SIGNAL \tL|Data|ALU|ShiftRight0~85_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux28~13_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux28~9_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux28~10_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux28~11_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~172_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux28~3_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Add0~42_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux28~5_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux28~2_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux28~4_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux28~6_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux28~7_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux28~8_combout\ : std_logic;
SIGNAL \tL|Data|ALU|Mux28~12_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[3]~18_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[16]~47_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[16]~48_combout\ : std_logic;
SIGNAL \tL|Data|InstReg|out20_to_16[0]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux51~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux51~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux51~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux51~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux51~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux51~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux51~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux51~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux51~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux51~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux51~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux51~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux51~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux51~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux51~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux51~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux51~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux51~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux51~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux51~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux51~22_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[31]~44_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[31]~45_combout\ : std_logic;
SIGNAL \tL|Data|InstReg|out31_to_26[5]~feeder_combout\ : std_logic;
SIGNAL \tL|Control|next_state.store_1~0_combout\ : std_logic;
SIGNAL \tL|Control|curr_state.store_1~q\ : std_logic;
SIGNAL \tL|Control|curr_state.store_2~q\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[31]~46_combout\ : std_logic;
SIGNAL \tL|Data|Mem|SIG_ram_en~0_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[27]~36_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[27]~37_combout\ : std_logic;
SIGNAL \tL|Control|Selector0~0_combout\ : std_logic;
SIGNAL \tL|Control|next_state.load_1~0_combout\ : std_logic;
SIGNAL \tL|Control|curr_state.load_1~q\ : std_logic;
SIGNAL \tL|Control|WideOr6~0_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[2]~17_combout\ : std_logic;
SIGNAL \tL|Data|Mem|SIG_outPort_en~0_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[30]~42_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[30]~43_combout\ : std_logic;
SIGNAL \tL|Data|ALUCtrl|Mux12~0_combout\ : std_logic;
SIGNAL \tL|Control|next_state.branch~0_combout\ : std_logic;
SIGNAL \tL|Control|curr_state.branch~q\ : std_logic;
SIGNAL \tL|Control|curr_state.branch_2~q\ : std_logic;
SIGNAL \tL|Data|ScuffedOut|output[9]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|PCReg|output[9]~21_combout\ : std_logic;
SIGNAL \tL|Data|CodeMux|output[9]~11_combout\ : std_logic;
SIGNAL \tL|Data|Mem|process_0~0_combout\ : std_logic;
SIGNAL \tL|Data|Mem|process_0~1_combout\ : std_logic;
SIGNAL \tL|Data|Mem|process_0~2_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[18]~49_combout\ : std_logic;
SIGNAL \tL|Data|Mem|dataOut[18]~50_combout\ : std_logic;
SIGNAL \tL|Data|InstReg|out20_to_16[2]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux60~2_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux60~3_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux60~9_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux60~10_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux60~6_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux60~7_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux60~4_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux60~5_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux60~8_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux60~11_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux60~14_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux60~15_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux60~16_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux60~17_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux60~12_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux60~13_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux60~18_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux60~19_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux60~20_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux60~21_combout\ : std_logic;
SIGNAL \tL|Data|RegFile|Mux60~22_combout\ : std_logic;
SIGNAL \tL|Data|Mem|SIG_outPort_en~1_combout\ : std_logic;
SIGNAL \tL|Data|Mem|OutputPort|output[2]~feeder_combout\ : std_logic;
SIGNAL \dC0|waiter[6]~0_combout\ : std_logic;
SIGNAL \dC0|waiter[5]~1_combout\ : std_logic;
SIGNAL \dC0|waiter[4]~2_combout\ : std_logic;
SIGNAL \dC0|waiter[3]~3_combout\ : std_logic;
SIGNAL \dC0|waiter[2]~4_combout\ : std_logic;
SIGNAL \dC0|waiter[1]~5_combout\ : std_logic;
SIGNAL \dC0|waiter[0]~6_combout\ : std_logic;
SIGNAL \dC1|waiter[6]~0_combout\ : std_logic;
SIGNAL \dC1|waiter[5]~1_combout\ : std_logic;
SIGNAL \dC1|waiter[4]~2_combout\ : std_logic;
SIGNAL \dC1|waiter[3]~3_combout\ : std_logic;
SIGNAL \dC1|waiter[2]~4_combout\ : std_logic;
SIGNAL \dC1|waiter[1]~5_combout\ : std_logic;
SIGNAL \dC1|waiter[0]~6_combout\ : std_logic;
SIGNAL \tL|Data|Mem|OutputPort|output[8]~feeder_combout\ : std_logic;
SIGNAL \tL|Data|Mem|OutputPort|output[11]~feeder_combout\ : std_logic;
SIGNAL \dC2|waiter[6]~0_combout\ : std_logic;
SIGNAL \dC2|waiter[5]~1_combout\ : std_logic;
SIGNAL \dC2|waiter[4]~2_combout\ : std_logic;
SIGNAL \dC2|waiter[3]~3_combout\ : std_logic;
SIGNAL \dC2|waiter[2]~4_combout\ : std_logic;
SIGNAL \dC2|waiter[1]~5_combout\ : std_logic;
SIGNAL \dC2|waiter[0]~6_combout\ : std_logic;
SIGNAL \tL|Data|InstReg|out15_to_0\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \tL|Data|PCReg|output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \tL|Data|InstReg|out31_to_26\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult1|auto_generated|w569w\ : std_logic_vector(64 DOWNTO 0);
SIGNAL \tL|Data|Mem|BaddrDelay|output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \tL|Data|RegFile|rd_data1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \tL|Data|ALU|Mult0|auto_generated|w513w\ : std_logic_vector(64 DOWNTO 0);
SIGNAL \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \tL|Data|Mem|OutputPort|output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \tL|Data|RegB|output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \tL|Data|RegFile|rd_data0\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \tL|Data|ScuffedOut|output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \tL|Data|Mem|InputPort1|output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \tL|Data|Mem|InputPort0|output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \tL|Data|InstReg|out20_to_16\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \tL|Data|InstReg|out25_to_21\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \tL|Data|ALUOut|output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \tL|Data|MemDataReg|output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \tL|Data|RegHigh|output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \tL|Data|RegLow|output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \tL|Control|ALT_INV_curr_state.jal_2~q\ : std_logic;
SIGNAL \dC2|ALT_INV_waiter[0]~6_combout\ : std_logic;
SIGNAL \dC2|ALT_INV_waiter[1]~5_combout\ : std_logic;
SIGNAL \dC2|ALT_INV_waiter[2]~4_combout\ : std_logic;
SIGNAL \dC2|ALT_INV_waiter[4]~2_combout\ : std_logic;
SIGNAL \dC2|ALT_INV_waiter[5]~1_combout\ : std_logic;
SIGNAL \dC2|ALT_INV_waiter[6]~0_combout\ : std_logic;
SIGNAL \dC1|ALT_INV_waiter[0]~6_combout\ : std_logic;
SIGNAL \dC1|ALT_INV_waiter[1]~5_combout\ : std_logic;
SIGNAL \dC1|ALT_INV_waiter[2]~4_combout\ : std_logic;
SIGNAL \dC1|ALT_INV_waiter[4]~2_combout\ : std_logic;
SIGNAL \dC1|ALT_INV_waiter[5]~1_combout\ : std_logic;
SIGNAL \dC1|ALT_INV_waiter[6]~0_combout\ : std_logic;
SIGNAL \dC0|ALT_INV_waiter[0]~6_combout\ : std_logic;
SIGNAL \dC0|ALT_INV_waiter[1]~5_combout\ : std_logic;
SIGNAL \dC0|ALT_INV_waiter[2]~4_combout\ : std_logic;
SIGNAL \dC0|ALT_INV_waiter[4]~2_combout\ : std_logic;
SIGNAL \dC0|ALT_INV_waiter[5]~1_combout\ : std_logic;
SIGNAL \dC0|ALT_INV_waiter[6]~0_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|ALT_INV_output[16]~37_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|ALT_INV_output[0]~50_combout\ : std_logic;
SIGNAL \tL|Data|RegBMux|ALT_INV_output[1]~49_combout\ : std_logic;
SIGNAL \tL|Data|PCSourceMux|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \ALT_INV_button0~input_o\ : std_logic;
SIGNAL \ALT_INV_button1~input_o\ : std_logic;
SIGNAL \ALT_INV_input[9]~input_o\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_clk <= clk;
ww_button0 <= button0;
ww_button1 <= button1;
ww_input <= input;
SSG0 <= ww_SSG0;
SSG1 <= ww_SSG1;
SSG2 <= ww_SSG2;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAA_bus\ <= (\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT35\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT34\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT33\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT32\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT31\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT30\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT29\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT28\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT27\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT26\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT25\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT24\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT23\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT22\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT21\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT20\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT19\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT18\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT17\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT16\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT15\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT14\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT13\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT12\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT11\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT10\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT9\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT8\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT7\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT6\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT5\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT4\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT3\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT2\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT1\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~dataout\);

\tL|Data|ALU|Mult1|auto_generated|w569w\(0) <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(0);
\tL|Data|ALU|Mult1|auto_generated|w569w\(1) <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(1);
\tL|Data|ALU|Mult1|auto_generated|w569w\(2) <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(2);
\tL|Data|ALU|Mult1|auto_generated|w569w\(3) <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(3);
\tL|Data|ALU|Mult1|auto_generated|w569w\(4) <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(4);
\tL|Data|ALU|Mult1|auto_generated|w569w\(5) <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(5);
\tL|Data|ALU|Mult1|auto_generated|w569w\(6) <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(6);
\tL|Data|ALU|Mult1|auto_generated|w569w\(7) <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(7);
\tL|Data|ALU|Mult1|auto_generated|w569w\(8) <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(8);
\tL|Data|ALU|Mult1|auto_generated|w569w\(9) <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(9);
\tL|Data|ALU|Mult1|auto_generated|w569w\(10) <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(10);
\tL|Data|ALU|Mult1|auto_generated|w569w\(11) <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(11);
\tL|Data|ALU|Mult1|auto_generated|w569w\(12) <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(12);
\tL|Data|ALU|Mult1|auto_generated|w569w\(13) <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(13);
\tL|Data|ALU|Mult1|auto_generated|w569w\(14) <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(14);
\tL|Data|ALU|Mult1|auto_generated|w569w\(15) <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(15);
\tL|Data|ALU|Mult1|auto_generated|w569w\(16) <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(16);
\tL|Data|ALU|Mult1|auto_generated|w569w\(17) <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(17);
\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT18\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(18);
\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT19\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(19);
\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT20\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(20);
\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT21\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(21);
\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT22\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(22);
\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT23\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(23);
\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT24\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(24);
\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT25\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(25);
\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT26\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(26);
\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT27\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(27);
\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT28\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(28);
\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT29\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(29);
\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT30\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(30);
\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT31\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(31);
\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT32\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(32);
\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT33\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(33);
\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT34\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(34);
\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT35\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(35);

\tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT35\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT34\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT33\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT32\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~dataout\);

\tL|Data|ALU|Mult0|auto_generated|w513w\(0) <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\tL|Data|ALU|Mult0|auto_generated|w513w\(1) <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\tL|Data|ALU|Mult0|auto_generated|w513w\(2) <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\tL|Data|ALU|Mult0|auto_generated|w513w\(3) <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\tL|Data|ALU|Mult0|auto_generated|w513w\(4) <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\tL|Data|ALU|Mult0|auto_generated|w513w\(5) <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\tL|Data|ALU|Mult0|auto_generated|w513w\(6) <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\tL|Data|ALU|Mult0|auto_generated|w513w\(7) <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\tL|Data|ALU|Mult0|auto_generated|w513w\(8) <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\tL|Data|ALU|Mult0|auto_generated|w513w\(9) <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\tL|Data|ALU|Mult0|auto_generated|w513w\(10) <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\tL|Data|ALU|Mult0|auto_generated|w513w\(11) <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\tL|Data|ALU|Mult0|auto_generated|w513w\(12) <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\tL|Data|ALU|Mult0|auto_generated|w513w\(13) <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\tL|Data|ALU|Mult0|auto_generated|w513w\(14) <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\tL|Data|ALU|Mult0|auto_generated|w513w\(15) <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\tL|Data|ALU|Mult0|auto_generated|w513w\(16) <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\tL|Data|ALU|Mult0|auto_generated|w513w\(17) <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT32\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT33\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT34\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT35\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAA_bus\ <= (\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT31\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT30\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT29\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT28\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT27\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT26\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT25\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT24\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT23\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT22\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT21\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT20\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT19\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT18\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT17\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT16\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT15\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT14\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT13\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT12\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT11\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT10\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT9\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT8\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT7\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT6\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT5\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT4\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT3\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT2\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT1\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~dataout\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult3~3\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult3~2\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult3~1\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult3~0\);

\tL|Data|ALU|Mult0|auto_generated|mac_out4~0\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(0);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~1\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(1);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~2\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(2);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~3\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(3);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~dataout\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(4);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT1\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(5);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT2\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(6);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT3\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(7);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT4\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(8);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT5\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(9);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT6\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(10);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT7\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(11);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT8\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(12);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT9\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(13);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT10\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(14);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT11\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(15);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT12\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(16);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT13\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(17);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT14\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(18);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT15\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(19);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT16\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(20);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT17\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(21);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT18\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(22);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT19\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(23);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT20\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(24);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT21\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(25);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT22\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(26);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT23\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(27);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT24\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(28);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT25\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(29);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT26\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(30);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT27\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(31);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT28\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(32);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT29\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(33);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT30\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(34);
\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT31\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(35);

\tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAA_bus\ <= (\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT31\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT30\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT29\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT28\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT27\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT26\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT25\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT24\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT23\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT22\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT21\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT20\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT19\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT18\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT17\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT16\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT15\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT14\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT13\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT12\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT11\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT10\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT9\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT8\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT7\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT6\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT5\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT4\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT3\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT2\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT1\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~dataout\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult5~3\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult5~2\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult5~1\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult5~0\);

\tL|Data|ALU|Mult0|auto_generated|mac_out6~0\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(0);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~1\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(1);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~2\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(2);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~3\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(3);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~dataout\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(4);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT1\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(5);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT2\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(6);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT3\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(7);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT4\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(8);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT5\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(9);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT6\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(10);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT7\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(11);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT8\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(12);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT9\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(13);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT10\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(14);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT11\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(15);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT12\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(16);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT13\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(17);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT14\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(18);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT15\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(19);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT16\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(20);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT17\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(21);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT18\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(22);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT19\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(23);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT20\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(24);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT21\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(25);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT22\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(26);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT23\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(27);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT24\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(28);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT25\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(29);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT26\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(30);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT27\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(31);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT28\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(32);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT29\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(33);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT30\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(34);
\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT31\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(35);

\tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAA_bus\ <= (\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT31\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT30\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT29\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT28\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT27\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT26\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT25\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT24\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT23\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT22\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT21\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT20\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT19\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT18\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT17\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT16\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT15\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT14\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT13\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT12\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT11\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT10\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT9\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT8\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT7\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT6\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT5\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT4\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT3\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT2\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT1\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~dataout\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult3~3\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult3~2\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult3~1\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult3~0\);

\tL|Data|ALU|Mult1|auto_generated|mac_out4~0\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(0);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~1\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(1);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~2\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(2);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~3\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(3);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~dataout\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(4);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT1\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(5);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT2\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(6);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT3\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(7);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT4\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(8);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT5\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(9);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT6\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(10);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT7\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(11);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT8\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(12);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT9\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(13);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT10\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(14);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT11\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(15);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT12\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(16);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT13\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(17);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT14\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(18);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT15\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(19);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT16\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(20);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT17\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(21);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT18\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(22);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT19\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(23);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT20\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(24);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT21\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(25);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT22\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(26);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT23\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(27);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT24\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(28);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT25\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(29);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT26\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(30);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT27\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(31);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT28\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(32);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT29\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(33);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT30\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(34);
\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT31\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(35);

\tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAA_bus\ <= (\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT31\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT30\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT29\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT28\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT27\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT26\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT25\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT24\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT23\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT22\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT21\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT20\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT19\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT18\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT17\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT16\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT15\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT14\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT13\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT12\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT11\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT10\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT9\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT8\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT7\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT6\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT5\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT4\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT3\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT2\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT1\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~dataout\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult5~3\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult5~2\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult5~1\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult5~0\);

\tL|Data|ALU|Mult1|auto_generated|mac_out6~0\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(0);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~1\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(1);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~2\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(2);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~3\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(3);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~dataout\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(4);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT1\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(5);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT2\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(6);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT3\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(7);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT4\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(8);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT5\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(9);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT6\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(10);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT7\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(11);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT8\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(12);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT9\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(13);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT10\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(14);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT11\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(15);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT12\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(16);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT13\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(17);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT14\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(18);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT15\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(19);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT16\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(20);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT17\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(21);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT18\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(22);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT19\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(23);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT20\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(24);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT21\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(25);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT22\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(26);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT23\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(27);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT24\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(28);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT25\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(29);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT26\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(30);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT27\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(31);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT28\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(32);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT29\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(33);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT30\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(34);
\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT31\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(35);

\tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \tL|Data|RegB|output\(15) & \tL|Data|RegB|output\(14) & \tL|Data|RegB|output\(11) & \tL|Data|RegB|output\(10) & 
\tL|Data|RegB|output\(9) & \tL|Data|RegB|output\(8) & \tL|Data|RegB|output\(7) & \tL|Data|RegB|output\(6) & \tL|Data|RegB|output\(5) & \tL|Data|RegB|output\(4) & \tL|Data|RegB|output\(3) & \tL|Data|RegB|output\(2) & 
\tL|Data|RegB|output\(1) & \tL|Data|RegB|output\(0));

\tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\tL|Data|CodeMux|output[9]~11_combout\ & \tL|Data|CodeMux|output[8]~6_combout\ & \tL|Data|CodeMux|output[7]~7_combout\ & \tL|Data|CodeMux|output[6]~9_combout\ & 
\tL|Data|CodeMux|output[5]~8_combout\ & \tL|Data|CodeMux|output[4]~29_combout\ & \tL|Data|CodeMux|output[3]~18_combout\ & \tL|Data|CodeMux|output[2]~17_combout\);

\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(0) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(1) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(2) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(3) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(4) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(5) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(6) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(7) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(8) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(9) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(10) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(11) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(14) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(15) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);

\tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\tL|Data|RegB|output\(31) & \tL|Data|RegB|output\(30) & \tL|Data|RegB|output\(29) & \tL|Data|RegB|output\(28) & \tL|Data|RegB|output\(27) & 
\tL|Data|RegB|output\(26) & \tL|Data|RegB|output\(25) & \tL|Data|RegB|output\(24) & \tL|Data|RegB|output\(23) & \tL|Data|RegB|output\(22) & \tL|Data|RegB|output\(21) & \tL|Data|RegB|output\(20) & \tL|Data|RegB|output\(19) & 
\tL|Data|RegB|output\(18) & \tL|Data|RegB|output\(17) & \tL|Data|RegB|output\(16) & \tL|Data|RegB|output\(13) & \tL|Data|RegB|output\(12));

\tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\tL|Data|CodeMux|output[9]~11_combout\ & \tL|Data|CodeMux|output[8]~6_combout\ & \tL|Data|CodeMux|output[7]~7_combout\ & \tL|Data|CodeMux|output[6]~9_combout\ & 
\tL|Data|CodeMux|output[5]~8_combout\ & \tL|Data|CodeMux|output[4]~29_combout\ & \tL|Data|CodeMux|output[3]~18_combout\ & \tL|Data|CodeMux|output[2]~17_combout\);

\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(12) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(13) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(16) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(2);
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(17) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(3);
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(18) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(4);
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(19) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(5);
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(20) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(6);
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(21) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(7);
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(22) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(8);
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(23) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(9);
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(24) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(10);
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(25) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(11);
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(26) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(12);
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(27) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(13);
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(28) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(14);
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(29) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(15);
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(30) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(16);
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(31) <= \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(17);

\tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAA_bus\ <= (\tL|Data|RegAMux|output[17]~28_combout\ & \tL|Data|RegAMux|output[16]~29_combout\ & \tL|Data|RegAMux|output[15]~30_combout\ & \tL|Data|RegAMux|output[14]~31_combout\ & 
\tL|Data|RegAMux|output[13]~32_combout\ & \tL|Data|RegAMux|output[12]~13_combout\ & \tL|Data|RegAMux|output[11]~0_combout\ & \tL|Data|RegAMux|output[10]~1_combout\ & \tL|Data|RegAMux|output[9]~2_combout\ & \tL|Data|RegAMux|output[8]~3_combout\ & 
\tL|Data|RegAMux|output[7]~4_combout\ & \tL|Data|RegAMux|output[6]~5_combout\ & \tL|Data|RegAMux|output[5]~6_combout\ & \tL|Data|RegAMux|output[4]~7_combout\ & \tL|Data|RegAMux|output[3]~8_combout\ & \tL|Data|RegAMux|output[2]~9_combout\ & 
\tL|Data|RegAMux|output[1]~10_combout\ & \tL|Data|RegAMux|output[0]~12_combout\);

\tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAB_bus\ <= (\tL|Data|RegBMux|output[17]~39_combout\ & NOT \tL|Data|RegBMux|output[16]~37_combout\ & \tL|Data|RegBMux|output[15]~41_combout\ & \tL|Data|RegBMux|output[14]~43_combout\ & 
\tL|Data|RegBMux|output[13]~47_combout\ & \tL|Data|RegBMux|output[12]~45_combout\ & \tL|Data|RegBMux|output[11]~27_combout\ & \tL|Data|RegBMux|output[10]~23_combout\ & \tL|Data|RegBMux|output[9]~25_combout\ & \tL|Data|RegBMux|output[8]~21_combout\ & 
\tL|Data|RegBMux|output[7]~19_combout\ & \tL|Data|RegBMux|output[6]~15_combout\ & \tL|Data|RegBMux|output[5]~17_combout\ & \tL|Data|RegBMux|output[4]~13_combout\ & \tL|Data|RegBMux|output[3]~33_combout\ & \tL|Data|RegBMux|output[2]~31_combout\ & NOT 
\tL|Data|RegBMux|output[1]~49_combout\ & NOT \tL|Data|RegBMux|output[0]~50_combout\);

\tL|Data|ALU|Mult1|auto_generated|mac_mult1~dataout\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(0);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT1\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(1);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT2\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(2);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT3\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(3);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT4\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(4);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT5\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(5);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT6\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(6);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT7\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(7);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT8\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(8);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT9\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(9);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT10\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(10);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT11\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(11);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT12\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(12);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT13\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(13);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT14\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(14);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT15\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(15);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT16\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(16);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT17\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(17);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT18\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(18);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT19\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(19);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT20\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(20);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT21\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(21);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT22\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(22);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT23\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(23);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT24\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(24);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT25\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(25);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT26\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(26);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT27\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(27);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT28\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(28);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT29\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(29);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT30\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(30);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT31\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(31);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT32\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(32);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT33\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(33);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT34\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(34);
\tL|Data|ALU|Mult1|auto_generated|mac_mult1~DATAOUT35\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(35);

\tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\tL|Data|RegAMux|output[17]~28_combout\ & \tL|Data|RegAMux|output[16]~29_combout\ & \tL|Data|RegAMux|output[15]~30_combout\ & \tL|Data|RegAMux|output[14]~31_combout\ & 
\tL|Data|RegAMux|output[13]~32_combout\ & \tL|Data|RegAMux|output[12]~13_combout\ & \tL|Data|RegAMux|output[11]~0_combout\ & \tL|Data|RegAMux|output[10]~1_combout\ & \tL|Data|RegAMux|output[9]~2_combout\ & \tL|Data|RegAMux|output[8]~3_combout\ & 
\tL|Data|RegAMux|output[7]~4_combout\ & \tL|Data|RegAMux|output[6]~5_combout\ & \tL|Data|RegAMux|output[5]~6_combout\ & \tL|Data|RegAMux|output[4]~7_combout\ & \tL|Data|RegAMux|output[3]~8_combout\ & \tL|Data|RegAMux|output[2]~9_combout\ & 
\tL|Data|RegAMux|output[1]~10_combout\ & \tL|Data|RegAMux|output[0]~12_combout\);

\tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\tL|Data|RegBMux|output[17]~39_combout\ & NOT \tL|Data|RegBMux|output[16]~37_combout\ & \tL|Data|RegBMux|output[15]~41_combout\ & \tL|Data|RegBMux|output[14]~43_combout\ & 
\tL|Data|RegBMux|output[13]~47_combout\ & \tL|Data|RegBMux|output[12]~45_combout\ & \tL|Data|RegBMux|output[11]~27_combout\ & \tL|Data|RegBMux|output[10]~23_combout\ & \tL|Data|RegBMux|output[9]~25_combout\ & \tL|Data|RegBMux|output[8]~21_combout\ & 
\tL|Data|RegBMux|output[7]~19_combout\ & \tL|Data|RegBMux|output[6]~15_combout\ & \tL|Data|RegBMux|output[5]~17_combout\ & \tL|Data|RegBMux|output[4]~13_combout\ & \tL|Data|RegBMux|output[3]~33_combout\ & \tL|Data|RegBMux|output[2]~31_combout\ & NOT 
\tL|Data|RegBMux|output[1]~49_combout\ & NOT \tL|Data|RegBMux|output[0]~50_combout\);

\tL|Data|ALU|Mult0|auto_generated|mac_mult1~dataout\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT32\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT33\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT34\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\tL|Data|ALU|Mult0|auto_generated|mac_mult1~DATAOUT35\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAA_bus\ <= (\tL|Data|RegAMux|output[17]~28_combout\ & \tL|Data|RegAMux|output[16]~29_combout\ & \tL|Data|RegAMux|output[15]~30_combout\ & \tL|Data|RegAMux|output[14]~31_combout\ & 
\tL|Data|RegAMux|output[13]~32_combout\ & \tL|Data|RegAMux|output[12]~13_combout\ & \tL|Data|RegAMux|output[11]~0_combout\ & \tL|Data|RegAMux|output[10]~1_combout\ & \tL|Data|RegAMux|output[9]~2_combout\ & \tL|Data|RegAMux|output[8]~3_combout\ & 
\tL|Data|RegAMux|output[7]~4_combout\ & \tL|Data|RegAMux|output[6]~5_combout\ & \tL|Data|RegAMux|output[5]~6_combout\ & \tL|Data|RegAMux|output[4]~7_combout\ & \tL|Data|RegAMux|output[3]~8_combout\ & \tL|Data|RegAMux|output[2]~9_combout\ & 
\tL|Data|RegAMux|output[1]~10_combout\ & \tL|Data|RegAMux|output[0]~12_combout\);

\tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAB_bus\ <= (\tL|Data|RegBMux|output[31]~51_combout\ & \tL|Data|RegBMux|output[30]~52_combout\ & \tL|Data|RegBMux|output[29]~53_combout\ & \tL|Data|RegBMux|output[28]~54_combout\ & 
\tL|Data|RegBMux|output[27]~55_combout\ & \tL|Data|RegBMux|output[26]~56_combout\ & \tL|Data|RegBMux|output[25]~57_combout\ & \tL|Data|RegBMux|output[24]~58_combout\ & \tL|Data|RegBMux|output[23]~59_combout\ & \tL|Data|RegBMux|output[22]~60_combout\ & 
\tL|Data|RegBMux|output[21]~61_combout\ & \tL|Data|RegBMux|output[20]~62_combout\ & \tL|Data|RegBMux|output[19]~63_combout\ & \tL|Data|RegBMux|output[18]~34_combout\ & gnd & gnd & gnd & gnd);

\tL|Data|ALU|Mult0|auto_generated|mac_mult3~0\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(0);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~1\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(1);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~2\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(2);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~3\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(3);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~dataout\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(4);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT1\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(5);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT2\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(6);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT3\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(7);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT4\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(8);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT5\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(9);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT6\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(10);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT7\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(11);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT8\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(12);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT9\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(13);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT10\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(14);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT11\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(15);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT12\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(16);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT13\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(17);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT14\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(18);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT15\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(19);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT16\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(20);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT17\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(21);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT18\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(22);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT19\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(23);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT20\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(24);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT21\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(25);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT22\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(26);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT23\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(27);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT24\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(28);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT25\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(29);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT26\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(30);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT27\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(31);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT28\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(32);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT29\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(33);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT30\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(34);
\tL|Data|ALU|Mult0|auto_generated|mac_mult3~DATAOUT31\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(35);

\tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAA_bus\ <= (\tL|Data|RegBMux|output[17]~39_combout\ & NOT \tL|Data|RegBMux|output[16]~37_combout\ & \tL|Data|RegBMux|output[15]~41_combout\ & \tL|Data|RegBMux|output[14]~43_combout\ & 
\tL|Data|RegBMux|output[13]~47_combout\ & \tL|Data|RegBMux|output[12]~45_combout\ & \tL|Data|RegBMux|output[11]~27_combout\ & \tL|Data|RegBMux|output[10]~23_combout\ & \tL|Data|RegBMux|output[9]~25_combout\ & \tL|Data|RegBMux|output[8]~21_combout\ & 
\tL|Data|RegBMux|output[7]~19_combout\ & \tL|Data|RegBMux|output[6]~15_combout\ & \tL|Data|RegBMux|output[5]~17_combout\ & \tL|Data|RegBMux|output[4]~13_combout\ & \tL|Data|RegBMux|output[3]~33_combout\ & \tL|Data|RegBMux|output[2]~31_combout\ & NOT 
\tL|Data|RegBMux|output[1]~49_combout\ & NOT \tL|Data|RegBMux|output[0]~50_combout\);

\tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAB_bus\ <= (\tL|Data|RegAMux|output[31]~14_combout\ & \tL|Data|RegAMux|output[30]~15_combout\ & \tL|Data|RegAMux|output[29]~16_combout\ & \tL|Data|RegAMux|output[28]~17_combout\ & 
\tL|Data|RegAMux|output[27]~18_combout\ & \tL|Data|RegAMux|output[26]~19_combout\ & \tL|Data|RegAMux|output[25]~20_combout\ & \tL|Data|RegAMux|output[24]~21_combout\ & \tL|Data|RegAMux|output[23]~22_combout\ & \tL|Data|RegAMux|output[22]~23_combout\ & 
\tL|Data|RegAMux|output[21]~24_combout\ & \tL|Data|RegAMux|output[20]~25_combout\ & \tL|Data|RegAMux|output[19]~26_combout\ & \tL|Data|RegAMux|output[18]~27_combout\ & gnd & gnd & gnd & gnd);

\tL|Data|ALU|Mult0|auto_generated|mac_mult5~0\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(0);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~1\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(1);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~2\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(2);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~3\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(3);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~dataout\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(4);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT1\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(5);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT2\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(6);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT3\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(7);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT4\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(8);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT5\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(9);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT6\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(10);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT7\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(11);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT8\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(12);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT9\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(13);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT10\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(14);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT11\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(15);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT12\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(16);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT13\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(17);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT14\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(18);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT15\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(19);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT16\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(20);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT17\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(21);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT18\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(22);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT19\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(23);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT20\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(24);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT21\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(25);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT22\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(26);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT23\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(27);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT24\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(28);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT25\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(29);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT26\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(30);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT27\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(31);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT28\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(32);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT29\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(33);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT30\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(34);
\tL|Data|ALU|Mult0|auto_generated|mac_mult5~DATAOUT31\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(35);

\tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAA_bus\ <= (\tL|Data|RegAMux|output[17]~28_combout\ & \tL|Data|RegAMux|output[16]~29_combout\ & \tL|Data|RegAMux|output[15]~30_combout\ & \tL|Data|RegAMux|output[14]~31_combout\ & 
\tL|Data|RegAMux|output[13]~32_combout\ & \tL|Data|RegAMux|output[12]~13_combout\ & \tL|Data|RegAMux|output[11]~0_combout\ & \tL|Data|RegAMux|output[10]~1_combout\ & \tL|Data|RegAMux|output[9]~2_combout\ & \tL|Data|RegAMux|output[8]~3_combout\ & 
\tL|Data|RegAMux|output[7]~4_combout\ & \tL|Data|RegAMux|output[6]~5_combout\ & \tL|Data|RegAMux|output[5]~6_combout\ & \tL|Data|RegAMux|output[4]~7_combout\ & \tL|Data|RegAMux|output[3]~8_combout\ & \tL|Data|RegAMux|output[2]~9_combout\ & 
\tL|Data|RegAMux|output[1]~10_combout\ & \tL|Data|RegAMux|output[0]~12_combout\);

\tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAB_bus\ <= (\tL|Data|RegBMux|output[31]~51_combout\ & \tL|Data|RegBMux|output[30]~52_combout\ & \tL|Data|RegBMux|output[29]~53_combout\ & \tL|Data|RegBMux|output[28]~54_combout\ & 
\tL|Data|RegBMux|output[27]~55_combout\ & \tL|Data|RegBMux|output[26]~56_combout\ & \tL|Data|RegBMux|output[25]~57_combout\ & \tL|Data|RegBMux|output[24]~58_combout\ & \tL|Data|RegBMux|output[23]~59_combout\ & \tL|Data|RegBMux|output[22]~60_combout\ & 
\tL|Data|RegBMux|output[21]~61_combout\ & \tL|Data|RegBMux|output[20]~62_combout\ & \tL|Data|RegBMux|output[19]~63_combout\ & \tL|Data|RegBMux|output[18]~34_combout\ & gnd & gnd & gnd & gnd);

\tL|Data|ALU|Mult1|auto_generated|mac_mult3~0\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(0);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~1\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(1);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~2\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(2);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~3\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(3);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~dataout\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(4);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT1\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(5);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT2\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(6);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT3\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(7);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT4\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(8);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT5\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(9);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT6\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(10);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT7\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(11);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT8\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(12);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT9\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(13);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT10\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(14);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT11\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(15);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT12\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(16);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT13\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(17);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT14\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(18);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT15\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(19);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT16\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(20);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT17\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(21);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT18\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(22);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT19\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(23);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT20\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(24);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT21\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(25);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT22\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(26);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT23\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(27);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT24\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(28);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT25\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(29);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT26\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(30);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT27\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(31);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT28\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(32);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT29\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(33);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT30\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(34);
\tL|Data|ALU|Mult1|auto_generated|mac_mult3~DATAOUT31\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(35);

\tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAA_bus\ <= (\tL|Data|RegBMux|output[17]~39_combout\ & NOT \tL|Data|RegBMux|output[16]~37_combout\ & \tL|Data|RegBMux|output[15]~41_combout\ & \tL|Data|RegBMux|output[14]~43_combout\ & 
\tL|Data|RegBMux|output[13]~47_combout\ & \tL|Data|RegBMux|output[12]~45_combout\ & \tL|Data|RegBMux|output[11]~27_combout\ & \tL|Data|RegBMux|output[10]~23_combout\ & \tL|Data|RegBMux|output[9]~25_combout\ & \tL|Data|RegBMux|output[8]~21_combout\ & 
\tL|Data|RegBMux|output[7]~19_combout\ & \tL|Data|RegBMux|output[6]~15_combout\ & \tL|Data|RegBMux|output[5]~17_combout\ & \tL|Data|RegBMux|output[4]~13_combout\ & \tL|Data|RegBMux|output[3]~33_combout\ & \tL|Data|RegBMux|output[2]~31_combout\ & NOT 
\tL|Data|RegBMux|output[1]~49_combout\ & NOT \tL|Data|RegBMux|output[0]~50_combout\);

\tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAB_bus\ <= (\tL|Data|RegAMux|output[31]~14_combout\ & \tL|Data|RegAMux|output[30]~15_combout\ & \tL|Data|RegAMux|output[29]~16_combout\ & \tL|Data|RegAMux|output[28]~17_combout\ & 
\tL|Data|RegAMux|output[27]~18_combout\ & \tL|Data|RegAMux|output[26]~19_combout\ & \tL|Data|RegAMux|output[25]~20_combout\ & \tL|Data|RegAMux|output[24]~21_combout\ & \tL|Data|RegAMux|output[23]~22_combout\ & \tL|Data|RegAMux|output[22]~23_combout\ & 
\tL|Data|RegAMux|output[21]~24_combout\ & \tL|Data|RegAMux|output[20]~25_combout\ & \tL|Data|RegAMux|output[19]~26_combout\ & \tL|Data|RegAMux|output[18]~27_combout\ & gnd & gnd & gnd & gnd);

\tL|Data|ALU|Mult1|auto_generated|mac_mult5~0\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(0);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~1\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(1);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~2\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(2);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~3\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(3);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~dataout\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(4);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT1\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(5);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT2\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(6);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT3\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(7);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT4\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(8);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT5\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(9);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT6\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(10);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT7\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(11);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT8\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(12);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT9\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(13);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT10\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(14);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT11\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(15);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT12\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(16);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT13\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(17);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT14\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(18);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT15\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(19);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT16\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(20);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT17\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(21);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT18\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(22);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT19\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(23);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT20\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(24);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT21\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(25);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT22\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(26);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT23\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(27);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT24\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(28);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT25\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(29);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT26\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(30);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT27\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(31);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT28\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(32);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT29\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(33);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT30\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(34);
\tL|Data|ALU|Mult1|auto_generated|mac_mult5~DATAOUT31\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(35);

\tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAA_bus\ <= (\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT27\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT26\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT25\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT24\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT23\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT22\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT21\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT20\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT19\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT18\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT17\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT16\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT15\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT14\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT13\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT12\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT11\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT10\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT9\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT8\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT7\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT6\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT5\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT4\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT3\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT2\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT1\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~dataout\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult7~7\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult7~6\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult7~5\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult7~4\ & 
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~3\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult7~2\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult7~1\ & \tL|Data|ALU|Mult1|auto_generated|mac_mult7~0\);

\tL|Data|ALU|Mult1|auto_generated|mac_out8~0\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(0);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~1\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(1);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~2\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(2);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~3\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(3);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~4\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(4);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~5\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(5);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~6\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(6);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~7\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(7);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~dataout\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(8);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT1\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(9);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT2\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(10);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT3\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(11);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT4\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(12);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT5\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(13);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT6\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(14);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT7\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(15);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT8\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(16);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT9\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(17);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT10\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(18);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT11\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(19);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT12\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(20);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT13\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(21);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT14\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(22);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT15\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(23);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT16\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(24);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT17\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(25);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT18\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(26);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT19\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(27);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT20\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(28);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT21\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(29);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT22\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(30);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT23\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(31);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT24\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(32);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT25\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(33);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT26\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(34);
\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT27\ <= \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\(35);

\tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAA_bus\ <= (\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT27\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT26\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT25\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT24\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT23\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT22\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT21\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT20\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT19\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT18\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT17\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT16\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT15\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT14\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT13\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT12\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT11\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT10\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT9\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT8\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT7\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT6\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT5\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT4\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT3\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT2\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT1\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~dataout\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult7~7\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult7~6\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult7~5\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult7~4\ & 
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~3\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult7~2\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult7~1\ & \tL|Data|ALU|Mult0|auto_generated|mac_mult7~0\);

\tL|Data|ALU|Mult0|auto_generated|mac_out8~0\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(0);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~1\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(1);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~2\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(2);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~3\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(3);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~4\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(4);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~5\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(5);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~6\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(6);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~7\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(7);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~dataout\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(8);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT1\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(9);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT2\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(10);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT3\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(11);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT4\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(12);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT5\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(13);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT6\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(14);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT7\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(15);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT8\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(16);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT9\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(17);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT10\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(18);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT11\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(19);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT12\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(20);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT13\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(21);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT14\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(22);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT15\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(23);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT16\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(24);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT17\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(25);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT18\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(26);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT19\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(27);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT20\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(28);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT21\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(29);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT22\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(30);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT23\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(31);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT24\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(32);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT25\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(33);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT26\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(34);
\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT27\ <= \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\(35);

\tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAA_bus\ <= (\tL|Data|RegAMux|output[31]~14_combout\ & \tL|Data|RegAMux|output[30]~15_combout\ & \tL|Data|RegAMux|output[29]~16_combout\ & \tL|Data|RegAMux|output[28]~17_combout\ & 
\tL|Data|RegAMux|output[27]~18_combout\ & \tL|Data|RegAMux|output[26]~19_combout\ & \tL|Data|RegAMux|output[25]~20_combout\ & \tL|Data|RegAMux|output[24]~21_combout\ & \tL|Data|RegAMux|output[23]~22_combout\ & \tL|Data|RegAMux|output[22]~23_combout\ & 
\tL|Data|RegAMux|output[21]~24_combout\ & \tL|Data|RegAMux|output[20]~25_combout\ & \tL|Data|RegAMux|output[19]~26_combout\ & \tL|Data|RegAMux|output[18]~27_combout\ & gnd & gnd & gnd & gnd);

\tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAB_bus\ <= (\tL|Data|RegBMux|output[31]~51_combout\ & \tL|Data|RegBMux|output[30]~52_combout\ & \tL|Data|RegBMux|output[29]~53_combout\ & \tL|Data|RegBMux|output[28]~54_combout\ & 
\tL|Data|RegBMux|output[27]~55_combout\ & \tL|Data|RegBMux|output[26]~56_combout\ & \tL|Data|RegBMux|output[25]~57_combout\ & \tL|Data|RegBMux|output[24]~58_combout\ & \tL|Data|RegBMux|output[23]~59_combout\ & \tL|Data|RegBMux|output[22]~60_combout\ & 
\tL|Data|RegBMux|output[21]~61_combout\ & \tL|Data|RegBMux|output[20]~62_combout\ & \tL|Data|RegBMux|output[19]~63_combout\ & \tL|Data|RegBMux|output[18]~34_combout\ & gnd & gnd & gnd & gnd);

\tL|Data|ALU|Mult1|auto_generated|mac_mult7~0\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(0);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~1\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(1);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~2\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(2);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~3\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(3);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~4\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(4);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~5\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(5);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~6\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(6);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~7\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(7);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~dataout\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(8);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT1\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(9);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT2\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(10);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT3\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(11);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT4\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(12);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT5\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(13);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT6\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(14);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT7\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(15);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT8\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(16);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT9\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(17);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT10\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(18);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT11\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(19);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT12\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(20);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT13\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(21);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT14\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(22);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT15\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(23);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT16\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(24);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT17\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(25);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT18\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(26);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT19\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(27);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT20\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(28);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT21\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(29);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT22\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(30);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT23\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(31);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT24\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(32);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT25\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(33);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT26\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(34);
\tL|Data|ALU|Mult1|auto_generated|mac_mult7~DATAOUT27\ <= \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\(35);

\tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAA_bus\ <= (\tL|Data|RegAMux|output[31]~14_combout\ & \tL|Data|RegAMux|output[30]~15_combout\ & \tL|Data|RegAMux|output[29]~16_combout\ & \tL|Data|RegAMux|output[28]~17_combout\ & 
\tL|Data|RegAMux|output[27]~18_combout\ & \tL|Data|RegAMux|output[26]~19_combout\ & \tL|Data|RegAMux|output[25]~20_combout\ & \tL|Data|RegAMux|output[24]~21_combout\ & \tL|Data|RegAMux|output[23]~22_combout\ & \tL|Data|RegAMux|output[22]~23_combout\ & 
\tL|Data|RegAMux|output[21]~24_combout\ & \tL|Data|RegAMux|output[20]~25_combout\ & \tL|Data|RegAMux|output[19]~26_combout\ & \tL|Data|RegAMux|output[18]~27_combout\ & gnd & gnd & gnd & gnd);

\tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAB_bus\ <= (\tL|Data|RegBMux|output[31]~51_combout\ & \tL|Data|RegBMux|output[30]~52_combout\ & \tL|Data|RegBMux|output[29]~53_combout\ & \tL|Data|RegBMux|output[28]~54_combout\ & 
\tL|Data|RegBMux|output[27]~55_combout\ & \tL|Data|RegBMux|output[26]~56_combout\ & \tL|Data|RegBMux|output[25]~57_combout\ & \tL|Data|RegBMux|output[24]~58_combout\ & \tL|Data|RegBMux|output[23]~59_combout\ & \tL|Data|RegBMux|output[22]~60_combout\ & 
\tL|Data|RegBMux|output[21]~61_combout\ & \tL|Data|RegBMux|output[20]~62_combout\ & \tL|Data|RegBMux|output[19]~63_combout\ & \tL|Data|RegBMux|output[18]~34_combout\ & gnd & gnd & gnd & gnd);

\tL|Data|ALU|Mult0|auto_generated|mac_mult7~0\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(0);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~1\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(1);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~2\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(2);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~3\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(3);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~4\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(4);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~5\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(5);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~6\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(6);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~7\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(7);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~dataout\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(8);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT1\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(9);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT2\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(10);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT3\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(11);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT4\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(12);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT5\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(13);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT6\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(14);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT7\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(15);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT8\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(16);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT9\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(17);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT10\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(18);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT11\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(19);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT12\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(20);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT13\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(21);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT14\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(22);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT15\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(23);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT16\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(24);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT17\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(25);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT18\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(26);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT19\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(27);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT20\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(28);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT21\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(29);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT22\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(30);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT23\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(31);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT24\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(32);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT25\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(33);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT26\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(34);
\tL|Data|ALU|Mult0|auto_generated|mac_mult7~DATAOUT27\ <= \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(35);

\~QUARTUS_CREATED_ADC1~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\~QUARTUS_CREATED_ADC2~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\tL|Control|ALT_INV_curr_state.jal_2~q\ <= NOT \tL|Control|curr_state.jal_2~q\;
\dC2|ALT_INV_waiter[0]~6_combout\ <= NOT \dC2|waiter[0]~6_combout\;
\dC2|ALT_INV_waiter[1]~5_combout\ <= NOT \dC2|waiter[1]~5_combout\;
\dC2|ALT_INV_waiter[2]~4_combout\ <= NOT \dC2|waiter[2]~4_combout\;
\dC2|ALT_INV_waiter[4]~2_combout\ <= NOT \dC2|waiter[4]~2_combout\;
\dC2|ALT_INV_waiter[5]~1_combout\ <= NOT \dC2|waiter[5]~1_combout\;
\dC2|ALT_INV_waiter[6]~0_combout\ <= NOT \dC2|waiter[6]~0_combout\;
\dC1|ALT_INV_waiter[0]~6_combout\ <= NOT \dC1|waiter[0]~6_combout\;
\dC1|ALT_INV_waiter[1]~5_combout\ <= NOT \dC1|waiter[1]~5_combout\;
\dC1|ALT_INV_waiter[2]~4_combout\ <= NOT \dC1|waiter[2]~4_combout\;
\dC1|ALT_INV_waiter[4]~2_combout\ <= NOT \dC1|waiter[4]~2_combout\;
\dC1|ALT_INV_waiter[5]~1_combout\ <= NOT \dC1|waiter[5]~1_combout\;
\dC1|ALT_INV_waiter[6]~0_combout\ <= NOT \dC1|waiter[6]~0_combout\;
\dC0|ALT_INV_waiter[0]~6_combout\ <= NOT \dC0|waiter[0]~6_combout\;
\dC0|ALT_INV_waiter[1]~5_combout\ <= NOT \dC0|waiter[1]~5_combout\;
\dC0|ALT_INV_waiter[2]~4_combout\ <= NOT \dC0|waiter[2]~4_combout\;
\dC0|ALT_INV_waiter[4]~2_combout\ <= NOT \dC0|waiter[4]~2_combout\;
\dC0|ALT_INV_waiter[5]~1_combout\ <= NOT \dC0|waiter[5]~1_combout\;
\dC0|ALT_INV_waiter[6]~0_combout\ <= NOT \dC0|waiter[6]~0_combout\;
\tL|Data|RegBMux|ALT_INV_output[16]~37_combout\ <= NOT \tL|Data|RegBMux|output[16]~37_combout\;
\tL|Data|RegBMux|ALT_INV_output[0]~50_combout\ <= NOT \tL|Data|RegBMux|output[0]~50_combout\;
\tL|Data|RegBMux|ALT_INV_output[1]~49_combout\ <= NOT \tL|Data|RegBMux|output[1]~49_combout\;
\tL|Data|PCSourceMux|ALT_INV_Equal1~0_combout\ <= NOT \tL|Data|PCSourceMux|Equal1~0_combout\;
\ALT_INV_button0~input_o\ <= NOT \button0~input_o\;
\ALT_INV_button1~input_o\ <= NOT \button1~input_o\;
\ALT_INV_input[9]~input_o\ <= NOT \input[9]~input_o\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: LCCOMB_X44_Y49_N12
\~QUARTUS_CREATED_GND~I\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: IOOBUF_X58_Y54_N16
\SSG0[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dC0|ALT_INV_waiter[6]~0_combout\,
	devoe => ww_devoe,
	o => \SSG0[0]~output_o\);

-- Location: IOOBUF_X74_Y54_N9
\SSG0[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dC0|ALT_INV_waiter[5]~1_combout\,
	devoe => ww_devoe,
	o => \SSG0[1]~output_o\);

-- Location: IOOBUF_X60_Y54_N2
\SSG0[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dC0|ALT_INV_waiter[4]~2_combout\,
	devoe => ww_devoe,
	o => \SSG0[2]~output_o\);

-- Location: IOOBUF_X62_Y54_N30
\SSG0[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dC0|waiter[3]~3_combout\,
	devoe => ww_devoe,
	o => \SSG0[3]~output_o\);

-- Location: IOOBUF_X74_Y54_N2
\SSG0[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dC0|ALT_INV_waiter[2]~4_combout\,
	devoe => ww_devoe,
	o => \SSG0[4]~output_o\);

-- Location: IOOBUF_X74_Y54_N16
\SSG0[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dC0|ALT_INV_waiter[1]~5_combout\,
	devoe => ww_devoe,
	o => \SSG0[5]~output_o\);

-- Location: IOOBUF_X74_Y54_N23
\SSG0[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dC0|ALT_INV_waiter[0]~6_combout\,
	devoe => ww_devoe,
	o => \SSG0[6]~output_o\);

-- Location: IOOBUF_X69_Y54_N23
\SSG1[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dC1|ALT_INV_waiter[6]~0_combout\,
	devoe => ww_devoe,
	o => \SSG1[0]~output_o\);

-- Location: IOOBUF_X78_Y49_N9
\SSG1[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dC1|ALT_INV_waiter[5]~1_combout\,
	devoe => ww_devoe,
	o => \SSG1[1]~output_o\);

-- Location: IOOBUF_X78_Y49_N2
\SSG1[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dC1|ALT_INV_waiter[4]~2_combout\,
	devoe => ww_devoe,
	o => \SSG1[2]~output_o\);

-- Location: IOOBUF_X60_Y54_N9
\SSG1[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dC1|waiter[3]~3_combout\,
	devoe => ww_devoe,
	o => \SSG1[3]~output_o\);

-- Location: IOOBUF_X64_Y54_N2
\SSG1[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dC1|ALT_INV_waiter[2]~4_combout\,
	devoe => ww_devoe,
	o => \SSG1[4]~output_o\);

-- Location: IOOBUF_X66_Y54_N30
\SSG1[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dC1|ALT_INV_waiter[1]~5_combout\,
	devoe => ww_devoe,
	o => \SSG1[5]~output_o\);

-- Location: IOOBUF_X69_Y54_N30
\SSG1[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dC1|ALT_INV_waiter[0]~6_combout\,
	devoe => ww_devoe,
	o => \SSG1[6]~output_o\);

-- Location: IOOBUF_X78_Y44_N9
\SSG2[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dC2|ALT_INV_waiter[6]~0_combout\,
	devoe => ww_devoe,
	o => \SSG2[0]~output_o\);

-- Location: IOOBUF_X66_Y54_N2
\SSG2[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dC2|ALT_INV_waiter[5]~1_combout\,
	devoe => ww_devoe,
	o => \SSG2[1]~output_o\);

-- Location: IOOBUF_X69_Y54_N16
\SSG2[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dC2|ALT_INV_waiter[4]~2_combout\,
	devoe => ww_devoe,
	o => \SSG2[2]~output_o\);

-- Location: IOOBUF_X78_Y44_N2
\SSG2[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dC2|waiter[3]~3_combout\,
	devoe => ww_devoe,
	o => \SSG2[3]~output_o\);

-- Location: IOOBUF_X78_Y43_N2
\SSG2[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dC2|ALT_INV_waiter[2]~4_combout\,
	devoe => ww_devoe,
	o => \SSG2[4]~output_o\);

-- Location: IOOBUF_X78_Y35_N2
\SSG2[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dC2|ALT_INV_waiter[1]~5_combout\,
	devoe => ww_devoe,
	o => \SSG2[5]~output_o\);

-- Location: IOOBUF_X78_Y43_N9
\SSG2[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dC2|ALT_INV_waiter[0]~6_combout\,
	devoe => ww_devoe,
	o => \SSG2[6]~output_o\);

-- Location: IOIBUF_X0_Y23_N22
\clk~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G4
\clk~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X69_Y54_N1
\input[9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(9),
	o => \input[9]~input_o\);

-- Location: FF_X39_Y14_N17
\tL|Control|curr_state.load_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Control|curr_state.load_1~q\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Control|curr_state.load_2~q\);

-- Location: FF_X40_Y14_N27
\tL|Control|curr_state.load_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Control|curr_state.load_2~q\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Control|curr_state.load_3~q\);

-- Location: FF_X40_Y14_N13
\tL|Control|curr_state.load_4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Control|curr_state.load_3~q\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Control|curr_state.load_4~q\);

-- Location: LCCOMB_X40_Y14_N16
\tL|Control|WideOr2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|WideOr2~1_combout\ = (!\tL|Control|curr_state.load_3~q\ & !\tL|Control|curr_state.load_4~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.load_3~q\,
	datad => \tL|Control|curr_state.load_4~q\,
	combout => \tL|Control|WideOr2~1_combout\);

-- Location: LCCOMB_X39_Y14_N6
\tL|Control|next_state.rtype_1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|next_state.rtype_1~2_combout\ = (\tL|Control|next_state.subi_1~0_combout\ & (\tL|Control|curr_state.decode~q\ & (!\tL|Data|InstReg|out31_to_26\(4) & !\tL|Data|InstReg|out31_to_26\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|next_state.subi_1~0_combout\,
	datab => \tL|Control|curr_state.decode~q\,
	datac => \tL|Data|InstReg|out31_to_26\(4),
	datad => \tL|Data|InstReg|out31_to_26\(5),
	combout => \tL|Control|next_state.rtype_1~2_combout\);

-- Location: FF_X39_Y14_N7
\tL|Control|curr_state.rtype_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Control|next_state.rtype_1~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Control|curr_state.rtype_1~q\);

-- Location: FF_X40_Y14_N11
\tL|Control|curr_state.rtype_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Control|curr_state.rtype_1~q\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Control|curr_state.rtype_2~q\);

-- Location: LCCOMB_X41_Y14_N0
\tL|Data|ALUCtrl|Mux18~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux18~5_combout\ = (!\tL|Control|curr_state.decode~q\ & ((\tL|Control|curr_state.rtype_2~q\) # (\tL|Control|curr_state.rtype_1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.rtype_2~q\,
	datac => \tL|Control|curr_state.rtype_1~q\,
	datad => \tL|Control|curr_state.decode~q\,
	combout => \tL|Data|ALUCtrl|Mux18~5_combout\);

-- Location: LCCOMB_X41_Y14_N14
\tL|Data|ALUCtrl|Mux18~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux18~6_combout\ = (\tL|Control|WideOr2~1_combout\ & (\tL|Control|WideOr2~0_combout\ & (\tL|Control|WideOr6~0_combout\ & \tL|Data|ALUCtrl|Mux18~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr2~1_combout\,
	datab => \tL|Control|WideOr2~0_combout\,
	datac => \tL|Control|WideOr6~0_combout\,
	datad => \tL|Data|ALUCtrl|Mux18~5_combout\,
	combout => \tL|Data|ALUCtrl|Mux18~6_combout\);

-- Location: LCCOMB_X40_Y14_N10
\tL|Control|WideOr2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|WideOr2~3_combout\ = (!\tL|Control|curr_state.rtype_1~q\ & !\tL|Control|curr_state.rtype_2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Control|curr_state.rtype_1~q\,
	datac => \tL|Control|curr_state.rtype_2~q\,
	combout => \tL|Control|WideOr2~3_combout\);

-- Location: LCCOMB_X41_Y14_N18
\tL|Control|WideOr6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|WideOr6~1_combout\ = (\tL|Control|WideOr2~1_combout\ & (\tL|Control|WideOr2~0_combout\ & (\tL|Control|WideOr6~0_combout\ & !\tL|Control|curr_state.decode~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr2~1_combout\,
	datab => \tL|Control|WideOr2~0_combout\,
	datac => \tL|Control|WideOr6~0_combout\,
	datad => \tL|Control|curr_state.decode~q\,
	combout => \tL|Control|WideOr6~1_combout\);

-- Location: FF_X40_Y14_N1
\tL|Control|curr_state.jal_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Control|curr_state.jal_1~q\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Control|curr_state.jal_2~q\);

-- Location: LCCOMB_X39_Y14_N20
\tL|Control|next_state.jump~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|next_state.jump~0_combout\ = (!\tL|Data|InstReg|out31_to_26\(3) & (!\tL|Data|InstReg|out31_to_26\(0) & !\tL|Data|InstReg|out31_to_26\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out31_to_26\(3),
	datab => \tL|Data|InstReg|out31_to_26\(0),
	datad => \tL|Data|InstReg|out31_to_26\(2),
	combout => \tL|Control|next_state.jump~0_combout\);

-- Location: LCCOMB_X40_Y14_N8
\tL|Control|next_state.jump~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|next_state.jump~1_combout\ = (\tL|Data|ALUCtrl|Mux12~0_combout\ & (\tL|Control|next_state.jump~0_combout\ & (\tL|Data|InstReg|out31_to_26\(1) & \tL|Control|curr_state.decode~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux12~0_combout\,
	datab => \tL|Control|next_state.jump~0_combout\,
	datac => \tL|Data|InstReg|out31_to_26\(1),
	datad => \tL|Control|curr_state.decode~q\,
	combout => \tL|Control|next_state.jump~1_combout\);

-- Location: FF_X40_Y14_N9
\tL|Control|curr_state.jump\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Control|next_state.jump~1_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Control|curr_state.jump~q\);

-- Location: LCCOMB_X40_Y14_N22
\tL|Control|WideOr2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|WideOr2~2_combout\ = (!\tL|Control|curr_state.jal_2~q\ & (!\tL|Control|curr_state.jump~q\ & !\tL|Control|curr_state.branch_2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Control|curr_state.jal_2~q\,
	datac => \tL|Control|curr_state.jump~q\,
	datad => \tL|Control|curr_state.branch_2~q\,
	combout => \tL|Control|WideOr2~2_combout\);

-- Location: LCCOMB_X40_Y14_N18
\tL|Control|WideOr2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|WideOr2~4_combout\ = (((!\tL|Control|WideOr2~3_combout\) # (!\tL|Control|WideOr2~1_combout\)) # (!\tL|Control|WideOr2~0_combout\)) # (!\tL|Control|WideOr2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr2~2_combout\,
	datab => \tL|Control|WideOr2~0_combout\,
	datac => \tL|Control|WideOr2~1_combout\,
	datad => \tL|Control|WideOr2~3_combout\,
	combout => \tL|Control|WideOr2~4_combout\);

-- Location: LCCOMB_X40_Y14_N0
\tL|Data|RegBMux|Equal2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|Equal2~2_combout\ = (!\tL|Control|curr_state.decode~q\ & (\tL|Control|curr_state.fetch_1~q\ & (!\tL|Control|curr_state.jal_1~q\ & \tL|Control|WideOr2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.decode~q\,
	datab => \tL|Control|curr_state.fetch_1~q\,
	datac => \tL|Control|curr_state.jal_1~q\,
	datad => \tL|Control|WideOr2~4_combout\,
	combout => \tL|Data|RegBMux|Equal2~2_combout\);

-- Location: LCCOMB_X36_Y15_N6
\tL|Data|RegLow|output[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegLow|output[4]~feeder_combout\ = \tL|Data|RegFile|regs[31][4]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|RegFile|regs[31][4]~8_combout\,
	combout => \tL|Data|RegLow|output[4]~feeder_combout\);

-- Location: LCCOMB_X46_Y17_N4
\tL|Data|RegFile|rd_data1[17]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|rd_data1[17]~5_combout\ = (\tL|Data|InstReg|out20_to_16\(4)) # ((\tL|Data|InstReg|out20_to_16\(3) & \tL|Data|InstReg|out20_to_16\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|InstReg|out20_to_16\(4),
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|rd_data1[17]~5_combout\);

-- Location: LCCOMB_X39_Y16_N0
\tL|Data|RegLow|output[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegLow|output[6]~feeder_combout\ = \tL|Data|RegFile|regs[31][6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][6]~6_combout\,
	combout => \tL|Data|RegLow|output[6]~feeder_combout\);

-- Location: FF_X39_Y16_N1
\tL|Data|RegLow|output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegLow|output[6]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(6));

-- Location: FF_X41_Y15_N5
\tL|Data|MemDataReg|output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[6]~7_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(6));

-- Location: LCCOMB_X40_Y14_N12
\tL|Control|WideOr3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|WideOr3~combout\ = (\tL|Control|curr_state.jal_1~q\) # ((\tL|Control|curr_state.decode~q\) # (!\tL|Control|curr_state.fetch_1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.jal_1~q\,
	datab => \tL|Control|curr_state.decode~q\,
	datad => \tL|Control|curr_state.fetch_1~q\,
	combout => \tL|Control|WideOr3~combout\);

-- Location: LCCOMB_X42_Y17_N28
\tL|Data|Mem|Equal0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|Equal0~10_combout\ = (!\tL|Data|Mem|BaddrDelay|output\(2) & \tL|Data|Mem|Equal0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|Mem|BaddrDelay|output\(2),
	datad => \tL|Data|Mem|Equal0~9_combout\,
	combout => \tL|Data|Mem|Equal0~10_combout\);

-- Location: IOIBUF_X58_Y54_N29
\input[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(7),
	o => \input[7]~input_o\);

-- Location: IOIBUF_X49_Y54_N29
\button1~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_button1,
	o => \button1~input_o\);

-- Location: FF_X47_Y42_N21
\tL|Data|Mem|InputPort1|output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \input[7]~input_o\,
	sload => VCC,
	ena => \ALT_INV_button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|InputPort1|output\(7));

-- Location: IOIBUF_X46_Y54_N29
\button0~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_button0,
	o => \button0~input_o\);

-- Location: FF_X47_Y42_N27
\tL|Data|Mem|InputPort0|output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \input[7]~input_o\,
	sload => VCC,
	ena => \ALT_INV_button0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|InputPort0|output\(7));

-- Location: LCCOMB_X47_Y42_N26
\tL|Data|Mem|dataOut[7]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[7]~8_combout\ = (\tL|Data|Mem|Equal0~10_combout\ & ((\tL|Data|Mem|InputPort0|output\(7)) # ((\tL|Data|Mem|InputPort1|output\(7) & \tL|Data|Mem|dataOut[9]~0_combout\)))) # (!\tL|Data|Mem|Equal0~10_combout\ & 
-- (\tL|Data|Mem|InputPort1|output\(7) & ((\tL|Data|Mem|dataOut[9]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|Equal0~10_combout\,
	datab => \tL|Data|Mem|InputPort1|output\(7),
	datac => \tL|Data|Mem|InputPort0|output\(7),
	datad => \tL|Data|Mem|dataOut[9]~0_combout\,
	combout => \tL|Data|Mem|dataOut[7]~8_combout\);

-- Location: LCCOMB_X41_Y15_N16
\tL|Data|RegBMux|output[4]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[4]~12_combout\ = (\tL|Control|WideOr3~combout\ & (\tL|Data|InstReg|out15_to_0\(2))) # (!\tL|Control|WideOr3~combout\ & ((\tL|Data|InstReg|out15_to_0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(2),
	datac => \tL|Data|InstReg|out15_to_0\(4),
	datad => \tL|Control|WideOr3~combout\,
	combout => \tL|Data|RegBMux|output[4]~12_combout\);

-- Location: LCCOMB_X41_Y15_N2
\tL|Data|RegBMux|output[4]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[4]~13_combout\ = (\tL|Control|WideOr2~4_combout\ & (!\tL|Control|WideOr3~combout\ & (\tL|Data|RegFile|rd_data1\(4)))) # (!\tL|Control|WideOr2~4_combout\ & (((\tL|Data|RegBMux|output[4]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr3~combout\,
	datab => \tL|Data|RegFile|rd_data1\(4),
	datac => \tL|Control|WideOr2~4_combout\,
	datad => \tL|Data|RegBMux|output[4]~12_combout\,
	combout => \tL|Data|RegBMux|output[4]~13_combout\);

-- Location: LCCOMB_X42_Y14_N20
\tL|Data|RegBMux|output[5]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[5]~16_combout\ = (\tL|Control|WideOr3~combout\ & ((\tL|Data|InstReg|out15_to_0\(3)))) # (!\tL|Control|WideOr3~combout\ & (\tL|Data|InstReg|out15_to_0\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(5),
	datac => \tL|Data|InstReg|out15_to_0\(3),
	datad => \tL|Control|WideOr3~combout\,
	combout => \tL|Data|RegBMux|output[5]~16_combout\);

-- Location: LCCOMB_X42_Y14_N10
\tL|Data|RegBMux|output[5]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[5]~17_combout\ = (\tL|Control|WideOr2~4_combout\ & (\tL|Data|RegFile|rd_data1\(5) & ((!\tL|Control|WideOr3~combout\)))) # (!\tL|Control|WideOr2~4_combout\ & (((\tL|Data|RegBMux|output[5]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(5),
	datab => \tL|Data|RegBMux|output[5]~16_combout\,
	datac => \tL|Control|WideOr2~4_combout\,
	datad => \tL|Control|WideOr3~combout\,
	combout => \tL|Data|RegBMux|output[5]~17_combout\);

-- Location: LCCOMB_X41_Y15_N20
\tL|Data|RegBMux|output[6]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[6]~14_combout\ = (\tL|Control|WideOr3~combout\ & (\tL|Data|InstReg|out15_to_0\(4))) # (!\tL|Control|WideOr3~combout\ & ((\tL|Data|InstReg|out15_to_0\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(4),
	datac => \tL|Data|InstReg|out15_to_0\(6),
	datad => \tL|Control|WideOr3~combout\,
	combout => \tL|Data|RegBMux|output[6]~14_combout\);

-- Location: LCCOMB_X41_Y15_N14
\tL|Data|RegBMux|output[6]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[6]~15_combout\ = (\tL|Control|WideOr2~4_combout\ & (!\tL|Control|WideOr3~combout\ & (\tL|Data|RegFile|rd_data1\(6)))) # (!\tL|Control|WideOr2~4_combout\ & (((\tL|Data|RegBMux|output[6]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr3~combout\,
	datab => \tL|Data|RegFile|rd_data1\(6),
	datac => \tL|Control|WideOr2~4_combout\,
	datad => \tL|Data|RegBMux|output[6]~14_combout\,
	combout => \tL|Data|RegBMux|output[6]~15_combout\);

-- Location: LCCOMB_X32_Y16_N20
\tL|Data|RegB|output[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegB|output[8]~feeder_combout\ = \tL|Data|RegFile|rd_data1\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|rd_data1\(8),
	combout => \tL|Data|RegB|output[8]~feeder_combout\);

-- Location: FF_X32_Y16_N21
\tL|Data|RegB|output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegB|output[8]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(8));

-- Location: FF_X41_Y15_N1
\tL|Data|InstReg|out15_to_0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|Mem|dataOut[8]~15_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out15_to_0\(8));

-- Location: LCCOMB_X35_Y11_N12
\tL|Data|ALU|ShiftLeft0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~20_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegBMux|output[6]~15_combout\))) # (!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegBMux|output[8]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegBMux|output[8]~21_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|RegBMux|output[6]~15_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~20_combout\);

-- Location: LCCOMB_X40_Y15_N12
\tL|Data|RegBMux|output[9]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[9]~24_combout\ = (\tL|Control|WideOr3~combout\ & (\tL|Data|InstReg|out15_to_0\(7))) # (!\tL|Control|WideOr3~combout\ & ((\tL|Data|InstReg|out15_to_0\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(7),
	datac => \tL|Data|InstReg|out15_to_0\(9),
	datad => \tL|Control|WideOr3~combout\,
	combout => \tL|Data|RegBMux|output[9]~24_combout\);

-- Location: LCCOMB_X40_Y15_N2
\tL|Data|RegBMux|output[9]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[9]~25_combout\ = (\tL|Control|WideOr2~4_combout\ & (((!\tL|Control|WideOr3~combout\ & \tL|Data|RegFile|rd_data1\(9))))) # (!\tL|Control|WideOr2~4_combout\ & (\tL|Data|RegBMux|output[9]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[9]~24_combout\,
	datab => \tL|Control|WideOr3~combout\,
	datac => \tL|Control|WideOr2~4_combout\,
	datad => \tL|Data|RegFile|rd_data1\(9),
	combout => \tL|Data|RegBMux|output[9]~25_combout\);

-- Location: LCCOMB_X39_Y9_N20
\tL|Data|ALU|ShiftLeft0~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~36_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegBMux|output[7]~19_combout\)) # (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegBMux|output[9]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(7),
	datac => \tL|Data|RegBMux|output[7]~19_combout\,
	datad => \tL|Data|RegBMux|output[9]~25_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~36_combout\);

-- Location: LCCOMB_X39_Y9_N28
\tL|Data|ALU|ShiftLeft0~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~40_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|ALU|ShiftLeft0~20_combout\)) # (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|ALU|ShiftLeft0~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|ALU|ShiftLeft0~20_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~36_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~40_combout\);

-- Location: LCCOMB_X35_Y11_N24
\tL|Data|ALU|ShiftLeft0~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~29_combout\ = (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|RegBMux|output[4]~13_combout\))) # (!\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|RegBMux|output[5]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(7),
	datab => \tL|Data|RegBMux|output[5]~17_combout\,
	datac => \tL|Data|RegBMux|output[4]~13_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(6),
	combout => \tL|Data|ALU|ShiftLeft0~29_combout\);

-- Location: LCCOMB_X40_Y14_N20
\tL|Data|RegBMux|output[2]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[2]~30_combout\ = (\tL|Control|WideOr3~combout\ & (((\tL|Control|WideOr2~4_combout\)))) # (!\tL|Control|WideOr3~combout\ & ((\tL|Control|WideOr2~4_combout\ & (\tL|Data|RegFile|rd_data1\(2))) # (!\tL|Control|WideOr2~4_combout\ & 
-- ((\tL|Data|InstReg|out15_to_0\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(2),
	datab => \tL|Control|WideOr3~combout\,
	datac => \tL|Data|InstReg|out15_to_0\(2),
	datad => \tL|Control|WideOr2~4_combout\,
	combout => \tL|Data|RegBMux|output[2]~30_combout\);

-- Location: LCCOMB_X40_Y14_N30
\tL|Data|RegBMux|output[2]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[2]~31_combout\ = (\tL|Data|RegBMux|output[2]~30_combout\) # ((\tL|Data|InstReg|out15_to_0\(0) & \tL|Control|WideOr3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(0),
	datab => \tL|Control|WideOr3~combout\,
	datad => \tL|Data|RegBMux|output[2]~30_combout\,
	combout => \tL|Data|RegBMux|output[2]~31_combout\);

-- Location: LCCOMB_X42_Y14_N18
\tL|Data|RegBMux|output[3]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[3]~32_combout\ = (\tL|Control|WideOr3~combout\ & (\tL|Data|InstReg|out15_to_0\(1))) # (!\tL|Control|WideOr3~combout\ & ((\tL|Data|InstReg|out15_to_0\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(1),
	datac => \tL|Data|InstReg|out15_to_0\(3),
	datad => \tL|Control|WideOr3~combout\,
	combout => \tL|Data|RegBMux|output[3]~32_combout\);

-- Location: LCCOMB_X42_Y14_N16
\tL|Data|RegBMux|output[3]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[3]~33_combout\ = (\tL|Control|WideOr2~4_combout\ & (((\tL|Data|RegFile|rd_data1\(3) & !\tL|Control|WideOr3~combout\)))) # (!\tL|Control|WideOr2~4_combout\ & (\tL|Data|RegBMux|output[3]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr2~4_combout\,
	datab => \tL|Data|RegBMux|output[3]~32_combout\,
	datac => \tL|Data|RegFile|rd_data1\(3),
	datad => \tL|Control|WideOr3~combout\,
	combout => \tL|Data|RegBMux|output[3]~33_combout\);

-- Location: LCCOMB_X35_Y14_N16
\tL|Data|ALU|ShiftLeft0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~14_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|RegBMux|output[2]~31_combout\)) # (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|RegBMux|output[3]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegBMux|output[2]~31_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(6),
	datad => \tL|Data|RegBMux|output[3]~33_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~14_combout\);

-- Location: LCCOMB_X36_Y11_N20
\tL|Data|ALU|ShiftLeft0~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~30_combout\ = (\tL|Data|ALU|ShiftLeft0~29_combout\) # ((\tL|Data|InstReg|out15_to_0\(7) & \tL|Data|ALU|ShiftLeft0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|ShiftLeft0~29_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|ALU|ShiftLeft0~14_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~30_combout\);

-- Location: LCCOMB_X36_Y11_N30
\tL|Data|ALU|ShiftLeft0~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~41_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftLeft0~30_combout\))) # (!\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftLeft0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|ALU|ShiftLeft0~40_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~30_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~41_combout\);

-- Location: LCCOMB_X32_Y14_N28
\tL|Data|RegBMux|output[1]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[1]~29_combout\ = (\tL|Control|WideOr2~4_combout\ & (\tL|Data|RegFile|rd_data1\(1))) # (!\tL|Control|WideOr2~4_combout\ & ((\tL|Data|InstReg|out15_to_0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(1),
	datab => \tL|Data|InstReg|out15_to_0\(1),
	datac => \tL|Control|WideOr2~4_combout\,
	combout => \tL|Data|RegBMux|output[1]~29_combout\);

-- Location: LCCOMB_X36_Y14_N18
\tL|Data|RegBMux|output[0]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[0]~28_combout\ = (\tL|Control|WideOr2~4_combout\ & ((\tL|Data|RegFile|rd_data1\(0)))) # (!\tL|Control|WideOr2~4_combout\ & (\tL|Data|InstReg|out15_to_0\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Control|WideOr2~4_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(0),
	datad => \tL|Data|RegFile|rd_data1\(0),
	combout => \tL|Data|RegBMux|output[0]~28_combout\);

-- Location: LCCOMB_X32_Y14_N6
\tL|Data|ALU|ShiftLeft0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~13_combout\ = (!\tL|Control|WideOr3~combout\ & ((\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|RegBMux|output[0]~28_combout\))) # (!\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|RegBMux|output[1]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datab => \tL|Data|RegBMux|output[1]~29_combout\,
	datac => \tL|Control|WideOr3~combout\,
	datad => \tL|Data|RegBMux|output[0]~28_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~13_combout\);

-- Location: LCCOMB_X36_Y11_N24
\tL|Data|ALU|ShiftRight0~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~62_combout\ = (!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|InstReg|out15_to_0\(9) & !\tL|Data|InstReg|out15_to_0\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(7),
	datab => \tL|Data|InstReg|out15_to_0\(9),
	datad => \tL|Data|InstReg|out15_to_0\(8),
	combout => \tL|Data|ALU|ShiftRight0~62_combout\);

-- Location: LCCOMB_X36_Y11_N0
\tL|Data|ALU|ShiftLeft0~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~42_combout\ = (\tL|Data|ALU|ShiftLeft0~41_combout\ & (((\tL|Data|ALU|ShiftLeft0~13_combout\ & \tL|Data|ALU|ShiftRight0~62_combout\)) # (!\tL|Data|InstReg|out15_to_0\(9)))) # (!\tL|Data|ALU|ShiftLeft0~41_combout\ & 
-- (((\tL|Data|ALU|ShiftLeft0~13_combout\ & \tL|Data|ALU|ShiftRight0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~41_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(9),
	datac => \tL|Data|ALU|ShiftLeft0~13_combout\,
	datad => \tL|Data|ALU|ShiftRight0~62_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~42_combout\);

-- Location: LCCOMB_X37_Y17_N8
\tL|Data|ALU|Mux22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux22~0_combout\ = (!\tL|Data|InstReg|out15_to_0\(10) & \tL|Data|ALU|ShiftLeft0~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(10),
	datad => \tL|Data|ALU|ShiftLeft0~42_combout\,
	combout => \tL|Data|ALU|Mux22~0_combout\);

-- Location: LCCOMB_X35_Y8_N12
\tL|Data|ALU|Mux14~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux14~5_combout\ = (!\tL|Data|ALU|Mux21~19_combout\ & ((\tL|Data|InstReg|out15_to_0\(9)) # (\tL|Data|InstReg|out15_to_0\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(9),
	datac => \tL|Data|InstReg|out15_to_0\(10),
	datad => \tL|Data|ALU|Mux21~19_combout\,
	combout => \tL|Data|ALU|Mux14~5_combout\);

-- Location: LCCOMB_X42_Y14_N0
\tL|Data|RegBMux|output[1]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[1]~49_combout\ = (\tL|Control|WideOr3~combout\) # ((\tL|Control|WideOr2~4_combout\ & ((!\tL|Data|RegFile|rd_data1\(1)))) # (!\tL|Control|WideOr2~4_combout\ & (!\tL|Data|InstReg|out15_to_0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr2~4_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(1),
	datac => \tL|Data|RegFile|rd_data1\(1),
	datad => \tL|Control|WideOr3~combout\,
	combout => \tL|Data|RegBMux|output[1]~49_combout\);

-- Location: LCCOMB_X36_Y14_N0
\tL|Data|RegBMux|output[0]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[0]~50_combout\ = (\tL|Control|WideOr3~combout\) # ((\tL|Control|WideOr2~4_combout\ & (!\tL|Data|RegFile|rd_data1\(0))) # (!\tL|Control|WideOr2~4_combout\ & ((!\tL|Data|InstReg|out15_to_0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(0),
	datab => \tL|Data|InstReg|out15_to_0\(0),
	datac => \tL|Control|WideOr2~4_combout\,
	datad => \tL|Control|WideOr3~combout\,
	combout => \tL|Data|RegBMux|output[0]~50_combout\);

-- Location: LCCOMB_X32_Y14_N18
\tL|Data|ALU|ShiftLeft0~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~32_combout\ = (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & (!\tL|Data|RegBMux|output[0]~50_combout\)) # (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegBMux|output[2]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datab => \tL|Data|RegBMux|output[0]~50_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|RegBMux|output[2]~31_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~32_combout\);

-- Location: LCCOMB_X32_Y14_N12
\tL|Data|ALU|ShiftLeft0~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~33_combout\ = (\tL|Data|ALU|ShiftLeft0~32_combout\) # ((\tL|Data|InstReg|out15_to_0\(6) & (!\tL|Data|RegBMux|output[1]~49_combout\ & !\tL|Data|InstReg|out15_to_0\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datab => \tL|Data|RegBMux|output[1]~49_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|ALU|ShiftLeft0~32_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~33_combout\);

-- Location: LCCOMB_X38_Y9_N30
\tL|Data|ALU|ShiftLeft0~121\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~121_combout\ = (!\tL|Data|InstReg|out15_to_0\(9) & (!\tL|Data|InstReg|out15_to_0\(8) & \tL|Data|ALU|ShiftLeft0~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|ALU|ShiftLeft0~33_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~121_combout\);

-- Location: LCCOMB_X35_Y8_N30
\tL|Data|ALU|Mux14~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux14~4_combout\ = \tL|Data|InstReg|out15_to_0\(10) $ (\tL|Data|ALU|Mux21~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|InstReg|out15_to_0\(10),
	datad => \tL|Data|ALU|Mux21~19_combout\,
	combout => \tL|Data|ALU|Mux14~4_combout\);

-- Location: LCCOMB_X38_Y9_N2
\tL|Data|ALU|Mux13~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux13~7_combout\ = (\tL|Data|ALU|Mux14~5_combout\ & (((\tL|Data|ALU|ShiftLeft0~121_combout\) # (!\tL|Data|ALU|Mux14~4_combout\)))) # (!\tL|Data|ALU|Mux14~5_combout\ & (\tL|Data|ALU|ShiftRight0~84_combout\ & ((\tL|Data|ALU|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~84_combout\,
	datab => \tL|Data|ALU|Mux14~5_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~121_combout\,
	datad => \tL|Data|ALU|Mux14~4_combout\,
	combout => \tL|Data|ALU|Mux13~7_combout\);

-- Location: LCCOMB_X35_Y11_N4
\tL|Data|ALU|ShiftLeft0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~6_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegBMux|output[4]~13_combout\)) # (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegBMux|output[6]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegBMux|output[4]~13_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|RegBMux|output[6]~15_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~6_combout\);

-- Location: LCCOMB_X35_Y11_N26
\tL|Data|ALU|ShiftLeft0~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~34_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegBMux|output[3]~33_combout\)) # (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegBMux|output[5]~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[3]~33_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(7),
	datac => \tL|Data|RegBMux|output[5]~17_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(6),
	combout => \tL|Data|ALU|ShiftLeft0~34_combout\);

-- Location: LCCOMB_X35_Y11_N20
\tL|Data|ALU|ShiftLeft0~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~35_combout\ = (\tL|Data|ALU|ShiftLeft0~34_combout\) # ((\tL|Data|ALU|ShiftLeft0~6_combout\ & !\tL|Data|InstReg|out15_to_0\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|ShiftLeft0~6_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~34_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(6),
	combout => \tL|Data|ALU|ShiftLeft0~35_combout\);

-- Location: LCCOMB_X38_Y9_N18
\tL|Data|ALU|ShiftLeft0~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~39_combout\ = (\tL|Data|InstReg|out15_to_0\(9) & (\tL|Data|ALU|ShiftLeft0~33_combout\ & (!\tL|Data|InstReg|out15_to_0\(8)))) # (!\tL|Data|InstReg|out15_to_0\(9) & (((\tL|Data|ALU|ShiftLeft0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datab => \tL|Data|ALU|ShiftLeft0~33_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|ALU|ShiftLeft0~38_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~39_combout\);

-- Location: LCCOMB_X38_Y11_N8
\tL|Data|ALU|Mux21~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux21~20_combout\ = (\tL|Data|ALU|ShiftLeft0~39_combout\ & !\tL|Data|InstReg|out15_to_0\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|ShiftLeft0~39_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(10),
	combout => \tL|Data|ALU|Mux21~20_combout\);

-- Location: LCCOMB_X44_Y17_N18
\tL|Data|RegLow|output[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegLow|output[18]~feeder_combout\ = \tL|Data|RegFile|regs[31][18]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|RegFile|regs[31][18]~15_combout\,
	combout => \tL|Data|RegLow|output[18]~feeder_combout\);

-- Location: FF_X44_Y17_N19
\tL|Data|RegLow|output[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegLow|output[18]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(18));

-- Location: LCCOMB_X36_Y13_N0
\tL|Data|ALU|Mux21~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux21~6_combout\ = (!\tL|Data|ALUCtrl|Mux13~2_combout\ & \tL|Data|ALUCtrl|Mux17~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|ALUCtrl|Mux17~3_combout\,
	combout => \tL|Data|ALU|Mux21~6_combout\);

-- Location: LCCOMB_X42_Y14_N2
\tL|Data|ALUCtrl|Mux2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux2~1_combout\ = (\tL|Data|InstReg|out15_to_0\(5) & (((!\tL|Data|InstReg|out15_to_0\(0) & !\tL|Data|InstReg|out15_to_0\(3))) # (!\tL|Data|InstReg|out15_to_0\(1)))) # (!\tL|Data|InstReg|out15_to_0\(5) & ((\tL|Data|InstReg|out15_to_0\(0)) 
-- # ((\tL|Data|InstReg|out15_to_0\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(0),
	datab => \tL|Data|InstReg|out15_to_0\(3),
	datac => \tL|Data|InstReg|out15_to_0\(5),
	datad => \tL|Data|InstReg|out15_to_0\(1),
	combout => \tL|Data|ALUCtrl|Mux2~1_combout\);

-- Location: LCCOMB_X42_Y14_N6
\tL|Data|ALUCtrl|Mux3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux3~1_combout\ = (!\tL|Data|InstReg|out15_to_0\(0) & (\tL|Data|InstReg|out15_to_0\(5) & (!\tL|Data|InstReg|out15_to_0\(3) & !\tL|Data|InstReg|out15_to_0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(0),
	datab => \tL|Data|InstReg|out15_to_0\(5),
	datac => \tL|Data|InstReg|out15_to_0\(3),
	datad => \tL|Data|InstReg|out15_to_0\(1),
	combout => \tL|Data|ALUCtrl|Mux3~1_combout\);

-- Location: LCCOMB_X41_Y15_N12
\tL|Data|ALUCtrl|Mux15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux15~0_combout\ = (\tL|Data|InstReg|out15_to_0\(2) & (((\tL|Data|InstReg|out15_to_0\(4) & !\tL|Data|ALUCtrl|Mux18~4_combout\)) # (!\tL|Data|ALUCtrl|Mux3~1_combout\))) # (!\tL|Data|InstReg|out15_to_0\(2) & (\tL|Data|InstReg|out15_to_0\(4) 
-- & (!\tL|Data|ALUCtrl|Mux18~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(2),
	datab => \tL|Data|InstReg|out15_to_0\(4),
	datac => \tL|Data|ALUCtrl|Mux18~4_combout\,
	datad => \tL|Data|ALUCtrl|Mux3~1_combout\,
	combout => \tL|Data|ALUCtrl|Mux15~0_combout\);

-- Location: LCCOMB_X38_Y14_N14
\tL|Data|ALUCtrl|Mux15~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux15~1_combout\ = (\tL|Data|ALUCtrl|Mux15~0_combout\) # ((!\tL|Data|InstReg|out15_to_0\(4) & (!\tL|Data|InstReg|out15_to_0\(2) & \tL|Data|ALUCtrl|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(4),
	datab => \tL|Data|InstReg|out15_to_0\(2),
	datac => \tL|Data|ALUCtrl|Mux2~1_combout\,
	datad => \tL|Data|ALUCtrl|Mux15~0_combout\,
	combout => \tL|Data|ALUCtrl|Mux15~1_combout\);

-- Location: LCCOMB_X40_Y16_N28
\tL|Data|ALUCtrl|Mux8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux8~0_combout\ = (\tL|Data|InstReg|out31_to_26\(0) & (\tL|Data|InstReg|out31_to_26\(1) & (\tL|Data|InstReg|out31_to_26\(2) & \tL|Data|InstReg|out31_to_26\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out31_to_26\(0),
	datab => \tL|Data|InstReg|out31_to_26\(1),
	datac => \tL|Data|InstReg|out31_to_26\(2),
	datad => \tL|Data|InstReg|out31_to_26\(3),
	combout => \tL|Data|ALUCtrl|Mux8~0_combout\);

-- Location: LCCOMB_X40_Y16_N18
\tL|Data|ALUCtrl|Mux10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux10~0_combout\ = (\tL|Data|InstReg|out31_to_26\(0) & (\tL|Data|InstReg|out31_to_26\(1) & (\tL|Data|InstReg|out31_to_26\(3) $ (\tL|Data|InstReg|out31_to_26\(2))))) # (!\tL|Data|InstReg|out31_to_26\(0) & (\tL|Data|InstReg|out31_to_26\(1) 
-- $ (((\tL|Data|InstReg|out31_to_26\(3) & \tL|Data|InstReg|out31_to_26\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out31_to_26\(0),
	datab => \tL|Data|InstReg|out31_to_26\(1),
	datac => \tL|Data|InstReg|out31_to_26\(3),
	datad => \tL|Data|InstReg|out31_to_26\(2),
	combout => \tL|Data|ALUCtrl|Mux10~0_combout\);

-- Location: LCCOMB_X40_Y16_N20
\tL|Data|ALUCtrl|Mux10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux10~1_combout\ = (\tL|Data|InstReg|out31_to_26\(5) & (((!\tL|Data|InstReg|out31_to_26\(4))) # (!\tL|Data|ALUCtrl|Mux8~0_combout\))) # (!\tL|Data|InstReg|out31_to_26\(5) & (((!\tL|Data|InstReg|out31_to_26\(4) & 
-- !\tL|Data|ALUCtrl|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out31_to_26\(5),
	datab => \tL|Data|ALUCtrl|Mux8~0_combout\,
	datac => \tL|Data|InstReg|out31_to_26\(4),
	datad => \tL|Data|ALUCtrl|Mux10~0_combout\,
	combout => \tL|Data|ALUCtrl|Mux10~1_combout\);

-- Location: LCCOMB_X39_Y14_N22
\tL|Data|ALUCtrl|Mux10~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux10~2_combout\ = (\tL|Data|ALUCtrl|Mux10~1_combout\) # ((!\tL|Control|next_state.subi_1~0_combout\ & (!\tL|Data|InstReg|out31_to_26\(5) & \tL|Data|InstReg|out31_to_26\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|next_state.subi_1~0_combout\,
	datab => \tL|Data|InstReg|out31_to_26\(5),
	datac => \tL|Data|InstReg|out31_to_26\(4),
	datad => \tL|Data|ALUCtrl|Mux10~1_combout\,
	combout => \tL|Data|ALUCtrl|Mux10~2_combout\);

-- Location: LCCOMB_X38_Y14_N12
\tL|Data|ALUCtrl|Mux15~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux15~2_combout\ = (\tL|Control|WideOr7~combout\ & ((\tL|Data|ALUCtrl|Mux15~1_combout\) # ((!\tL|Control|WideOr6~1_combout\)))) # (!\tL|Control|WideOr7~combout\ & (((\tL|Data|ALUCtrl|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr7~combout\,
	datab => \tL|Data|ALUCtrl|Mux15~1_combout\,
	datac => \tL|Control|WideOr6~1_combout\,
	datad => \tL|Data|ALUCtrl|Mux10~2_combout\,
	combout => \tL|Data|ALUCtrl|Mux15~2_combout\);

-- Location: LCCOMB_X37_Y13_N12
\tL|Data|ALU|Mux21~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux21~7_combout\ = ((\tL|Data|ALUCtrl|Mux16~4_combout\ & ((\tL|Data|ALUCtrl|Mux14~2_combout\) # (\tL|Data|ALUCtrl|Mux15~2_combout\))) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & ((!\tL|Data|ALUCtrl|Mux15~2_combout\) # 
-- (!\tL|Data|ALUCtrl|Mux14~2_combout\)))) # (!\tL|Data|ALU|Mux21~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datab => \tL|Data|ALUCtrl|Mux14~2_combout\,
	datac => \tL|Data|ALU|Mux21~6_combout\,
	datad => \tL|Data|ALUCtrl|Mux15~2_combout\,
	combout => \tL|Data|ALU|Mux21~7_combout\);

-- Location: LCCOMB_X37_Y15_N16
\tL|Data|ALU|Mux14~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux14~1_combout\ = (!\tL|Data|ALU|Mux21~19_combout\) # (!\tL|Data|ALU|Mux21~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|ALU|Mux21~7_combout\,
	datad => \tL|Data|ALU|Mux21~19_combout\,
	combout => \tL|Data|ALU|Mux14~1_combout\);

-- Location: LCCOMB_X34_Y11_N24
\tL|Data|ALU|ShiftRight1~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~27_combout\ = (\tL|Data|InstReg|out15_to_0\(8)) # (\tL|Data|InstReg|out15_to_0\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|InstReg|out15_to_0\(9),
	combout => \tL|Data|ALU|ShiftRight1~27_combout\);

-- Location: LCCOMB_X36_Y11_N14
\tL|Data|ALU|ShiftLeft0~96\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~96_combout\ = (!\tL|Data|ALU|ShiftRight1~27_combout\ & ((\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|ALU|ShiftLeft0~13_combout\)) # (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|ALU|ShiftLeft0~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight1~27_combout\,
	datab => \tL|Data|ALU|ShiftLeft0~13_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|ALU|ShiftLeft0~14_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~96_combout\);

-- Location: LCCOMB_X35_Y8_N26
\tL|Data|ALU|Mux12~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux12~8_combout\ = (\tL|Data|ALU|Mux14~5_combout\ & ((\tL|Data|ALU|ShiftLeft0~96_combout\) # ((!\tL|Data|ALU|Mux14~4_combout\)))) # (!\tL|Data|ALU|Mux14~5_combout\ & (((\tL|Data|ALU|Mux14~4_combout\ & \tL|Data|ALU|ShiftRight0~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux14~5_combout\,
	datab => \tL|Data|ALU|ShiftLeft0~96_combout\,
	datac => \tL|Data|ALU|Mux14~4_combout\,
	datad => \tL|Data|ALU|ShiftRight0~85_combout\,
	combout => \tL|Data|ALU|Mux12~8_combout\);

-- Location: LCCOMB_X39_Y9_N22
\tL|Data|ALU|ShiftLeft0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~10_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegBMux|output[9]~25_combout\))) # (!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegBMux|output[11]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(7),
	datac => \tL|Data|RegBMux|output[11]~27_combout\,
	datad => \tL|Data|RegBMux|output[9]~25_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~10_combout\);

-- Location: LCCOMB_X39_Y9_N12
\tL|Data|ALU|ShiftLeft0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~11_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|ALU|ShiftLeft0~9_combout\))) # (!\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|ALU|ShiftLeft0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~10_combout\,
	datab => \tL|Data|ALU|ShiftLeft0~9_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(6),
	combout => \tL|Data|ALU|ShiftLeft0~11_combout\);

-- Location: LCCOMB_X35_Y8_N8
\tL|Data|ALU|ShiftLeft0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~12_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftLeft0~8_combout\))) # (!\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftLeft0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|ALU|ShiftLeft0~11_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~8_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~12_combout\);

-- Location: LCCOMB_X35_Y12_N0
\tL|Data|ALU|Mux14~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux14~3_combout\ = (\tL|Data|InstReg|out15_to_0\(10)) # (\tL|Data|ALU|Mux21~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|InstReg|out15_to_0\(10),
	datad => \tL|Data|ALU|Mux21~19_combout\,
	combout => \tL|Data|ALU|Mux14~3_combout\);

-- Location: LCCOMB_X39_Y8_N4
\tL|Data|ALU|ShiftLeft0~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~49_combout\ = (\tL|Data|RegBMux|Equal2~2_combout\ & ((\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|RegFile|rd_data1\(18)))) # (!\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|RegFile|rd_data1\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(19),
	datab => \tL|Data|RegFile|rd_data1\(18),
	datac => \tL|Data|InstReg|out15_to_0\(6),
	datad => \tL|Data|RegBMux|Equal2~2_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~49_combout\);

-- Location: LCCOMB_X35_Y16_N8
\tL|Data|RegB|output[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegB|output[10]~feeder_combout\ = \tL|Data|RegFile|rd_data1\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|rd_data1\(10),
	combout => \tL|Data|RegB|output[10]~feeder_combout\);

-- Location: FF_X35_Y16_N9
\tL|Data|RegB|output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegB|output[10]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(10));

-- Location: LCCOMB_X32_Y16_N6
\tL|Data|RegB|output[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegB|output[11]~feeder_combout\ = \tL|Data|RegFile|rd_data1\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|rd_data1\(11),
	combout => \tL|Data|RegB|output[11]~feeder_combout\);

-- Location: FF_X32_Y16_N7
\tL|Data|RegB|output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegB|output[11]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(11));

-- Location: LCCOMB_X40_Y14_N6
\tL|Data|PCReg|output[31]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[31]~31_combout\ = (!\tL|Control|curr_state.jump~q\ & !\tL|Control|curr_state.jal_2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Control|curr_state.jump~q\,
	datad => \tL|Control|curr_state.jal_2~q\,
	combout => \tL|Data|PCReg|output[31]~31_combout\);

-- Location: LCCOMB_X43_Y14_N16
\tL|Data|PCSourceMux|Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCSourceMux|Equal1~0_combout\ = (\tL|Control|curr_state.jal_2~q\) # ((\tL|Control|curr_state.branch_2~q\) # ((\tL|Control|curr_state.jal_1~q\) # (\tL|Control|curr_state.jump~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.jal_2~q\,
	datab => \tL|Control|curr_state.branch_2~q\,
	datac => \tL|Control|curr_state.jal_1~q\,
	datad => \tL|Control|curr_state.jump~q\,
	combout => \tL|Data|PCSourceMux|Equal1~0_combout\);

-- Location: LCCOMB_X37_Y11_N12
\tL|Data|ALU|Mux21~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux21~9_combout\ = (!\tL|Data|ALUCtrl|Mux15~2_combout\ & \tL|Data|ALUCtrl|Mux16~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datad => \tL|Data|ALUCtrl|Mux16~4_combout\,
	combout => \tL|Data|ALU|Mux21~9_combout\);

-- Location: FF_X41_Y16_N25
\tL|Data|ALUOut|output[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][20]~17_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(20));

-- Location: LCCOMB_X35_Y16_N10
\tL|Data|ScuffedOut|output[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ScuffedOut|output[20]~feeder_combout\ = \tL|Data|ALUOut|output\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|ALUOut|output\(20),
	combout => \tL|Data|ScuffedOut|output[20]~feeder_combout\);

-- Location: FF_X35_Y16_N11
\tL|Data|ScuffedOut|output[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ScuffedOut|output[20]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(20));

-- Location: LCCOMB_X35_Y14_N30
\tL|Data|PCReg|output[20]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[20]~11_combout\ = (\tL|Control|curr_state.branch_2~q\ & ((\tL|Data|ScuffedOut|output\(20)))) # (!\tL|Control|curr_state.branch_2~q\ & (\tL|Data|InstReg|out20_to_16\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Control|curr_state.branch_2~q\,
	datad => \tL|Data|ScuffedOut|output\(20),
	combout => \tL|Data|PCReg|output[20]~11_combout\);

-- Location: LCCOMB_X43_Y14_N6
\tL|Data|PCEnable~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCEnable~0_combout\ = (\tL|Control|curr_state.jump~q\) # ((\tL|Control|curr_state.jal_2~q\) # (!\tL|Control|curr_state.fetch_1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.jump~q\,
	datab => \tL|Control|curr_state.fetch_1~q\,
	datad => \tL|Control|curr_state.jal_2~q\,
	combout => \tL|Data|PCEnable~0_combout\);

-- Location: LCCOMB_X40_Y16_N0
\tL|Data|ALUCtrl|Mux8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux8~1_combout\ = (\tL|Data|InstReg|out31_to_26\(3) & (\tL|Data|InstReg|out31_to_26\(2) & ((!\tL|Data|InstReg|out31_to_26\(0)) # (!\tL|Data|InstReg|out31_to_26\(1))))) # (!\tL|Data|InstReg|out31_to_26\(3) & 
-- ((\tL|Data|InstReg|out31_to_26\(2)) # ((\tL|Data|InstReg|out31_to_26\(1) & !\tL|Data|InstReg|out31_to_26\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out31_to_26\(3),
	datab => \tL|Data|InstReg|out31_to_26\(1),
	datac => \tL|Data|InstReg|out31_to_26\(0),
	datad => \tL|Data|InstReg|out31_to_26\(2),
	combout => \tL|Data|ALUCtrl|Mux8~1_combout\);

-- Location: LCCOMB_X40_Y16_N2
\tL|Data|ALUCtrl|Mux8~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux8~2_combout\ = (\tL|Data|InstReg|out31_to_26\(5) & (\tL|Data|InstReg|out31_to_26\(4) & (\tL|Data|InstReg|out31_to_26\(2) & !\tL|Data|ALUCtrl|Mux8~1_combout\))) # (!\tL|Data|InstReg|out31_to_26\(5) & (!\tL|Data|InstReg|out31_to_26\(4) & 
-- ((\tL|Data|ALUCtrl|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out31_to_26\(5),
	datab => \tL|Data|InstReg|out31_to_26\(4),
	datac => \tL|Data|InstReg|out31_to_26\(2),
	datad => \tL|Data|ALUCtrl|Mux8~1_combout\,
	combout => \tL|Data|ALUCtrl|Mux8~2_combout\);

-- Location: LCCOMB_X42_Y12_N12
\tL|Data|ALUCtrl|Mux11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux11~0_combout\ = (\tL|Data|InstReg|out31_to_26\(0) & ((\tL|Data|InstReg|out31_to_26\(2) $ (\tL|Data|InstReg|out31_to_26\(3))))) # (!\tL|Data|InstReg|out31_to_26\(0) & (!\tL|Data|InstReg|out31_to_26\(1) & 
-- (\tL|Data|InstReg|out31_to_26\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out31_to_26\(1),
	datab => \tL|Data|InstReg|out31_to_26\(2),
	datac => \tL|Data|InstReg|out31_to_26\(3),
	datad => \tL|Data|InstReg|out31_to_26\(0),
	combout => \tL|Data|ALUCtrl|Mux11~0_combout\);

-- Location: LCCOMB_X42_Y12_N26
\tL|Data|ALUCtrl|Mux11~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux11~1_combout\ = (!\tL|Data|InstReg|out31_to_26\(4) & (!\tL|Data|InstReg|out31_to_26\(5) & \tL|Data|ALUCtrl|Mux11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out31_to_26\(4),
	datac => \tL|Data|InstReg|out31_to_26\(5),
	datad => \tL|Data|ALUCtrl|Mux11~0_combout\,
	combout => \tL|Data|ALUCtrl|Mux11~1_combout\);

-- Location: FF_X41_Y20_N11
\tL|Data|MemDataReg|output[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[21]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(21));

-- Location: LCCOMB_X36_Y11_N26
\tL|Data|ALU|ShiftLeft0~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~31_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftLeft0~13_combout\ & (!\tL|Data|InstReg|out15_to_0\(7)))) # (!\tL|Data|InstReg|out15_to_0\(8) & (((\tL|Data|ALU|ShiftLeft0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(8),
	datab => \tL|Data|ALU|ShiftLeft0~13_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|ALU|ShiftLeft0~30_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~31_combout\);

-- Location: LCCOMB_X38_Y16_N6
\tL|Data|ALU|ShiftLeft0~116\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~116_combout\ = (!\tL|Data|InstReg|out15_to_0\(9) & \tL|Data|ALU|ShiftLeft0~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datad => \tL|Data|ALU|ShiftLeft0~31_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~116_combout\);

-- Location: FF_X34_Y13_N11
\tL|Data|RegB|output[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|RegFile|rd_data1\(22),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(22));

-- Location: FF_X46_Y16_N11
\tL|Data|MemDataReg|output[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[23]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(23));

-- Location: LCCOMB_X34_Y11_N22
\tL|Data|ALU|ShiftLeft0~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~51_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegFile|rd_data1\(20)))) # (!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(22),
	datab => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|RegFile|rd_data1\(20),
	combout => \tL|Data|ALU|ShiftLeft0~51_combout\);

-- Location: LCCOMB_X34_Y11_N20
\tL|Data|ALU|ShiftLeft0~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~52_combout\ = (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(21))) # (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegFile|rd_data1\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(7),
	datab => \tL|Data|RegFile|rd_data1\(21),
	datac => \tL|Data|RegFile|rd_data1\(23),
	datad => \tL|Data|InstReg|out15_to_0\(6),
	combout => \tL|Data|ALU|ShiftLeft0~52_combout\);

-- Location: LCCOMB_X34_Y11_N14
\tL|Data|ALU|ShiftLeft0~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~53_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & ((\tL|Data|ALU|ShiftLeft0~51_combout\) # (\tL|Data|ALU|ShiftLeft0~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|Equal2~2_combout\,
	datab => \tL|Data|RegBMux|output[18]~48_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~51_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~52_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~53_combout\);

-- Location: LCCOMB_X35_Y8_N10
\tL|Data|ALU|ShiftLeft0~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~54_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftLeft0~50_combout\)) # (!\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftLeft0~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|ALU|ShiftLeft0~50_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~53_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~54_combout\);

-- Location: LCCOMB_X47_Y21_N28
\tL|Data|RegFile|rd_data1[17]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|rd_data1[17]~6_combout\ = (!\tL|Data|InstReg|out20_to_16\(2) & \tL|Data|InstReg|out20_to_16\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|InstReg|out20_to_16\(2),
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|rd_data1[17]~6_combout\);

-- Location: LCCOMB_X46_Y15_N20
\tL|Data|RegLow|output[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegLow|output[15]~feeder_combout\ = \tL|Data|RegFile|regs[31][15]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][15]~12_combout\,
	combout => \tL|Data|RegLow|output[15]~feeder_combout\);

-- Location: FF_X46_Y15_N21
\tL|Data|RegLow|output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegLow|output[15]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(15));

-- Location: FF_X41_Y16_N5
\tL|Data|MemDataReg|output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[15]~27_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(15));

-- Location: LCCOMB_X34_Y15_N24
\tL|Data|RegB|output[24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegB|output[24]~feeder_combout\ = \tL|Data|RegFile|rd_data1\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|rd_data1\(24),
	combout => \tL|Data|RegB|output[24]~feeder_combout\);

-- Location: FF_X34_Y15_N25
\tL|Data|RegB|output[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegB|output[24]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(24));

-- Location: FF_X46_Y16_N21
\tL|Data|MemDataReg|output[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[25]~66_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(25));

-- Location: LCCOMB_X39_Y10_N26
\tL|Data|ALU|Mux14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux14~0_combout\ = (\tL|Data|InstReg|out15_to_0\(10) & ((\tL|Data|ALUCtrl|Mux17~3_combout\) # (\tL|Data|ALUCtrl|Mux16~4_combout\ $ (!\tL|Data|ALUCtrl|Mux15~2_combout\)))) # (!\tL|Data|InstReg|out15_to_0\(10) & 
-- (\tL|Data|ALUCtrl|Mux17~3_combout\ & (\tL|Data|ALUCtrl|Mux16~4_combout\ $ (\tL|Data|ALUCtrl|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(10),
	datab => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datac => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datad => \tL|Data|ALUCtrl|Mux15~2_combout\,
	combout => \tL|Data|ALU|Mux14~0_combout\);

-- Location: FF_X45_Y14_N9
\tL|Data|ALUOut|output[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux6~13_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(25));

-- Location: FF_X45_Y14_N27
\tL|Data|ScuffedOut|output[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|ALUOut|output\(25),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(25));

-- Location: LCCOMB_X44_Y14_N16
\tL|Data|PCReg|output[25]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[25]~6_combout\ = (\tL|Control|curr_state.branch_2~q\ & ((\tL|Data|ScuffedOut|output\(25)))) # (!\tL|Control|curr_state.branch_2~q\ & (\tL|Data|InstReg|out25_to_21\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|ScuffedOut|output\(25),
	datad => \tL|Control|curr_state.branch_2~q\,
	combout => \tL|Data|PCReg|output[25]~6_combout\);

-- Location: FF_X44_Y14_N17
\tL|Data|PCReg|output[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[25]~6_combout\,
	asdata => \tL|Data|ALU|Mux6~13_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Data|PCSourceMux|ALT_INV_Equal1~0_combout\,
	ena => \tL|Data|PCEnable~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(25));

-- Location: LCCOMB_X37_Y13_N4
\tL|Data|ALU|Mux21~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux21~4_combout\ = \tL|Data|ALUCtrl|Mux15~2_combout\ $ (\tL|Data|ALUCtrl|Mux16~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datac => \tL|Data|ALUCtrl|Mux16~4_combout\,
	combout => \tL|Data|ALU|Mux21~4_combout\);

-- Location: LCCOMB_X42_Y20_N28
\tL|Data|RegDstMux|output[4]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegDstMux|output[4]~3_combout\ = (\tL|Control|curr_state.rtype_2~q\ & ((\tL|Data|InstReg|out15_to_0\(15)))) # (!\tL|Control|curr_state.rtype_2~q\ & (\tL|Data|InstReg|out20_to_16\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(4),
	datac => \tL|Control|curr_state.rtype_2~q\,
	datad => \tL|Data|InstReg|out15_to_0\(15),
	combout => \tL|Data|RegDstMux|output[4]~3_combout\);

-- Location: LCCOMB_X50_Y19_N26
\tL|Data|RegDstMux|output[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegDstMux|output[1]~0_combout\ = (\tL|Control|curr_state.rtype_2~q\ & ((\tL|Data|InstReg|out15_to_0\(12)))) # (!\tL|Control|curr_state.rtype_2~q\ & (\tL|Data|InstReg|out20_to_16\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Control|curr_state.rtype_2~q\,
	datad => \tL|Data|InstReg|out15_to_0\(12),
	combout => \tL|Data|RegDstMux|output[1]~0_combout\);

-- Location: LCCOMB_X37_Y14_N18
\tL|Control|next_state.ori_1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|next_state.ori_1~0_combout\ = (\tL|Control|next_state.slti_1~0_combout\ & (\tL|Data|InstReg|out31_to_26\(2) & (!\tL|Data|InstReg|out31_to_26\(1) & \tL|Data|InstReg|out31_to_26\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|next_state.slti_1~0_combout\,
	datab => \tL|Data|InstReg|out31_to_26\(2),
	datac => \tL|Data|InstReg|out31_to_26\(1),
	datad => \tL|Data|InstReg|out31_to_26\(0),
	combout => \tL|Control|next_state.ori_1~0_combout\);

-- Location: FF_X37_Y14_N19
\tL|Control|curr_state.ori_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Control|next_state.ori_1~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Control|curr_state.ori_1~q\);

-- Location: FF_X37_Y14_N13
\tL|Control|curr_state.ori_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Control|curr_state.ori_1~q\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Control|curr_state.ori_2~q\);

-- Location: LCCOMB_X37_Y14_N14
\tL|Control|curr_state.slti_2~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|curr_state.slti_2~feeder_combout\ = \tL|Control|curr_state.slti_1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Control|curr_state.slti_1~q\,
	combout => \tL|Control|curr_state.slti_2~feeder_combout\);

-- Location: FF_X37_Y14_N15
\tL|Control|curr_state.slti_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Control|curr_state.slti_2~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Control|curr_state.slti_2~q\);

-- Location: LCCOMB_X37_Y14_N26
\tL|Control|next_state.xori_1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|next_state.xori_1~0_combout\ = (\tL|Control|next_state.slti_1~0_combout\ & (\tL|Data|InstReg|out31_to_26\(2) & (\tL|Data|InstReg|out31_to_26\(1) & !\tL|Data|InstReg|out31_to_26\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|next_state.slti_1~0_combout\,
	datab => \tL|Data|InstReg|out31_to_26\(2),
	datac => \tL|Data|InstReg|out31_to_26\(1),
	datad => \tL|Data|InstReg|out31_to_26\(0),
	combout => \tL|Control|next_state.xori_1~0_combout\);

-- Location: FF_X37_Y14_N27
\tL|Control|curr_state.xori_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Control|next_state.xori_1~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Control|curr_state.xori_1~q\);

-- Location: FF_X37_Y14_N7
\tL|Control|curr_state.xori_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Control|curr_state.xori_1~q\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Control|curr_state.xori_2~q\);

-- Location: LCCOMB_X37_Y14_N16
\tL|Control|next_state.sltui_1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|next_state.sltui_1~3_combout\ = (\tL|Control|next_state.slti_1~0_combout\ & (!\tL|Data|InstReg|out31_to_26\(2) & (\tL|Data|InstReg|out31_to_26\(1) & \tL|Data|InstReg|out31_to_26\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|next_state.slti_1~0_combout\,
	datab => \tL|Data|InstReg|out31_to_26\(2),
	datac => \tL|Data|InstReg|out31_to_26\(1),
	datad => \tL|Data|InstReg|out31_to_26\(0),
	combout => \tL|Control|next_state.sltui_1~3_combout\);

-- Location: FF_X37_Y14_N17
\tL|Control|curr_state.sltui_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Control|next_state.sltui_1~3_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Control|curr_state.sltui_1~q\);

-- Location: LCCOMB_X37_Y14_N10
\tL|Control|curr_state.sltui_2~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|curr_state.sltui_2~feeder_combout\ = \tL|Control|curr_state.sltui_1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Control|curr_state.sltui_1~q\,
	combout => \tL|Control|curr_state.sltui_2~feeder_combout\);

-- Location: FF_X37_Y14_N11
\tL|Control|curr_state.sltui_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Control|curr_state.sltui_2~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Control|curr_state.sltui_2~q\);

-- Location: LCCOMB_X37_Y14_N6
\tL|Control|WideOr10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|WideOr10~1_combout\ = (!\tL|Control|curr_state.ori_2~q\ & (!\tL|Control|curr_state.slti_2~q\ & (!\tL|Control|curr_state.xori_2~q\ & !\tL|Control|curr_state.sltui_2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.ori_2~q\,
	datab => \tL|Control|curr_state.slti_2~q\,
	datac => \tL|Control|curr_state.xori_2~q\,
	datad => \tL|Control|curr_state.sltui_2~q\,
	combout => \tL|Control|WideOr10~1_combout\);

-- Location: LCCOMB_X37_Y14_N0
\tL|Control|next_state.andi_1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|next_state.andi_1~0_combout\ = (\tL|Control|next_state.slti_1~0_combout\ & (\tL|Data|InstReg|out31_to_26\(2) & (!\tL|Data|InstReg|out31_to_26\(1) & !\tL|Data|InstReg|out31_to_26\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|next_state.slti_1~0_combout\,
	datab => \tL|Data|InstReg|out31_to_26\(2),
	datac => \tL|Data|InstReg|out31_to_26\(1),
	datad => \tL|Data|InstReg|out31_to_26\(0),
	combout => \tL|Control|next_state.andi_1~0_combout\);

-- Location: FF_X37_Y14_N1
\tL|Control|curr_state.andi_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Control|next_state.andi_1~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Control|curr_state.andi_1~q\);

-- Location: LCCOMB_X37_Y14_N28
\tL|Control|curr_state.andi_2~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|curr_state.andi_2~feeder_combout\ = \tL|Control|curr_state.andi_1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Control|curr_state.andi_1~q\,
	combout => \tL|Control|curr_state.andi_2~feeder_combout\);

-- Location: FF_X37_Y14_N29
\tL|Control|curr_state.andi_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Control|curr_state.andi_2~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Control|curr_state.andi_2~q\);

-- Location: LCCOMB_X37_Y14_N8
\tL|Control|next_state.addi_1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|next_state.addi_1~0_combout\ = (\tL|Control|next_state.slti_1~0_combout\ & (!\tL|Data|InstReg|out31_to_26\(2) & (!\tL|Data|InstReg|out31_to_26\(1) & \tL|Data|InstReg|out31_to_26\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|next_state.slti_1~0_combout\,
	datab => \tL|Data|InstReg|out31_to_26\(2),
	datac => \tL|Data|InstReg|out31_to_26\(1),
	datad => \tL|Data|InstReg|out31_to_26\(0),
	combout => \tL|Control|next_state.addi_1~0_combout\);

-- Location: FF_X37_Y14_N9
\tL|Control|curr_state.addi_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Control|next_state.addi_1~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Control|curr_state.addi_1~q\);

-- Location: FF_X37_Y14_N25
\tL|Control|curr_state.addi_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Control|curr_state.addi_1~q\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Control|curr_state.addi_2~q\);

-- Location: LCCOMB_X39_Y14_N4
\tL|Control|next_state.subi_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|next_state.subi_1~1_combout\ = (\tL|Control|next_state.subi_1~0_combout\ & (\tL|Control|curr_state.decode~q\ & (\tL|Data|InstReg|out31_to_26\(4) & !\tL|Data|InstReg|out31_to_26\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|next_state.subi_1~0_combout\,
	datab => \tL|Control|curr_state.decode~q\,
	datac => \tL|Data|InstReg|out31_to_26\(4),
	datad => \tL|Data|InstReg|out31_to_26\(5),
	combout => \tL|Control|next_state.subi_1~1_combout\);

-- Location: FF_X39_Y14_N5
\tL|Control|curr_state.subi_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Control|next_state.subi_1~1_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Control|curr_state.subi_1~q\);

-- Location: FF_X37_Y14_N3
\tL|Control|curr_state.subi_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Control|curr_state.subi_1~q\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Control|curr_state.subi_2~q\);

-- Location: LCCOMB_X37_Y14_N24
\tL|Control|WideOr10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|WideOr10~0_combout\ = (!\tL|Control|curr_state.rtype_2~q\ & (!\tL|Control|curr_state.andi_2~q\ & (!\tL|Control|curr_state.addi_2~q\ & !\tL|Control|curr_state.subi_2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.rtype_2~q\,
	datab => \tL|Control|curr_state.andi_2~q\,
	datac => \tL|Control|curr_state.addi_2~q\,
	datad => \tL|Control|curr_state.subi_2~q\,
	combout => \tL|Control|WideOr10~0_combout\);

-- Location: LCCOMB_X39_Y14_N8
\tL|Control|WideOr10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|WideOr10~combout\ = ((\tL|Control|curr_state.load_3~q\) # (!\tL|Control|WideOr10~0_combout\)) # (!\tL|Control|WideOr10~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr10~1_combout\,
	datab => \tL|Control|curr_state.load_3~q\,
	datad => \tL|Control|WideOr10~0_combout\,
	combout => \tL|Control|WideOr10~combout\);

-- Location: LCCOMB_X43_Y23_N12
\tL|Data|RegFile|Decoder0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~14_combout\ = (\tL|Control|WideOr10~combout\ & ((\tL|Control|curr_state.rtype_2~q\ & (!\tL|Data|InstReg|out15_to_0\(11))) # (!\tL|Control|curr_state.rtype_2~q\ & ((!\tL|Data|InstReg|out20_to_16\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.rtype_2~q\,
	datab => \tL|Data|InstReg|out15_to_0\(11),
	datac => \tL|Data|InstReg|out20_to_16\(0),
	datad => \tL|Control|WideOr10~combout\,
	combout => \tL|Data|RegFile|Decoder0~14_combout\);

-- Location: LCCOMB_X43_Y23_N20
\tL|Data|RegFile|Decoder0~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~50_combout\ = (\tL|Data|RegFile|Decoder0~14_combout\ & ((\tL|Control|curr_state.rtype_2~q\ & ((\tL|Data|InstReg|out15_to_0\(13)))) # (!\tL|Control|curr_state.rtype_2~q\ & (\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.rtype_2~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|InstReg|out15_to_0\(13),
	datad => \tL|Data|RegFile|Decoder0~14_combout\,
	combout => \tL|Data|RegFile|Decoder0~50_combout\);

-- Location: M9K_X33_Y16_N0
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A0FFF000020808C00020A08C0002040AC00060FFF03FF8",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "CurrentTestCase.mif",
	init_file_layout => "port_a",
	logical_ram_name => "topLevel:tL|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_0cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \tL|Data|Mem|SIG_ram_en~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y16_N14
\tL|Data|Mem|dataOut[14]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[14]~28_combout\ = (\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(14) & \tL|Data|Mem|SIG_outPort_en~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(14),
	datad => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	combout => \tL|Data|Mem|dataOut[14]~28_combout\);

-- Location: LCCOMB_X39_Y11_N28
\tL|Data|ALU|Mux1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux1~4_combout\ = (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (\tL|Data|ALUCtrl|Mux15~2_combout\ $ (!\tL|Data|ALUCtrl|Mux16~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datad => \tL|Data|ALUCtrl|Mux13~2_combout\,
	combout => \tL|Data|ALU|Mux1~4_combout\);

-- Location: LCCOMB_X43_Y12_N8
\tL|Data|RegBMux|output[31]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[31]~51_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegFile|rd_data1\(31) & \tL|Data|RegBMux|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegFile|rd_data1\(31),
	datac => \tL|Data|RegBMux|output[18]~48_combout\,
	datad => \tL|Data|RegBMux|Equal2~2_combout\,
	combout => \tL|Data|RegBMux|output[31]~51_combout\);

-- Location: LCCOMB_X39_Y10_N18
\tL|Data|ALU|Mux21~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux21~30_combout\ = (!\tL|Data|ALUCtrl|Mux16~4_combout\ & \tL|Data|ALUCtrl|Mux15~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datad => \tL|Data|ALUCtrl|Mux15~2_combout\,
	combout => \tL|Data|ALU|Mux21~30_combout\);

-- Location: LCCOMB_X39_Y10_N8
\tL|Data|ALU|Mux0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux0~13_combout\ = (\tL|Data|ALU|Mux21~30_combout\ & ((\tL|Data|RegAMux|output[31]~14_combout\ & ((!\tL|Data|ALUCtrl|Mux17~3_combout\) # (!\tL|Data|RegBMux|output[31]~51_combout\))) # (!\tL|Data|RegAMux|output[31]~14_combout\ & 
-- (\tL|Data|RegBMux|output[31]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[31]~14_combout\,
	datab => \tL|Data|RegBMux|output[31]~51_combout\,
	datac => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datad => \tL|Data|ALU|Mux21~30_combout\,
	combout => \tL|Data|ALU|Mux0~13_combout\);

-- Location: LCCOMB_X40_Y9_N14
\tL|Data|ALU|Add0~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~78_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\ & (((\tL|Data|RegAMux|output[31]~14_combout\)))) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (\tL|Data|RegBMux|output[31]~51_combout\ $ ((\tL|Data|ALUCtrl|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datab => \tL|Data|RegBMux|output[31]~51_combout\,
	datac => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datad => \tL|Data|RegAMux|output[31]~14_combout\,
	combout => \tL|Data|ALU|Add0~78_combout\);

-- Location: LCCOMB_X40_Y14_N24
\tL|Control|WideOr8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|WideOr8~combout\ = (((\tL|Control|curr_state.decode~q\) # (!\tL|Control|WideOr2~1_combout\)) # (!\tL|Control|WideOr2~0_combout\)) # (!\tL|Data|PCReg|output[31]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output[31]~31_combout\,
	datab => \tL|Control|WideOr2~0_combout\,
	datac => \tL|Control|curr_state.decode~q\,
	datad => \tL|Control|WideOr2~1_combout\,
	combout => \tL|Control|WideOr8~combout\);

-- Location: FF_X42_Y16_N19
\tL|Data|ALUOut|output[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux0~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(31));

-- Location: LCCOMB_X43_Y16_N22
\tL|Data|ScuffedOut|output[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ScuffedOut|output[31]~feeder_combout\ = \tL|Data|ALUOut|output\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|ALUOut|output\(31),
	combout => \tL|Data|ScuffedOut|output[31]~feeder_combout\);

-- Location: FF_X43_Y16_N23
\tL|Data|ScuffedOut|output[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ScuffedOut|output[31]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(31));

-- Location: LCCOMB_X43_Y14_N12
\tL|Data|PCSourceMux|output[31]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCSourceMux|output[31]~2_combout\ = (\tL|Data|PCSourceMux|Equal1~0_combout\ & (\tL|Data|ScuffedOut|output\(31))) # (!\tL|Data|PCSourceMux|Equal1~0_combout\ & ((\tL|Data|ALU|Mux0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ScuffedOut|output\(31),
	datac => \tL|Data|PCSourceMux|Equal1~0_combout\,
	datad => \tL|Data|ALU|Mux0~14_combout\,
	combout => \tL|Data|PCSourceMux|output[31]~2_combout\);

-- Location: LCCOMB_X43_Y14_N26
\tL|Data|PCReg|output[31]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[31]~32_combout\ = (!\tL|Control|curr_state.jump~q\ & (!\tL|Control|curr_state.jal_2~q\ & (!\tL|Control|curr_state.jal_1~q\ & \tL|Data|PCEnable~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.jump~q\,
	datab => \tL|Control|curr_state.jal_2~q\,
	datac => \tL|Control|curr_state.jal_1~q\,
	datad => \tL|Data|PCEnable~combout\,
	combout => \tL|Data|PCReg|output[31]~32_combout\);

-- Location: FF_X43_Y14_N13
\tL|Data|PCReg|output[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCSourceMux|output[31]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|PCReg|output[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(31));

-- Location: LCCOMB_X40_Y11_N16
\tL|Data|ALU|Add0~226\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~226_combout\ = (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(31))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr8~combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|PCReg|output\(31),
	datad => \tL|Data|RegFile|rd_data0\(31),
	combout => \tL|Data|ALU|Add0~226_combout\);

-- Location: LCCOMB_X44_Y17_N8
\tL|Data|RegLow|output[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegLow|output[30]~feeder_combout\ = \tL|Data|PCReg|output[30]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|PCReg|output[30]~1_combout\,
	combout => \tL|Data|RegLow|output[30]~feeder_combout\);

-- Location: FF_X44_Y17_N9
\tL|Data|RegLow|output[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegLow|output[30]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(30));

-- Location: FF_X40_Y16_N23
\tL|Data|MemDataReg|output[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[30]~43_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(30));

-- Location: LCCOMB_X44_Y17_N0
\tL|Data|RegFile|rd_data0[8]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|rd_data0[8]~3_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & !\tL|Data|InstReg|out25_to_21\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|InstReg|out25_to_21\(3),
	datad => \tL|Data|InstReg|out25_to_21\(4),
	combout => \tL|Data|RegFile|rd_data0[8]~3_combout\);

-- Location: LCCOMB_X43_Y23_N16
\tL|Data|RegFile|Decoder0~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~47_combout\ = (\tL|Data|RegFile|Decoder0~14_combout\ & ((\tL|Control|curr_state.rtype_2~q\ & ((!\tL|Data|InstReg|out15_to_0\(13)))) # (!\tL|Control|curr_state.rtype_2~q\ & (!\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.rtype_2~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|InstReg|out15_to_0\(13),
	datad => \tL|Data|RegFile|Decoder0~14_combout\,
	combout => \tL|Data|RegFile|Decoder0~47_combout\);

-- Location: LCCOMB_X46_Y23_N30
\tL|Data|RegFile|Decoder0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~15_combout\ = (!\tL|Data|RegDstMux|output[4]~3_combout\ & (\tL|Data|RegFile|Decoder0~47_combout\ & (\tL|Data|RegDstMux|output[1]~0_combout\ & \tL|Data|RegDstMux|output[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegDstMux|output[4]~3_combout\,
	datab => \tL|Data|RegFile|Decoder0~47_combout\,
	datac => \tL|Data|RegDstMux|output[1]~0_combout\,
	datad => \tL|Data|RegDstMux|output[3]~1_combout\,
	combout => \tL|Data|RegFile|Decoder0~15_combout\);

-- Location: FF_X39_Y25_N25
\tL|Data|RegFile|regs[10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][22]~q\);

-- Location: LCCOMB_X46_Y23_N16
\tL|Data|RegFile|Decoder0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~18_combout\ = (!\tL|Data|RegDstMux|output[4]~3_combout\ & (\tL|Data|RegFile|Decoder0~47_combout\ & (!\tL|Data|RegDstMux|output[1]~0_combout\ & \tL|Data|RegDstMux|output[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegDstMux|output[4]~3_combout\,
	datab => \tL|Data|RegFile|Decoder0~47_combout\,
	datac => \tL|Data|RegDstMux|output[1]~0_combout\,
	datad => \tL|Data|RegDstMux|output[3]~1_combout\,
	combout => \tL|Data|RegFile|Decoder0~18_combout\);

-- Location: FF_X39_Y25_N27
\tL|Data|RegFile|regs[8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][22]~q\);

-- Location: LCCOMB_X39_Y25_N26
\tL|Data|RegFile|Mux9~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux9~12_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|regs[10][22]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[8][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|regs[10][22]~q\,
	datac => \tL|Data|RegFile|regs[8][22]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux9~12_combout\);

-- Location: LCCOMB_X43_Y23_N30
\tL|Data|RegDstMux|output[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegDstMux|output[2]~2_combout\ = (\tL|Control|curr_state.rtype_2~q\ & (\tL|Data|InstReg|out15_to_0\(13))) # (!\tL|Control|curr_state.rtype_2~q\ & ((\tL|Data|InstReg|out20_to_16\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(13),
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datad => \tL|Control|curr_state.rtype_2~q\,
	combout => \tL|Data|RegDstMux|output[2]~2_combout\);

-- Location: LCCOMB_X43_Y23_N24
\tL|Data|RegFile|Decoder0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~16_combout\ = (\tL|Control|WideOr10~combout\ & ((\tL|Control|curr_state.rtype_2~q\ & (\tL|Data|InstReg|out15_to_0\(11))) # (!\tL|Control|curr_state.rtype_2~q\ & ((\tL|Data|InstReg|out20_to_16\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.rtype_2~q\,
	datab => \tL|Data|InstReg|out15_to_0\(11),
	datac => \tL|Data|InstReg|out20_to_16\(0),
	datad => \tL|Control|WideOr10~combout\,
	combout => \tL|Data|RegFile|Decoder0~16_combout\);

-- Location: LCCOMB_X42_Y21_N18
\tL|Data|RegFile|Decoder0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~19_combout\ = (\tL|Data|RegDstMux|output[3]~1_combout\ & (!\tL|Data|RegDstMux|output[4]~3_combout\ & \tL|Data|RegFile|Decoder0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegDstMux|output[3]~1_combout\,
	datac => \tL|Data|RegDstMux|output[4]~3_combout\,
	datad => \tL|Data|RegFile|Decoder0~16_combout\,
	combout => \tL|Data|RegFile|Decoder0~19_combout\);

-- Location: LCCOMB_X42_Y21_N8
\tL|Data|RegFile|Decoder0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~20_combout\ = (\tL|Data|RegDstMux|output[1]~0_combout\ & (!\tL|Data|RegDstMux|output[2]~2_combout\ & \tL|Data|RegFile|Decoder0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegDstMux|output[1]~0_combout\,
	datac => \tL|Data|RegDstMux|output[2]~2_combout\,
	datad => \tL|Data|RegFile|Decoder0~19_combout\,
	combout => \tL|Data|RegFile|Decoder0~20_combout\);

-- Location: FF_X45_Y22_N23
\tL|Data|RegFile|regs[11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][22]~q\);

-- Location: FF_X45_Y22_N17
\tL|Data|RegFile|regs[9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][22]~q\);

-- Location: LCCOMB_X45_Y22_N22
\tL|Data|RegFile|Mux9~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux9~13_combout\ = (\tL|Data|RegFile|Mux9~12_combout\ & (((\tL|Data|RegFile|regs[11][22]~q\)) # (!\tL|Data|InstReg|out25_to_21\(0)))) # (!\tL|Data|RegFile|Mux9~12_combout\ & (\tL|Data|InstReg|out25_to_21\(0) & 
-- ((\tL|Data|RegFile|regs[9][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux9~12_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[11][22]~q\,
	datad => \tL|Data|RegFile|regs[9][22]~q\,
	combout => \tL|Data|RegFile|Mux9~13_combout\);

-- Location: LCCOMB_X46_Y23_N12
\tL|Data|RegFile|Decoder0~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~39_combout\ = (!\tL|Data|RegDstMux|output[4]~3_combout\ & (\tL|Data|RegDstMux|output[1]~0_combout\ & (\tL|Data|RegFile|Decoder0~50_combout\ & !\tL|Data|RegDstMux|output[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegDstMux|output[4]~3_combout\,
	datab => \tL|Data|RegDstMux|output[1]~0_combout\,
	datac => \tL|Data|RegFile|Decoder0~50_combout\,
	datad => \tL|Data|RegDstMux|output[3]~1_combout\,
	combout => \tL|Data|RegFile|Decoder0~39_combout\);

-- Location: FF_X47_Y21_N11
\tL|Data|RegFile|regs[6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][22]~q\);

-- Location: LCCOMB_X46_Y23_N14
\tL|Data|RegFile|Decoder0~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~40_combout\ = (!\tL|Data|RegDstMux|output[4]~3_combout\ & (!\tL|Data|RegDstMux|output[1]~0_combout\ & (\tL|Data|RegFile|Decoder0~50_combout\ & !\tL|Data|RegDstMux|output[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegDstMux|output[4]~3_combout\,
	datab => \tL|Data|RegDstMux|output[1]~0_combout\,
	datac => \tL|Data|RegFile|Decoder0~50_combout\,
	datad => \tL|Data|RegDstMux|output[3]~1_combout\,
	combout => \tL|Data|RegFile|Decoder0~40_combout\);

-- Location: FF_X50_Y21_N31
\tL|Data|RegFile|regs[4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][22]~q\);

-- Location: LCCOMB_X50_Y19_N6
\tL|Data|RegFile|Decoder0~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~51_combout\ = (\tL|Data|RegFile|Decoder0~16_combout\ & ((\tL|Control|curr_state.rtype_2~q\ & (!\tL|Data|InstReg|out15_to_0\(14))) # (!\tL|Control|curr_state.rtype_2~q\ & ((!\tL|Data|InstReg|out20_to_16\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(14),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Control|curr_state.rtype_2~q\,
	datad => \tL|Data|RegFile|Decoder0~16_combout\,
	combout => \tL|Data|RegFile|Decoder0~51_combout\);

-- Location: LCCOMB_X50_Y19_N14
\tL|Data|RegFile|Decoder0~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~38_combout\ = (!\tL|Data|RegDstMux|output[1]~0_combout\ & (\tL|Data|RegDstMux|output[2]~2_combout\ & (!\tL|Data|RegDstMux|output[4]~3_combout\ & \tL|Data|RegFile|Decoder0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegDstMux|output[1]~0_combout\,
	datab => \tL|Data|RegDstMux|output[2]~2_combout\,
	datac => \tL|Data|RegDstMux|output[4]~3_combout\,
	datad => \tL|Data|RegFile|Decoder0~51_combout\,
	combout => \tL|Data|RegFile|Decoder0~38_combout\);

-- Location: FF_X50_Y21_N21
\tL|Data|RegFile|regs[5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][22]~q\);

-- Location: LCCOMB_X50_Y21_N30
\tL|Data|RegFile|Mux9~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux9~14_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1)) # ((\tL|Data|RegFile|regs[5][22]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(0) & (!\tL|Data|InstReg|out25_to_21\(1) & 
-- (\tL|Data|RegFile|regs[4][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[4][22]~q\,
	datad => \tL|Data|RegFile|regs[5][22]~q\,
	combout => \tL|Data|RegFile|Mux9~14_combout\);

-- Location: LCCOMB_X50_Y19_N8
\tL|Data|RegFile|Decoder0~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~41_combout\ = (\tL|Data|RegDstMux|output[1]~0_combout\ & (\tL|Data|RegDstMux|output[2]~2_combout\ & (!\tL|Data|RegDstMux|output[4]~3_combout\ & \tL|Data|RegFile|Decoder0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegDstMux|output[1]~0_combout\,
	datab => \tL|Data|RegDstMux|output[2]~2_combout\,
	datac => \tL|Data|RegDstMux|output[4]~3_combout\,
	datad => \tL|Data|RegFile|Decoder0~51_combout\,
	combout => \tL|Data|RegFile|Decoder0~41_combout\);

-- Location: FF_X47_Y21_N25
\tL|Data|RegFile|regs[7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][22]~q\);

-- Location: LCCOMB_X47_Y21_N24
\tL|Data|RegFile|Mux9~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux9~15_combout\ = (\tL|Data|RegFile|Mux9~14_combout\ & (((\tL|Data|RegFile|regs[7][22]~q\) # (!\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|RegFile|Mux9~14_combout\ & (\tL|Data|RegFile|regs[6][22]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[6][22]~q\,
	datab => \tL|Data|RegFile|Mux9~14_combout\,
	datac => \tL|Data|RegFile|regs[7][22]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux9~15_combout\);

-- Location: LCCOMB_X47_Y20_N28
\tL|Data|RegFile|rd_data0[8]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|rd_data0[8]~4_combout\ = (\tL|Data|InstReg|out25_to_21\(2)) # ((\tL|Data|InstReg|out25_to_21\(1) & \tL|Data|InstReg|out25_to_21\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|rd_data0[8]~4_combout\);

-- Location: LCCOMB_X50_Y19_N4
\tL|Data|RegFile|Decoder0~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~43_combout\ = (\tL|Data|RegDstMux|output[1]~0_combout\ & (!\tL|Data|RegDstMux|output[2]~2_combout\ & (!\tL|Data|RegDstMux|output[4]~3_combout\ & \tL|Data|RegFile|Decoder0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegDstMux|output[1]~0_combout\,
	datab => \tL|Data|RegDstMux|output[2]~2_combout\,
	datac => \tL|Data|RegDstMux|output[4]~3_combout\,
	datad => \tL|Data|RegFile|Decoder0~51_combout\,
	combout => \tL|Data|RegFile|Decoder0~43_combout\);

-- Location: FF_X46_Y19_N1
\tL|Data|RegFile|regs[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][22]~q\);

-- Location: LCCOMB_X46_Y18_N16
\tL|Data|RegFile|rd_data0[8]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|rd_data0[8]~5_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & !\tL|Data|InstReg|out25_to_21\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|rd_data0[8]~5_combout\);

-- Location: LCCOMB_X46_Y23_N6
\tL|Data|RegFile|Decoder0~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~37_combout\ = (!\tL|Data|RegDstMux|output[4]~3_combout\ & (\tL|Data|RegFile|Decoder0~47_combout\ & (\tL|Data|RegDstMux|output[1]~0_combout\ & !\tL|Data|RegDstMux|output[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegDstMux|output[4]~3_combout\,
	datab => \tL|Data|RegFile|Decoder0~47_combout\,
	datac => \tL|Data|RegDstMux|output[1]~0_combout\,
	datad => \tL|Data|RegDstMux|output[3]~1_combout\,
	combout => \tL|Data|RegFile|Decoder0~37_combout\);

-- Location: FF_X49_Y21_N19
\tL|Data|RegFile|regs[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][22]~q\);

-- Location: LCCOMB_X50_Y19_N30
\tL|Data|RegFile|Decoder0~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~42_combout\ = (!\tL|Data|RegDstMux|output[1]~0_combout\ & (!\tL|Data|RegDstMux|output[2]~2_combout\ & (!\tL|Data|RegDstMux|output[4]~3_combout\ & \tL|Data|RegFile|Decoder0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegDstMux|output[1]~0_combout\,
	datab => \tL|Data|RegDstMux|output[2]~2_combout\,
	datac => \tL|Data|RegDstMux|output[4]~3_combout\,
	datad => \tL|Data|RegFile|Decoder0~51_combout\,
	combout => \tL|Data|RegFile|Decoder0~42_combout\);

-- Location: FF_X49_Y21_N25
\tL|Data|RegFile|regs[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][22]~q\);

-- Location: LCCOMB_X49_Y21_N24
\tL|Data|RegFile|Mux9~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux9~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|regs[2][22]~q\) # ((\tL|Data|RegFile|rd_data0[8]~4_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & (((\tL|Data|RegFile|regs[1][22]~q\ & 
-- !\tL|Data|RegFile|rd_data0[8]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datab => \tL|Data|RegFile|regs[2][22]~q\,
	datac => \tL|Data|RegFile|regs[1][22]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	combout => \tL|Data|RegFile|Mux9~16_combout\);

-- Location: LCCOMB_X46_Y19_N0
\tL|Data|RegFile|Mux9~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux9~17_combout\ = (\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|Mux9~16_combout\ & ((\tL|Data|RegFile|regs[3][22]~q\))) # (!\tL|Data|RegFile|Mux9~16_combout\ & (\tL|Data|RegFile|Mux9~15_combout\)))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & (((\tL|Data|RegFile|Mux9~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux9~15_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	datac => \tL|Data|RegFile|regs[3][22]~q\,
	datad => \tL|Data|RegFile|Mux9~16_combout\,
	combout => \tL|Data|RegFile|Mux9~17_combout\);

-- Location: LCCOMB_X46_Y22_N30
\tL|Data|RegFile|Mux9~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux9~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~3_combout\ & ((\tL|Data|RegFile|Mux9~13_combout\) # ((\tL|Data|RegFile|rd_data0[8]~2_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & (((!\tL|Data|RegFile|rd_data0[8]~2_combout\ & 
-- \tL|Data|RegFile|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datab => \tL|Data|RegFile|Mux9~13_combout\,
	datac => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datad => \tL|Data|RegFile|Mux9~17_combout\,
	combout => \tL|Data|RegFile|Mux9~18_combout\);

-- Location: LCCOMB_X46_Y23_N28
\tL|Data|RegFile|Decoder0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~26_combout\ = (\tL|Data|RegDstMux|output[4]~3_combout\ & (\tL|Data|RegDstMux|output[1]~0_combout\ & (\tL|Data|RegFile|Decoder0~50_combout\ & !\tL|Data|RegDstMux|output[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegDstMux|output[4]~3_combout\,
	datab => \tL|Data|RegDstMux|output[1]~0_combout\,
	datac => \tL|Data|RegFile|Decoder0~50_combout\,
	datad => \tL|Data|RegDstMux|output[3]~1_combout\,
	combout => \tL|Data|RegFile|Decoder0~26_combout\);

-- Location: FF_X40_Y25_N9
\tL|Data|RegFile|regs[22][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][22]~q\);

-- Location: LCCOMB_X46_Y23_N22
\tL|Data|RegFile|Decoder0~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~27_combout\ = (\tL|Data|RegDstMux|output[4]~3_combout\ & (\tL|Data|RegFile|Decoder0~47_combout\ & (\tL|Data|RegDstMux|output[1]~0_combout\ & !\tL|Data|RegDstMux|output[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegDstMux|output[4]~3_combout\,
	datab => \tL|Data|RegFile|Decoder0~47_combout\,
	datac => \tL|Data|RegDstMux|output[1]~0_combout\,
	datad => \tL|Data|RegDstMux|output[3]~1_combout\,
	combout => \tL|Data|RegFile|Decoder0~27_combout\);

-- Location: FF_X40_Y25_N19
\tL|Data|RegFile|regs[18][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][22]~q\);

-- Location: LCCOMB_X40_Y25_N18
\tL|Data|RegFile|Mux9~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux9~2_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[22][22]~q\) # ((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|regs[18][22]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[22][22]~q\,
	datac => \tL|Data|RegFile|regs[18][22]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux9~2_combout\);

-- Location: FF_X38_Y23_N17
\tL|Data|RegFile|regs[30][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][22]~q\);

-- Location: LCCOMB_X46_Y23_N26
\tL|Data|RegFile|Decoder0~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~25_combout\ = (\tL|Data|RegDstMux|output[4]~3_combout\ & (\tL|Data|RegFile|Decoder0~47_combout\ & (\tL|Data|RegDstMux|output[1]~0_combout\ & \tL|Data|RegDstMux|output[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegDstMux|output[4]~3_combout\,
	datab => \tL|Data|RegFile|Decoder0~47_combout\,
	datac => \tL|Data|RegDstMux|output[1]~0_combout\,
	datad => \tL|Data|RegDstMux|output[3]~1_combout\,
	combout => \tL|Data|RegFile|Decoder0~25_combout\);

-- Location: FF_X38_Y23_N11
\tL|Data|RegFile|regs[26][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][22]~q\);

-- Location: LCCOMB_X38_Y23_N10
\tL|Data|RegFile|Mux9~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux9~3_combout\ = (\tL|Data|RegFile|Mux9~2_combout\ & ((\tL|Data|RegFile|regs[30][22]~q\) # ((!\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|RegFile|Mux9~2_combout\ & (((\tL|Data|RegFile|regs[26][22]~q\ & 
-- \tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux9~2_combout\,
	datab => \tL|Data|RegFile|regs[30][22]~q\,
	datac => \tL|Data|RegFile|regs[26][22]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux9~3_combout\);

-- Location: LCCOMB_X42_Y21_N2
\tL|Data|RegFile|Decoder0~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~49_combout\ = (!\tL|Data|RegDstMux|output[1]~0_combout\ & ((\tL|Control|curr_state.rtype_2~q\ & ((\tL|Data|InstReg|out15_to_0\(15)))) # (!\tL|Control|curr_state.rtype_2~q\ & (\tL|Data|InstReg|out20_to_16\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.rtype_2~q\,
	datab => \tL|Data|InstReg|out20_to_16\(4),
	datac => \tL|Data|RegDstMux|output[1]~0_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(15),
	combout => \tL|Data|RegFile|Decoder0~49_combout\);

-- Location: LCCOMB_X43_Y23_N4
\tL|Data|RegFile|Decoder0~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~29_combout\ = (\tL|Data|RegDstMux|output[2]~2_combout\ & (!\tL|Data|RegDstMux|output[3]~1_combout\ & (\tL|Data|RegFile|Decoder0~49_combout\ & \tL|Data|RegFile|Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegDstMux|output[2]~2_combout\,
	datab => \tL|Data|RegDstMux|output[3]~1_combout\,
	datac => \tL|Data|RegFile|Decoder0~49_combout\,
	datad => \tL|Data|RegFile|Decoder0~14_combout\,
	combout => \tL|Data|RegFile|Decoder0~29_combout\);

-- Location: FF_X37_Y21_N5
\tL|Data|RegFile|regs[20][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][22]~q\);

-- Location: LCCOMB_X43_Y23_N6
\tL|Data|RegFile|Decoder0~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~32_combout\ = (\tL|Data|RegDstMux|output[2]~2_combout\ & (\tL|Data|RegDstMux|output[3]~1_combout\ & (\tL|Data|RegFile|Decoder0~49_combout\ & \tL|Data|RegFile|Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegDstMux|output[2]~2_combout\,
	datab => \tL|Data|RegDstMux|output[3]~1_combout\,
	datac => \tL|Data|RegFile|Decoder0~49_combout\,
	datad => \tL|Data|RegFile|Decoder0~14_combout\,
	combout => \tL|Data|RegFile|Decoder0~32_combout\);

-- Location: FF_X37_Y21_N23
\tL|Data|RegFile|regs[28][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][22]~q\);

-- Location: LCCOMB_X43_Y23_N22
\tL|Data|RegFile|Decoder0~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~30_combout\ = (!\tL|Data|RegDstMux|output[2]~2_combout\ & (\tL|Data|RegDstMux|output[3]~1_combout\ & (\tL|Data|RegFile|Decoder0~49_combout\ & \tL|Data|RegFile|Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegDstMux|output[2]~2_combout\,
	datab => \tL|Data|RegDstMux|output[3]~1_combout\,
	datac => \tL|Data|RegFile|Decoder0~49_combout\,
	datad => \tL|Data|RegFile|Decoder0~14_combout\,
	combout => \tL|Data|RegFile|Decoder0~30_combout\);

-- Location: FF_X40_Y24_N17
\tL|Data|RegFile|regs[24][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][22]~q\);

-- Location: LCCOMB_X43_Y23_N0
\tL|Data|RegFile|Decoder0~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~31_combout\ = (!\tL|Data|RegDstMux|output[2]~2_combout\ & (!\tL|Data|RegDstMux|output[3]~1_combout\ & (\tL|Data|RegFile|Decoder0~49_combout\ & \tL|Data|RegFile|Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegDstMux|output[2]~2_combout\,
	datab => \tL|Data|RegDstMux|output[3]~1_combout\,
	datac => \tL|Data|RegFile|Decoder0~49_combout\,
	datad => \tL|Data|RegFile|Decoder0~14_combout\,
	combout => \tL|Data|RegFile|Decoder0~31_combout\);

-- Location: FF_X40_Y24_N31
\tL|Data|RegFile|regs[16][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][22]~q\);

-- Location: LCCOMB_X40_Y24_N30
\tL|Data|RegFile|Mux9~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux9~6_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[24][22]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[16][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[24][22]~q\,
	datac => \tL|Data|RegFile|regs[16][22]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux9~6_combout\);

-- Location: LCCOMB_X37_Y21_N22
\tL|Data|RegFile|Mux9~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux9~7_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux9~6_combout\ & ((\tL|Data|RegFile|regs[28][22]~q\))) # (!\tL|Data|RegFile|Mux9~6_combout\ & (\tL|Data|RegFile|regs[20][22]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[20][22]~q\,
	datac => \tL|Data|RegFile|regs[28][22]~q\,
	datad => \tL|Data|RegFile|Mux9~6_combout\,
	combout => \tL|Data|RegFile|Mux9~7_combout\);

-- Location: LCCOMB_X43_Y23_N2
\tL|Data|RegFile|Decoder0~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~23_combout\ = (!\tL|Data|RegDstMux|output[2]~2_combout\ & (\tL|Data|RegFile|Decoder0~16_combout\ & (\tL|Data|RegFile|Decoder0~49_combout\ & !\tL|Data|RegDstMux|output[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegDstMux|output[2]~2_combout\,
	datab => \tL|Data|RegFile|Decoder0~16_combout\,
	datac => \tL|Data|RegFile|Decoder0~49_combout\,
	datad => \tL|Data|RegDstMux|output[3]~1_combout\,
	combout => \tL|Data|RegFile|Decoder0~23_combout\);

-- Location: FF_X37_Y19_N23
\tL|Data|RegFile|regs[17][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][22]~q\);

-- Location: LCCOMB_X42_Y21_N10
\tL|Data|RegFile|Decoder0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~22_combout\ = (\tL|Data|RegFile|Decoder0~16_combout\ & (\tL|Data|RegFile|Decoder0~49_combout\ & (!\tL|Data|RegDstMux|output[2]~2_combout\ & \tL|Data|RegDstMux|output[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Decoder0~16_combout\,
	datab => \tL|Data|RegFile|Decoder0~49_combout\,
	datac => \tL|Data|RegDstMux|output[2]~2_combout\,
	datad => \tL|Data|RegDstMux|output[3]~1_combout\,
	combout => \tL|Data|RegFile|Decoder0~22_combout\);

-- Location: FF_X37_Y19_N1
\tL|Data|RegFile|regs[25][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][22]~q\);

-- Location: LCCOMB_X37_Y19_N22
\tL|Data|RegFile|Mux9~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux9~4_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|InstReg|out25_to_21\(3))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[25][22]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[17][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[17][22]~q\,
	datad => \tL|Data|RegFile|regs[25][22]~q\,
	combout => \tL|Data|RegFile|Mux9~4_combout\);

-- Location: LCCOMB_X43_Y23_N28
\tL|Data|RegFile|Decoder0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~21_combout\ = (\tL|Data|RegDstMux|output[2]~2_combout\ & (\tL|Data|RegFile|Decoder0~16_combout\ & (\tL|Data|RegFile|Decoder0~49_combout\ & !\tL|Data|RegDstMux|output[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegDstMux|output[2]~2_combout\,
	datab => \tL|Data|RegFile|Decoder0~16_combout\,
	datac => \tL|Data|RegFile|Decoder0~49_combout\,
	datad => \tL|Data|RegDstMux|output[3]~1_combout\,
	combout => \tL|Data|RegFile|Decoder0~21_combout\);

-- Location: FF_X43_Y21_N25
\tL|Data|RegFile|regs[21][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][22]~q\);

-- Location: LCCOMB_X42_Y21_N16
\tL|Data|RegFile|Decoder0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~24_combout\ = (\tL|Data|RegFile|Decoder0~16_combout\ & (\tL|Data|RegFile|Decoder0~49_combout\ & (\tL|Data|RegDstMux|output[2]~2_combout\ & \tL|Data|RegDstMux|output[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Decoder0~16_combout\,
	datab => \tL|Data|RegFile|Decoder0~49_combout\,
	datac => \tL|Data|RegDstMux|output[2]~2_combout\,
	datad => \tL|Data|RegDstMux|output[3]~1_combout\,
	combout => \tL|Data|RegFile|Decoder0~24_combout\);

-- Location: FF_X43_Y21_N11
\tL|Data|RegFile|regs[29][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][22]~q\);

-- Location: LCCOMB_X43_Y21_N10
\tL|Data|RegFile|Mux9~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux9~5_combout\ = (\tL|Data|RegFile|Mux9~4_combout\ & (((\tL|Data|RegFile|regs[29][22]~q\) # (!\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|RegFile|Mux9~4_combout\ & (\tL|Data|RegFile|regs[21][22]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux9~4_combout\,
	datab => \tL|Data|RegFile|regs[21][22]~q\,
	datac => \tL|Data|RegFile|regs[29][22]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux9~5_combout\);

-- Location: LCCOMB_X43_Y21_N26
\tL|Data|RegFile|Mux9~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux9~8_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|InstReg|out25_to_21\(0))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux9~5_combout\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|Mux9~7_combout\,
	datad => \tL|Data|RegFile|Mux9~5_combout\,
	combout => \tL|Data|RegFile|Mux9~8_combout\);

-- Location: LCCOMB_X50_Y19_N22
\tL|Data|RegFile|Decoder0~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~35_combout\ = (\tL|Data|RegDstMux|output[1]~0_combout\ & (\tL|Data|RegDstMux|output[2]~2_combout\ & (\tL|Data|RegDstMux|output[4]~3_combout\ & \tL|Data|RegFile|Decoder0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegDstMux|output[1]~0_combout\,
	datab => \tL|Data|RegDstMux|output[2]~2_combout\,
	datac => \tL|Data|RegDstMux|output[4]~3_combout\,
	datad => \tL|Data|RegFile|Decoder0~51_combout\,
	combout => \tL|Data|RegFile|Decoder0~35_combout\);

-- Location: FF_X35_Y21_N15
\tL|Data|RegFile|regs[23][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][22]~q\);

-- Location: LCCOMB_X34_Y21_N8
\tL|Data|RegFile|Mux9~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux9~9_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[23][22]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[19][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[23][22]~q\,
	datac => \tL|Data|RegFile|regs[19][22]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux9~9_combout\);

-- Location: LCCOMB_X42_Y21_N30
\tL|Data|RegFile|Decoder0~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~33_combout\ = (\tL|Data|RegDstMux|output[3]~1_combout\ & (\tL|Data|RegDstMux|output[4]~3_combout\ & \tL|Data|RegFile|Decoder0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegDstMux|output[3]~1_combout\,
	datac => \tL|Data|RegDstMux|output[4]~3_combout\,
	datad => \tL|Data|RegFile|Decoder0~16_combout\,
	combout => \tL|Data|RegFile|Decoder0~33_combout\);

-- Location: LCCOMB_X42_Y22_N16
\tL|Data|RegFile|Decoder0~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~34_combout\ = (!\tL|Data|RegDstMux|output[2]~2_combout\ & (\tL|Data|RegDstMux|output[1]~0_combout\ & \tL|Data|RegFile|Decoder0~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegDstMux|output[2]~2_combout\,
	datac => \tL|Data|RegDstMux|output[1]~0_combout\,
	datad => \tL|Data|RegFile|Decoder0~33_combout\,
	combout => \tL|Data|RegFile|Decoder0~34_combout\);

-- Location: FF_X34_Y21_N31
\tL|Data|RegFile|regs[27][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][22]~q\);

-- Location: LCCOMB_X40_Y15_N28
\tL|Data|RegBMux|output[15]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[15]~40_combout\ = (\tL|Control|WideOr3~combout\ & (\tL|Data|InstReg|out15_to_0\(13))) # (!\tL|Control|WideOr3~combout\ & ((\tL|Data|InstReg|out15_to_0\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(13),
	datab => \tL|Data|InstReg|out15_to_0\(15),
	datad => \tL|Control|WideOr3~combout\,
	combout => \tL|Data|RegBMux|output[15]~40_combout\);

-- Location: LCCOMB_X40_Y15_N10
\tL|Data|RegBMux|output[15]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[15]~41_combout\ = (\tL|Control|WideOr2~4_combout\ & (\tL|Data|RegFile|rd_data1\(15) & ((!\tL|Control|WideOr3~combout\)))) # (!\tL|Control|WideOr2~4_combout\ & (((\tL|Data|RegBMux|output[15]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(15),
	datab => \tL|Data|RegBMux|output[15]~40_combout\,
	datac => \tL|Control|WideOr2~4_combout\,
	datad => \tL|Control|WideOr3~combout\,
	combout => \tL|Data|RegBMux|output[15]~41_combout\);

-- Location: LCCOMB_X35_Y15_N8
\tL|Data|ALU|ShiftLeft0~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~67_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegBMux|output[15]~41_combout\)) # (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegBMux|output[17]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(7),
	datac => \tL|Data|RegBMux|output[15]~41_combout\,
	datad => \tL|Data|RegBMux|output[17]~39_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~67_combout\);

-- Location: LCCOMB_X36_Y14_N20
\tL|Data|RegBMux|output[18]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[18]~64_combout\ = (!\tL|Control|curr_state.decode~q\ & (\tL|Data|RegFile|rd_data1\(18) & (!\tL|Control|curr_state.jal_1~q\ & \tL|Control|curr_state.fetch_1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.decode~q\,
	datab => \tL|Data|RegFile|rd_data1\(18),
	datac => \tL|Control|curr_state.jal_1~q\,
	datad => \tL|Control|curr_state.fetch_1~q\,
	combout => \tL|Data|RegBMux|output[18]~64_combout\);

-- Location: LCCOMB_X36_Y14_N22
\tL|Data|RegBMux|output[18]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[18]~34_combout\ = (\tL|Control|WideOr2~4_combout\ & (((\tL|Data|RegBMux|output[18]~64_combout\)))) # (!\tL|Control|WideOr2~4_combout\ & (\tL|Control|curr_state.slti_1~q\ & ((\tL|Data|InstReg|out15_to_0\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.slti_1~q\,
	datab => \tL|Data|RegBMux|output[18]~64_combout\,
	datac => \tL|Control|WideOr2~4_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(15),
	combout => \tL|Data|RegBMux|output[18]~34_combout\);

-- Location: LCCOMB_X41_Y16_N6
\tL|Data|RegBMux|output[16]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[16]~35_combout\ = (\tL|Data|InstReg|out15_to_0\(15) & \tL|Control|curr_state.slti_1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|InstReg|out15_to_0\(15),
	datad => \tL|Control|curr_state.slti_1~q\,
	combout => \tL|Data|RegBMux|output[16]~35_combout\);

-- Location: LCCOMB_X42_Y16_N16
\tL|Data|RegBMux|output[16]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[16]~36_combout\ = (\tL|Control|WideOr2~4_combout\ & (((\tL|Control|WideOr3~combout\)) # (!\tL|Data|RegFile|rd_data1\(16)))) # (!\tL|Control|WideOr2~4_combout\ & (((!\tL|Data|RegBMux|output[16]~35_combout\ & 
-- !\tL|Control|WideOr3~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(16),
	datab => \tL|Data|RegBMux|output[16]~35_combout\,
	datac => \tL|Control|WideOr2~4_combout\,
	datad => \tL|Control|WideOr3~combout\,
	combout => \tL|Data|RegBMux|output[16]~36_combout\);

-- Location: LCCOMB_X42_Y16_N20
\tL|Data|RegBMux|output[16]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[16]~37_combout\ = (\tL|Data|RegBMux|output[16]~36_combout\) # ((\tL|Control|WideOr3~combout\ & !\tL|Data|InstReg|out15_to_0\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr3~combout\,
	datab => \tL|Data|InstReg|out15_to_0\(14),
	datad => \tL|Data|RegBMux|output[16]~36_combout\,
	combout => \tL|Data|RegBMux|output[16]~37_combout\);

-- Location: LCCOMB_X35_Y15_N18
\tL|Data|ALU|ShiftLeft0~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~66_combout\ = (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & ((!\tL|Data|RegBMux|output[16]~37_combout\))) # (!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegBMux|output[18]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datab => \tL|Data|RegBMux|output[18]~34_combout\,
	datac => \tL|Data|RegBMux|output[16]~37_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(7),
	combout => \tL|Data|ALU|ShiftLeft0~66_combout\);

-- Location: LCCOMB_X35_Y15_N22
\tL|Data|ALU|ShiftLeft0~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~68_combout\ = (\tL|Data|ALU|ShiftLeft0~66_combout\) # ((\tL|Data|ALU|ShiftLeft0~67_combout\ & \tL|Data|InstReg|out15_to_0\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|ShiftLeft0~67_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(6),
	datad => \tL|Data|ALU|ShiftLeft0~66_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~68_combout\);

-- Location: LCCOMB_X34_Y13_N30
\tL|Data|ALU|ShiftLeft0~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~70_combout\ = (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegFile|rd_data1\(20)))) # (!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(7),
	datab => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|RegFile|rd_data1\(22),
	datad => \tL|Data|RegFile|rd_data1\(20),
	combout => \tL|Data|ALU|ShiftLeft0~70_combout\);

-- Location: LCCOMB_X34_Y13_N20
\tL|Data|ALU|ShiftLeft0~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~69_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(19))) # (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegFile|rd_data1\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datab => \tL|Data|InstReg|out15_to_0\(7),
	datac => \tL|Data|RegFile|rd_data1\(19),
	datad => \tL|Data|RegFile|rd_data1\(21),
	combout => \tL|Data|ALU|ShiftLeft0~69_combout\);

-- Location: LCCOMB_X34_Y13_N28
\tL|Data|ALU|ShiftLeft0~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~71_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & ((\tL|Data|ALU|ShiftLeft0~70_combout\) # (\tL|Data|ALU|ShiftLeft0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~70_combout\,
	datab => \tL|Data|RegBMux|output[18]~48_combout\,
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~69_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~71_combout\);

-- Location: LCCOMB_X38_Y9_N10
\tL|Data|ALU|ShiftLeft0~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~72_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftLeft0~68_combout\)) # (!\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftLeft0~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|ALU|ShiftLeft0~68_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~71_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~72_combout\);

-- Location: LCCOMB_X42_Y16_N26
\tL|Data|RegBMux|output[14]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[14]~42_combout\ = (\tL|Control|WideOr3~combout\ & (\tL|Data|InstReg|out15_to_0\(12))) # (!\tL|Control|WideOr3~combout\ & ((\tL|Data|InstReg|out15_to_0\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(12),
	datac => \tL|Data|InstReg|out15_to_0\(14),
	datad => \tL|Control|WideOr3~combout\,
	combout => \tL|Data|RegBMux|output[14]~42_combout\);

-- Location: LCCOMB_X42_Y16_N30
\tL|Data|RegBMux|output[14]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[14]~43_combout\ = (\tL|Control|WideOr2~4_combout\ & (((\tL|Data|RegFile|rd_data1\(14) & !\tL|Control|WideOr3~combout\)))) # (!\tL|Control|WideOr2~4_combout\ & (\tL|Data|RegBMux|output[14]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[14]~42_combout\,
	datab => \tL|Data|RegFile|rd_data1\(14),
	datac => \tL|Control|WideOr2~4_combout\,
	datad => \tL|Control|WideOr3~combout\,
	combout => \tL|Data|RegBMux|output[14]~43_combout\);

-- Location: LCCOMB_X35_Y15_N6
\tL|Data|ALU|ShiftLeft0~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~45_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegBMux|output[12]~45_combout\))) # (!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegBMux|output[14]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegBMux|output[14]~43_combout\,
	datac => \tL|Data|RegBMux|output[12]~45_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(7),
	combout => \tL|Data|ALU|ShiftLeft0~45_combout\);

-- Location: LCCOMB_X39_Y9_N18
\tL|Data|ALU|ShiftLeft0~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~62_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegBMux|output[11]~27_combout\)) # (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegBMux|output[13]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(7),
	datac => \tL|Data|RegBMux|output[11]~27_combout\,
	datad => \tL|Data|RegBMux|output[13]~47_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~62_combout\);

-- Location: LCCOMB_X39_Y9_N24
\tL|Data|ALU|ShiftLeft0~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~63_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|ALU|ShiftLeft0~62_combout\))) # (!\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|ALU|ShiftLeft0~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|ALU|ShiftLeft0~45_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~62_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~63_combout\);

-- Location: LCCOMB_X38_Y9_N26
\tL|Data|ALU|ShiftLeft0~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~64_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftLeft0~37_combout\)) # (!\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftLeft0~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~37_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|ALU|ShiftLeft0~63_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~64_combout\);

-- Location: LCCOMB_X38_Y9_N22
\tL|Data|ALU|ShiftLeft0~114\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~114_combout\ = (!\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftLeft0~33_combout\))) # (!\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftLeft0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datab => \tL|Data|ALU|ShiftLeft0~35_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|ALU|ShiftLeft0~33_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~114_combout\);

-- Location: LCCOMB_X46_Y23_N10
\tL|Data|RegFile|Decoder0~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~45_combout\ = (!\tL|Data|RegDstMux|output[4]~3_combout\ & (!\tL|Data|RegDstMux|output[1]~0_combout\ & (\tL|Data|RegFile|Decoder0~50_combout\ & \tL|Data|RegDstMux|output[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegDstMux|output[4]~3_combout\,
	datab => \tL|Data|RegDstMux|output[1]~0_combout\,
	datac => \tL|Data|RegFile|Decoder0~50_combout\,
	datad => \tL|Data|RegDstMux|output[3]~1_combout\,
	combout => \tL|Data|RegFile|Decoder0~45_combout\);

-- Location: FF_X36_Y20_N19
\tL|Data|RegFile|regs[12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][30]~q\);

-- Location: LCCOMB_X39_Y18_N16
\tL|Data|RegFile|Mux33~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux33~19_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|regs[14][30]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[12][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[12][30]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[14][30]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux33~19_combout\);

-- Location: LCCOMB_X42_Y21_N12
\tL|Data|RegFile|Decoder0~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~46_combout\ = (\tL|Data|RegDstMux|output[1]~0_combout\ & (\tL|Data|RegDstMux|output[2]~2_combout\ & \tL|Data|RegFile|Decoder0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegDstMux|output[1]~0_combout\,
	datac => \tL|Data|RegDstMux|output[2]~2_combout\,
	datad => \tL|Data|RegFile|Decoder0~19_combout\,
	combout => \tL|Data|RegFile|Decoder0~46_combout\);

-- Location: FF_X40_Y18_N21
\tL|Data|RegFile|regs[15][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][30]~q\);

-- Location: LCCOMB_X43_Y23_N26
\tL|Data|RegFile|Decoder0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~17_combout\ = (!\tL|Data|RegDstMux|output[1]~0_combout\ & (\tL|Data|RegDstMux|output[3]~1_combout\ & (!\tL|Data|RegDstMux|output[4]~3_combout\ & \tL|Data|RegFile|Decoder0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegDstMux|output[1]~0_combout\,
	datab => \tL|Data|RegDstMux|output[3]~1_combout\,
	datac => \tL|Data|RegDstMux|output[4]~3_combout\,
	datad => \tL|Data|RegFile|Decoder0~16_combout\,
	combout => \tL|Data|RegFile|Decoder0~17_combout\);

-- Location: LCCOMB_X43_Y23_N18
\tL|Data|RegFile|Decoder0~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~52_combout\ = (\tL|Data|RegFile|Decoder0~17_combout\ & ((\tL|Control|curr_state.rtype_2~q\ & (\tL|Data|InstReg|out15_to_0\(13))) # (!\tL|Control|curr_state.rtype_2~q\ & ((\tL|Data|InstReg|out20_to_16\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(13),
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|Decoder0~17_combout\,
	datad => \tL|Control|curr_state.rtype_2~q\,
	combout => \tL|Data|RegFile|Decoder0~52_combout\);

-- Location: FF_X42_Y18_N25
\tL|Data|RegFile|regs[13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][30]~q\);

-- Location: LCCOMB_X42_Y18_N24
\tL|Data|RegFile|Mux33~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux33~20_combout\ = (\tL|Data|RegFile|Mux33~19_combout\ & ((\tL|Data|RegFile|regs[15][30]~q\) # ((!\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|RegFile|Mux33~19_combout\ & (((\tL|Data|RegFile|regs[13][30]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux33~19_combout\,
	datab => \tL|Data|RegFile|regs[15][30]~q\,
	datac => \tL|Data|RegFile|regs[13][30]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux33~20_combout\);

-- Location: FF_X41_Y26_N13
\tL|Data|RegFile|regs[26][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][30]~q\);

-- Location: FF_X44_Y24_N29
\tL|Data|RegFile|regs[22][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][30]~q\);

-- Location: FF_X44_Y24_N31
\tL|Data|RegFile|regs[18][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][30]~q\);

-- Location: LCCOMB_X44_Y24_N30
\tL|Data|RegFile|Mux33~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux33~6_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[22][30]~q\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[18][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|RegFile|regs[22][30]~q\,
	datac => \tL|Data|RegFile|regs[18][30]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux33~6_combout\);

-- Location: FF_X41_Y26_N31
\tL|Data|RegFile|regs[30][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][30]~q\);

-- Location: LCCOMB_X41_Y26_N30
\tL|Data|RegFile|Mux33~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux33~7_combout\ = (\tL|Data|RegFile|Mux33~6_combout\ & (((\tL|Data|RegFile|regs[30][30]~q\) # (!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux33~6_combout\ & (\tL|Data|RegFile|regs[26][30]~q\ & 
-- ((\tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[26][30]~q\,
	datab => \tL|Data|RegFile|Mux33~6_combout\,
	datac => \tL|Data|RegFile|regs[30][30]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux33~7_combout\);

-- Location: FF_X43_Y24_N11
\tL|Data|RegFile|regs[16][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][30]~q\);

-- Location: FF_X43_Y24_N1
\tL|Data|RegFile|regs[24][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][30]~q\);

-- Location: LCCOMB_X43_Y24_N10
\tL|Data|RegFile|Mux33~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux33~8_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|InstReg|out20_to_16\(3))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[24][30]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[16][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[16][30]~q\,
	datad => \tL|Data|RegFile|regs[24][30]~q\,
	combout => \tL|Data|RegFile|Mux33~8_combout\);

-- Location: FF_X43_Y25_N5
\tL|Data|RegFile|regs[28][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][30]~q\);

-- Location: FF_X43_Y25_N3
\tL|Data|RegFile|regs[20][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][30]~q\);

-- Location: LCCOMB_X43_Y25_N4
\tL|Data|RegFile|Mux33~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux33~9_combout\ = (\tL|Data|RegFile|Mux33~8_combout\ & (((\tL|Data|RegFile|regs[28][30]~q\)) # (!\tL|Data|InstReg|out20_to_16\(2)))) # (!\tL|Data|RegFile|Mux33~8_combout\ & (\tL|Data|InstReg|out20_to_16\(2) & 
-- ((\tL|Data|RegFile|regs[20][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux33~8_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[28][30]~q\,
	datad => \tL|Data|RegFile|regs[20][30]~q\,
	combout => \tL|Data|RegFile|Mux33~9_combout\);

-- Location: LCCOMB_X43_Y25_N26
\tL|Data|RegFile|Mux33~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux33~10_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|Mux33~7_combout\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux33~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux33~7_combout\,
	datab => \tL|Data|RegFile|Mux33~9_combout\,
	datac => \tL|Data|InstReg|out20_to_16\(0),
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux33~10_combout\);

-- Location: FF_X43_Y21_N31
\tL|Data|RegFile|regs[29][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][30]~q\);

-- Location: FF_X43_Y21_N5
\tL|Data|RegFile|regs[21][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][30]~q\);

-- Location: FF_X37_Y19_N9
\tL|Data|RegFile|regs[25][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][30]~q\);

-- Location: FF_X37_Y19_N7
\tL|Data|RegFile|regs[17][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][30]~q\);

-- Location: LCCOMB_X37_Y19_N8
\tL|Data|RegFile|Mux33~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux33~4_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|InstReg|out20_to_16\(3))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[25][30]~q\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[17][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[25][30]~q\,
	datad => \tL|Data|RegFile|regs[17][30]~q\,
	combout => \tL|Data|RegFile|Mux33~4_combout\);

-- Location: LCCOMB_X43_Y21_N4
\tL|Data|RegFile|Mux33~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux33~5_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|Mux33~4_combout\ & (\tL|Data|RegFile|regs[29][30]~q\)) # (!\tL|Data|RegFile|Mux33~4_combout\ & ((\tL|Data|RegFile|regs[21][30]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|Mux33~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[29][30]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[21][30]~q\,
	datad => \tL|Data|RegFile|Mux33~4_combout\,
	combout => \tL|Data|RegFile|Mux33~5_combout\);

-- Location: FF_X39_Y20_N23
\tL|Data|RegFile|regs[23][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][30]~q\);

-- Location: LCCOMB_X50_Y19_N16
\tL|Data|RegFile|Decoder0~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~36_combout\ = (\tL|Data|RegDstMux|output[1]~0_combout\ & (!\tL|Data|RegDstMux|output[2]~2_combout\ & (\tL|Data|RegDstMux|output[4]~3_combout\ & \tL|Data|RegFile|Decoder0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegDstMux|output[1]~0_combout\,
	datab => \tL|Data|RegDstMux|output[2]~2_combout\,
	datac => \tL|Data|RegDstMux|output[4]~3_combout\,
	datad => \tL|Data|RegFile|Decoder0~51_combout\,
	combout => \tL|Data|RegFile|Decoder0~36_combout\);

-- Location: FF_X39_Y20_N5
\tL|Data|RegFile|regs[19][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][30]~q\);

-- Location: LCCOMB_X39_Y20_N4
\tL|Data|RegFile|Mux33~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux33~11_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[23][30]~q\) # ((\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|regs[19][30]~q\ & 
-- !\tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[23][30]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[19][30]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux33~11_combout\);

-- Location: LCCOMB_X44_Y17_N28
\tL|Data|RegFile|regs~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs~31_combout\ = (\tL|Control|curr_state.jal_2~q\ & (\tL|Data|PCReg|output[30]~1_combout\)) # (!\tL|Control|curr_state.jal_2~q\ & ((\tL|Data|MemtoRegMux|output[30]~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|PCReg|output[30]~1_combout\,
	datac => \tL|Control|curr_state.jal_2~q\,
	datad => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	combout => \tL|Data|RegFile|regs~31_combout\);

-- Location: LCCOMB_X42_Y22_N26
\tL|Data|RegFile|regs[31][4]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][4]~21_combout\ = (\tL|Control|curr_state.jal_2~q\) # ((\tL|Data|RegFile|Decoder0~33_combout\ & (\tL|Data|RegDstMux|output[1]~0_combout\ & \tL|Data|RegDstMux|output[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.jal_2~q\,
	datab => \tL|Data|RegFile|Decoder0~33_combout\,
	datac => \tL|Data|RegDstMux|output[1]~0_combout\,
	datad => \tL|Data|RegDstMux|output[2]~2_combout\,
	combout => \tL|Data|RegFile|regs[31][4]~21_combout\);

-- Location: FF_X44_Y17_N29
\tL|Data|RegFile|regs[31][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs~31_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][30]~q\);

-- Location: FF_X40_Y19_N31
\tL|Data|RegFile|regs[27][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][30]~q\);

-- Location: LCCOMB_X40_Y19_N30
\tL|Data|RegFile|Mux33~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux33~12_combout\ = (\tL|Data|RegFile|Mux33~11_combout\ & ((\tL|Data|RegFile|regs[31][30]~q\) # ((!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux33~11_combout\ & (((\tL|Data|RegFile|regs[27][30]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux33~11_combout\,
	datab => \tL|Data|RegFile|regs[31][30]~q\,
	datac => \tL|Data|RegFile|regs[27][30]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux33~12_combout\);

-- Location: LCCOMB_X43_Y25_N8
\tL|Data|RegFile|Mux33~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux33~13_combout\ = (\tL|Data|RegFile|Mux33~10_combout\ & (((\tL|Data|RegFile|Mux33~12_combout\) # (!\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|RegFile|Mux33~10_combout\ & (\tL|Data|RegFile|Mux33~5_combout\ & 
-- (\tL|Data|InstReg|out20_to_16\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux33~10_combout\,
	datab => \tL|Data|RegFile|Mux33~5_combout\,
	datac => \tL|Data|InstReg|out20_to_16\(0),
	datad => \tL|Data|RegFile|Mux33~12_combout\,
	combout => \tL|Data|RegFile|Mux33~13_combout\);

-- Location: FF_X46_Y19_N23
\tL|Data|RegFile|regs[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][30]~q\);

-- Location: FF_X46_Y17_N7
\tL|Data|RegFile|regs[6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][30]~q\);

-- Location: FF_X43_Y17_N5
\tL|Data|RegFile|regs[4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][30]~q\);

-- Location: LCCOMB_X43_Y17_N4
\tL|Data|RegFile|Mux33~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux33~14_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[6][30]~q\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|regs[4][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[6][30]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[4][30]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux33~14_combout\);

-- Location: FF_X47_Y17_N25
\tL|Data|RegFile|regs[5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][30]~q\);

-- Location: FF_X47_Y17_N19
\tL|Data|RegFile|regs[7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][30]~q\);

-- Location: LCCOMB_X47_Y17_N18
\tL|Data|RegFile|Mux33~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux33~15_combout\ = (\tL|Data|RegFile|Mux33~14_combout\ & (((\tL|Data|RegFile|regs[7][30]~q\) # (!\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|RegFile|Mux33~14_combout\ & (\tL|Data|RegFile|regs[5][30]~q\ & 
-- ((\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux33~14_combout\,
	datab => \tL|Data|RegFile|regs[5][30]~q\,
	datac => \tL|Data|RegFile|regs[7][30]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux33~15_combout\);

-- Location: LCCOMB_X54_Y20_N16
\tL|Data|RegFile|rd_data1[17]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|rd_data1[17]~2_combout\ = (\tL|Data|InstReg|out20_to_16\(2)) # ((\tL|Data|InstReg|out20_to_16\(0) & \tL|Data|InstReg|out20_to_16\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|InstReg|out20_to_16\(0),
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|rd_data1[17]~2_combout\);

-- Location: LCCOMB_X47_Y19_N28
\tL|Data|RegFile|Mux33~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux33~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & (((\tL|Data|RegFile|Mux33~15_combout\) # (\tL|Data|RegFile|rd_data1[17]~6_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & (\tL|Data|RegFile|regs[1][30]~q\ & 
-- ((!\tL|Data|RegFile|rd_data1[17]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[1][30]~q\,
	datab => \tL|Data|RegFile|Mux33~15_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	combout => \tL|Data|RegFile|Mux33~16_combout\);

-- Location: FF_X46_Y19_N29
\tL|Data|RegFile|regs[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][30]~q\);

-- Location: FF_X45_Y19_N31
\tL|Data|RegFile|regs[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][30]~q\);

-- Location: LCCOMB_X45_Y19_N30
\tL|Data|RegFile|Mux33~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux33~17_combout\ = (\tL|Data|RegFile|Mux33~16_combout\ & ((\tL|Data|RegFile|regs[3][30]~q\) # ((!\tL|Data|RegFile|rd_data1[17]~6_combout\)))) # (!\tL|Data|RegFile|Mux33~16_combout\ & (((\tL|Data|RegFile|regs[2][30]~q\ & 
-- \tL|Data|RegFile|rd_data1[17]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux33~16_combout\,
	datab => \tL|Data|RegFile|regs[3][30]~q\,
	datac => \tL|Data|RegFile|regs[2][30]~q\,
	datad => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	combout => \tL|Data|RegFile|Mux33~17_combout\);

-- Location: LCCOMB_X45_Y18_N28
\tL|Data|RegFile|Mux33~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux33~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~4_combout\ & (((\tL|Data|RegFile|rd_data1[17]~5_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & ((\tL|Data|RegFile|rd_data1[17]~5_combout\ & 
-- (\tL|Data|RegFile|Mux33~13_combout\)) # (!\tL|Data|RegFile|rd_data1[17]~5_combout\ & ((\tL|Data|RegFile|Mux33~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datab => \tL|Data|RegFile|Mux33~13_combout\,
	datac => \tL|Data|RegFile|Mux33~17_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	combout => \tL|Data|RegFile|Mux33~18_combout\);

-- Location: FF_X41_Y18_N7
\tL|Data|RegFile|regs[9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][30]~q\);

-- Location: FF_X41_Y18_N17
\tL|Data|RegFile|regs[8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][30]~q\);

-- Location: LCCOMB_X41_Y18_N6
\tL|Data|RegFile|Mux33~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux33~2_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|InstReg|out20_to_16\(0))) # (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[9][30]~q\)) # (!\tL|Data|InstReg|out20_to_16\(0) 
-- & ((\tL|Data|RegFile|regs[8][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[9][30]~q\,
	datad => \tL|Data|RegFile|regs[8][30]~q\,
	combout => \tL|Data|RegFile|Mux33~2_combout\);

-- Location: FF_X43_Y18_N9
\tL|Data|RegFile|regs[10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][30]~q\);

-- Location: FF_X42_Y18_N19
\tL|Data|RegFile|regs[11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][30]~q\);

-- Location: LCCOMB_X43_Y18_N8
\tL|Data|RegFile|Mux33~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux33~3_combout\ = (\tL|Data|RegFile|Mux33~2_combout\ & (((\tL|Data|RegFile|regs[11][30]~q\)) # (!\tL|Data|InstReg|out20_to_16\(1)))) # (!\tL|Data|RegFile|Mux33~2_combout\ & (\tL|Data|InstReg|out20_to_16\(1) & 
-- (\tL|Data|RegFile|regs[10][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux33~2_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[10][30]~q\,
	datad => \tL|Data|RegFile|regs[11][30]~q\,
	combout => \tL|Data|RegFile|Mux33~3_combout\);

-- Location: LCCOMB_X45_Y18_N26
\tL|Data|RegFile|Mux33~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux33~21_combout\ = (\tL|Data|RegFile|Mux33~18_combout\ & ((\tL|Data|RegFile|Mux33~20_combout\) # ((!\tL|Data|RegFile|rd_data1[17]~4_combout\)))) # (!\tL|Data|RegFile|Mux33~18_combout\ & (((\tL|Data|RegFile|rd_data1[17]~4_combout\ & 
-- \tL|Data|RegFile|Mux33~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux33~20_combout\,
	datab => \tL|Data|RegFile|Mux33~18_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datad => \tL|Data|RegFile|Mux33~3_combout\,
	combout => \tL|Data|RegFile|Mux33~21_combout\);

-- Location: LCCOMB_X39_Y15_N14
\tL|Data|RegFile|Mux33~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux33~22_combout\ = (\tL|Data|RegFile|Mux33~21_combout\ & ((\tL|Data|InstReg|out20_to_16\(0)) # ((\tL|Data|InstReg|out20_to_16\(2)) # (\tL|Data|RegFile|rd_data1[17]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux33~21_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|InstReg|out20_to_16\(2),
	datad => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	combout => \tL|Data|RegFile|Mux33~22_combout\);

-- Location: FF_X39_Y15_N15
\tL|Data|RegFile|rd_data1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux33~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(30));

-- Location: LCCOMB_X36_Y10_N2
\tL|Data|ALU|ShiftRight1~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~57_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|RegFile|rd_data1\(31)))) # (!\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|RegFile|rd_data1\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(30),
	datac => \tL|Data|InstReg|out15_to_0\(6),
	datad => \tL|Data|RegFile|rd_data1\(31),
	combout => \tL|Data|ALU|ShiftRight1~57_combout\);

-- Location: LCCOMB_X36_Y10_N4
\tL|Data|ALU|ShiftRight1~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~58_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|ALU|ShiftRight1~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|Equal2~2_combout\,
	datac => \tL|Data|RegBMux|output[18]~48_combout\,
	datad => \tL|Data|ALU|ShiftRight1~57_combout\,
	combout => \tL|Data|ALU|ShiftRight1~58_combout\);

-- Location: LCCOMB_X35_Y9_N6
\tL|Data|ALU|ShiftRight1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~20_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegFile|rd_data1\(25)))) # (!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(23),
	datac => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|RegFile|rd_data1\(25),
	combout => \tL|Data|ALU|ShiftRight1~20_combout\);

-- Location: LCCOMB_X35_Y9_N18
\tL|Data|ALU|ShiftRight1~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~50_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|ALU|ShiftRight1~20_combout\))) # (!\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|ALU|ShiftRight1~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|ALU|ShiftRight1~40_combout\,
	datad => \tL|Data|ALU|ShiftRight1~20_combout\,
	combout => \tL|Data|ALU|ShiftRight1~50_combout\);

-- Location: FF_X40_Y16_N15
\tL|Data|MemDataReg|output[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[28]~39_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(28));

-- Location: LCCOMB_X43_Y16_N24
\tL|Data|ALU|Mux3~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux3~4_combout\ = (\tL|Data|InstReg|out15_to_0\(10) & !\tL|Data|ALU|Mux21~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(10),
	datad => \tL|Data|ALU|Mux21~19_combout\,
	combout => \tL|Data|ALU|Mux3~4_combout\);

-- Location: LCCOMB_X35_Y11_N6
\tL|Data|ALU|ShiftLeft0~120\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~120_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & (!\tL|Data|RegBMux|output[0]~50_combout\ & (!\tL|Data|InstReg|out15_to_0\(7) & !\tL|Data|InstReg|out15_to_0\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(8),
	datab => \tL|Data|RegBMux|output[0]~50_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|InstReg|out15_to_0\(6),
	combout => \tL|Data|ALU|ShiftLeft0~120_combout\);

-- Location: LCCOMB_X35_Y11_N28
\tL|Data|ALU|ShiftLeft0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~18_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|InstReg|out15_to_0\(6) & ((!\tL|Data|RegBMux|output[1]~49_combout\))) # (!\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|RegBMux|output[2]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(7),
	datab => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|RegBMux|output[2]~31_combout\,
	datad => \tL|Data|RegBMux|output[1]~49_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~18_combout\);

-- Location: LCCOMB_X35_Y11_N18
\tL|Data|ALU|ShiftLeft0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~17_combout\ = (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|RegBMux|output[3]~33_combout\)) # (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|RegBMux|output[4]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[3]~33_combout\,
	datab => \tL|Data|RegBMux|output[4]~13_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|InstReg|out15_to_0\(6),
	combout => \tL|Data|ALU|ShiftLeft0~17_combout\);

-- Location: LCCOMB_X35_Y11_N30
\tL|Data|ALU|ShiftLeft0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~19_combout\ = (\tL|Data|ALU|ShiftLeft0~120_combout\) # ((!\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftLeft0~18_combout\) # (\tL|Data|ALU|ShiftLeft0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~120_combout\,
	datab => \tL|Data|ALU|ShiftLeft0~18_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|ALU|ShiftLeft0~17_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~19_combout\);

-- Location: LCCOMB_X40_Y9_N6
\tL|Data|ALU|ShiftLeft0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~22_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegBMux|output[10]~23_combout\))) # (!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegBMux|output[12]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(7),
	datac => \tL|Data|RegBMux|output[12]~45_combout\,
	datad => \tL|Data|RegBMux|output[10]~23_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~22_combout\);

-- Location: LCCOMB_X39_Y9_N30
\tL|Data|ALU|ShiftLeft0~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~23_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|ALU|ShiftLeft0~10_combout\)) # (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|ALU|ShiftLeft0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|ALU|ShiftLeft0~10_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~22_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~23_combout\);

-- Location: LCCOMB_X35_Y11_N22
\tL|Data|ALU|ShiftLeft0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~21_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|ALU|ShiftLeft0~7_combout\))) # (!\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|ALU|ShiftLeft0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|ALU|ShiftLeft0~20_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~7_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~21_combout\);

-- Location: LCCOMB_X35_Y12_N28
\tL|Data|ALU|ShiftLeft0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~24_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftLeft0~21_combout\))) # (!\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftLeft0~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|ALU|ShiftLeft0~23_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~21_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~24_combout\);

-- Location: LCCOMB_X35_Y12_N4
\tL|Data|ALU|ShiftLeft0~108\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~108_combout\ = (\tL|Data|InstReg|out15_to_0\(9) & (\tL|Data|ALU|ShiftLeft0~19_combout\)) # (!\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|ALU|ShiftLeft0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~19_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(9),
	datad => \tL|Data|ALU|ShiftLeft0~24_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~108_combout\);

-- Location: LCCOMB_X46_Y15_N4
\tL|Data|PCReg|output[28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[28]~feeder_combout\ = \tL|Data|PCReg|output[28]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|PCReg|output[28]~3_combout\,
	combout => \tL|Data|PCReg|output[28]~feeder_combout\);

-- Location: FF_X42_Y15_N5
\tL|Data|ALUOut|output[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[28]~3_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(28));

-- Location: FF_X42_Y15_N17
\tL|Data|ScuffedOut|output[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|ALUOut|output\(28),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(28));

-- Location: FF_X46_Y15_N5
\tL|Data|PCReg|output[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[28]~feeder_combout\,
	asdata => \tL|Data|ScuffedOut|output\(28),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Data|PCSourceMux|Equal1~0_combout\,
	ena => \tL|Data|PCReg|output[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(28));

-- Location: FF_X38_Y20_N11
\tL|Data|RegFile|regs[17][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][28]~q\);

-- Location: FF_X38_Y20_N25
\tL|Data|RegFile|regs[25][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][28]~q\);

-- Location: LCCOMB_X38_Y20_N10
\tL|Data|RegFile|Mux3~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux3~4_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2)) # ((\tL|Data|RegFile|regs[25][28]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(3) & (!\tL|Data|InstReg|out25_to_21\(2) & 
-- (\tL|Data|RegFile|regs[17][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[17][28]~q\,
	datad => \tL|Data|RegFile|regs[25][28]~q\,
	combout => \tL|Data|RegFile|Mux3~4_combout\);

-- Location: FF_X38_Y19_N19
\tL|Data|RegFile|regs[29][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][28]~q\);

-- Location: FF_X38_Y19_N29
\tL|Data|RegFile|regs[21][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][28]~q\);

-- Location: LCCOMB_X38_Y19_N18
\tL|Data|RegFile|Mux3~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux3~5_combout\ = (\tL|Data|RegFile|Mux3~4_combout\ & (((\tL|Data|RegFile|regs[29][28]~q\)) # (!\tL|Data|InstReg|out25_to_21\(2)))) # (!\tL|Data|RegFile|Mux3~4_combout\ & (\tL|Data|InstReg|out25_to_21\(2) & 
-- ((\tL|Data|RegFile|regs[21][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux3~4_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[29][28]~q\,
	datad => \tL|Data|RegFile|regs[21][28]~q\,
	combout => \tL|Data|RegFile|Mux3~5_combout\);

-- Location: FF_X39_Y21_N13
\tL|Data|RegFile|regs[28][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][28]~q\);

-- Location: FF_X39_Y21_N15
\tL|Data|RegFile|regs[20][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][28]~q\);

-- Location: FF_X38_Y21_N9
\tL|Data|RegFile|regs[24][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][28]~q\);

-- Location: FF_X38_Y21_N31
\tL|Data|RegFile|regs[16][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][28]~q\);

-- Location: LCCOMB_X38_Y21_N8
\tL|Data|RegFile|Mux3~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux3~6_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2)) # ((\tL|Data|RegFile|regs[24][28]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(3) & (!\tL|Data|InstReg|out25_to_21\(2) & 
-- ((\tL|Data|RegFile|regs[16][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[24][28]~q\,
	datad => \tL|Data|RegFile|regs[16][28]~q\,
	combout => \tL|Data|RegFile|Mux3~6_combout\);

-- Location: LCCOMB_X39_Y21_N14
\tL|Data|RegFile|Mux3~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux3~7_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux3~6_combout\ & (\tL|Data|RegFile|regs[28][28]~q\)) # (!\tL|Data|RegFile|Mux3~6_combout\ & ((\tL|Data|RegFile|regs[20][28]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[28][28]~q\,
	datac => \tL|Data|RegFile|regs[20][28]~q\,
	datad => \tL|Data|RegFile|Mux3~6_combout\,
	combout => \tL|Data|RegFile|Mux3~7_combout\);

-- Location: LCCOMB_X38_Y22_N22
\tL|Data|RegFile|Mux3~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux3~8_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux3~5_combout\) # ((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux3~7_combout\ & 
-- !\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux3~5_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|Mux3~7_combout\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux3~8_combout\);

-- Location: FF_X42_Y23_N23
\tL|Data|RegFile|regs[18][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][28]~q\);

-- Location: FF_X42_Y23_N9
\tL|Data|RegFile|regs[22][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][28]~q\);

-- Location: LCCOMB_X42_Y23_N8
\tL|Data|RegFile|Mux3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux3~2_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[22][28]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[18][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[18][28]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[22][28]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux3~2_combout\);

-- Location: FF_X45_Y23_N15
\tL|Data|RegFile|regs[30][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][28]~q\);

-- Location: FF_X45_Y23_N29
\tL|Data|RegFile|regs[26][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][28]~q\);

-- Location: LCCOMB_X45_Y23_N28
\tL|Data|RegFile|Mux3~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux3~3_combout\ = (\tL|Data|RegFile|Mux3~2_combout\ & ((\tL|Data|RegFile|regs[30][28]~q\) # ((!\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|RegFile|Mux3~2_combout\ & (((\tL|Data|RegFile|regs[26][28]~q\ & 
-- \tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux3~2_combout\,
	datab => \tL|Data|RegFile|regs[30][28]~q\,
	datac => \tL|Data|RegFile|regs[26][28]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux3~3_combout\);

-- Location: FF_X40_Y19_N3
\tL|Data|RegFile|regs[27][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][28]~q\);

-- Location: LCCOMB_X41_Y19_N14
\tL|Data|RegFile|regs~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs~29_combout\ = (\tL|Control|curr_state.jal_2~q\ & ((\tL|Data|PCReg|output[28]~3_combout\))) # (!\tL|Control|curr_state.jal_2~q\ & (\tL|Data|MemtoRegMux|output[28]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.jal_2~q\,
	datac => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	datad => \tL|Data|PCReg|output[28]~3_combout\,
	combout => \tL|Data|RegFile|regs~29_combout\);

-- Location: FF_X41_Y19_N15
\tL|Data|RegFile|regs[31][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs~29_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][28]~q\);

-- Location: FF_X40_Y19_N17
\tL|Data|RegFile|regs[19][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][28]~q\);

-- Location: FF_X45_Y21_N3
\tL|Data|RegFile|regs[23][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][28]~q\);

-- Location: LCCOMB_X45_Y21_N2
\tL|Data|RegFile|Mux3~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux3~9_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[23][28]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[19][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[19][28]~q\,
	datac => \tL|Data|RegFile|regs[23][28]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux3~9_combout\);

-- Location: LCCOMB_X40_Y19_N6
\tL|Data|RegFile|Mux3~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux3~10_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|Mux3~9_combout\ & ((\tL|Data|RegFile|regs[31][28]~q\))) # (!\tL|Data|RegFile|Mux3~9_combout\ & (\tL|Data|RegFile|regs[27][28]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|Mux3~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[27][28]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[31][28]~q\,
	datad => \tL|Data|RegFile|Mux3~9_combout\,
	combout => \tL|Data|RegFile|Mux3~10_combout\);

-- Location: LCCOMB_X37_Y22_N30
\tL|Data|RegFile|Mux3~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux3~11_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux3~8_combout\ & ((\tL|Data|RegFile|Mux3~10_combout\))) # (!\tL|Data|RegFile|Mux3~8_combout\ & (\tL|Data|RegFile|Mux3~3_combout\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|Mux3~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|Mux3~8_combout\,
	datac => \tL|Data|RegFile|Mux3~3_combout\,
	datad => \tL|Data|RegFile|Mux3~10_combout\,
	combout => \tL|Data|RegFile|Mux3~11_combout\);

-- Location: FF_X49_Y20_N3
\tL|Data|RegFile|regs[7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][28]~q\);

-- Location: FF_X49_Y20_N23
\tL|Data|RegFile|regs[6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][28]~q\);

-- Location: FF_X47_Y20_N29
\tL|Data|RegFile|regs[4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][28]~q\);

-- Location: FF_X50_Y20_N25
\tL|Data|RegFile|regs[5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][28]~q\);

-- Location: LCCOMB_X50_Y20_N24
\tL|Data|RegFile|Mux3~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux3~14_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|regs[5][28]~q\) # (\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|regs[4][28]~q\ & 
-- ((!\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[4][28]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[5][28]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux3~14_combout\);

-- Location: LCCOMB_X49_Y20_N22
\tL|Data|RegFile|Mux3~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux3~15_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux3~14_combout\ & (\tL|Data|RegFile|regs[7][28]~q\)) # (!\tL|Data|RegFile|Mux3~14_combout\ & ((\tL|Data|RegFile|regs[6][28]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|regs[7][28]~q\,
	datac => \tL|Data|RegFile|regs[6][28]~q\,
	datad => \tL|Data|RegFile|Mux3~14_combout\,
	combout => \tL|Data|RegFile|Mux3~15_combout\);

-- Location: FF_X46_Y19_N15
\tL|Data|RegFile|regs[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][28]~q\);

-- Location: FF_X52_Y19_N1
\tL|Data|RegFile|regs[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][28]~q\);

-- Location: FF_X52_Y19_N11
\tL|Data|RegFile|regs[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][28]~q\);

-- Location: LCCOMB_X52_Y19_N10
\tL|Data|RegFile|Mux3~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux3~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|regs[2][28]~q\) # ((\tL|Data|RegFile|rd_data0[8]~4_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & (((\tL|Data|RegFile|regs[1][28]~q\ & 
-- !\tL|Data|RegFile|rd_data0[8]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datab => \tL|Data|RegFile|regs[2][28]~q\,
	datac => \tL|Data|RegFile|regs[1][28]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	combout => \tL|Data|RegFile|Mux3~16_combout\);

-- Location: LCCOMB_X46_Y19_N14
\tL|Data|RegFile|Mux3~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux3~17_combout\ = (\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|Mux3~16_combout\ & ((\tL|Data|RegFile|regs[3][28]~q\))) # (!\tL|Data|RegFile|Mux3~16_combout\ & (\tL|Data|RegFile|Mux3~15_combout\)))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & (((\tL|Data|RegFile|Mux3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux3~15_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	datac => \tL|Data|RegFile|regs[3][28]~q\,
	datad => \tL|Data|RegFile|Mux3~16_combout\,
	combout => \tL|Data|RegFile|Mux3~17_combout\);

-- Location: FF_X36_Y18_N17
\tL|Data|RegFile|regs[9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][28]~q\);

-- Location: FF_X37_Y22_N25
\tL|Data|RegFile|regs[11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][28]~q\);

-- Location: FF_X36_Y18_N11
\tL|Data|RegFile|regs[10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][28]~q\);

-- Location: LCCOMB_X37_Y22_N18
\tL|Data|RegFile|Mux3~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux3~12_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|regs[10][28]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[8][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[10][28]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[8][28]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux3~12_combout\);

-- Location: LCCOMB_X37_Y22_N24
\tL|Data|RegFile|Mux3~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux3~13_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux3~12_combout\ & ((\tL|Data|RegFile|regs[11][28]~q\))) # (!\tL|Data|RegFile|Mux3~12_combout\ & (\tL|Data|RegFile|regs[9][28]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[9][28]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[11][28]~q\,
	datad => \tL|Data|RegFile|Mux3~12_combout\,
	combout => \tL|Data|RegFile|Mux3~13_combout\);

-- Location: LCCOMB_X37_Y22_N8
\tL|Data|RegFile|Mux3~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux3~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~3_combout\ & (((\tL|Data|RegFile|rd_data0[8]~2_combout\) # (\tL|Data|RegFile|Mux3~13_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & (\tL|Data|RegFile|Mux3~17_combout\ & 
-- (!\tL|Data|RegFile|rd_data0[8]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux3~17_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datac => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datad => \tL|Data|RegFile|Mux3~13_combout\,
	combout => \tL|Data|RegFile|Mux3~18_combout\);

-- Location: FF_X41_Y19_N31
\tL|Data|RegFile|regs[15][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][28]~q\);

-- Location: LCCOMB_X46_Y23_N24
\tL|Data|RegFile|Decoder0~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~44_combout\ = (!\tL|Data|RegDstMux|output[4]~3_combout\ & (\tL|Data|RegDstMux|output[1]~0_combout\ & (\tL|Data|RegFile|Decoder0~50_combout\ & \tL|Data|RegDstMux|output[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegDstMux|output[4]~3_combout\,
	datab => \tL|Data|RegDstMux|output[1]~0_combout\,
	datac => \tL|Data|RegFile|Decoder0~50_combout\,
	datad => \tL|Data|RegDstMux|output[3]~1_combout\,
	combout => \tL|Data|RegFile|Decoder0~44_combout\);

-- Location: FF_X38_Y22_N25
\tL|Data|RegFile|regs[14][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][28]~q\);

-- Location: FF_X38_Y22_N27
\tL|Data|RegFile|regs[13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][28]~q\);

-- Location: FF_X39_Y22_N11
\tL|Data|RegFile|regs[12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][28]~q\);

-- Location: LCCOMB_X39_Y22_N10
\tL|Data|RegFile|Mux3~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux3~19_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|regs[13][28]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[12][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[13][28]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[12][28]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux3~19_combout\);

-- Location: LCCOMB_X38_Y22_N16
\tL|Data|RegFile|Mux3~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux3~20_combout\ = (\tL|Data|RegFile|Mux3~19_combout\ & ((\tL|Data|RegFile|regs[15][28]~q\) # ((!\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|RegFile|Mux3~19_combout\ & (((\tL|Data|RegFile|regs[14][28]~q\ & 
-- \tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[15][28]~q\,
	datab => \tL|Data|RegFile|regs[14][28]~q\,
	datac => \tL|Data|RegFile|Mux3~19_combout\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux3~20_combout\);

-- Location: LCCOMB_X37_Y22_N26
\tL|Data|RegFile|Mux3~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux3~21_combout\ = (\tL|Data|RegFile|Mux3~18_combout\ & (((\tL|Data|RegFile|Mux3~20_combout\) # (!\tL|Data|RegFile|rd_data0[8]~2_combout\)))) # (!\tL|Data|RegFile|Mux3~18_combout\ & (\tL|Data|RegFile|Mux3~11_combout\ & 
-- (\tL|Data|RegFile|rd_data0[8]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux3~11_combout\,
	datab => \tL|Data|RegFile|Mux3~18_combout\,
	datac => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datad => \tL|Data|RegFile|Mux3~20_combout\,
	combout => \tL|Data|RegFile|Mux3~21_combout\);

-- Location: LCCOMB_X42_Y15_N18
\tL|Data|RegFile|Mux3~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux3~22_combout\ = (\tL|Data|RegFile|Mux3~21_combout\ & ((\tL|Data|RegFile|rd_data0[8]~6_combout\) # ((\tL|Data|InstReg|out25_to_21\(0)) # (\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|InstReg|out25_to_21\(2),
	datad => \tL|Data|RegFile|Mux3~21_combout\,
	combout => \tL|Data|RegFile|Mux3~22_combout\);

-- Location: FF_X42_Y15_N19
\tL|Data|RegFile|rd_data0[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux3~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(28));

-- Location: LCCOMB_X42_Y15_N14
\tL|Data|RegAMux|output[28]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[28]~17_combout\ = (\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(28))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output\(28),
	datac => \tL|Control|WideOr8~combout\,
	datad => \tL|Data|RegFile|rd_data0\(28),
	combout => \tL|Data|RegAMux|output[28]~17_combout\);

-- Location: LCCOMB_X44_Y16_N8
\tL|Data|ALU|Equal0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~12_combout\ = \tL|Data|RegAMux|output[28]~17_combout\ $ (((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|RegFile|rd_data1\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[28]~17_combout\,
	datab => \tL|Data|RegBMux|Equal2~2_combout\,
	datac => \tL|Data|RegFile|rd_data1\(28),
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|ALU|Equal0~12_combout\);

-- Location: LCCOMB_X35_Y10_N10
\tL|Data|ALU|ShiftRight0~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~28_combout\ = (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegFile|rd_data1\(30)))) # (!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(28),
	datab => \tL|Data|RegFile|rd_data1\(30),
	datac => \tL|Data|InstReg|out15_to_0\(6),
	datad => \tL|Data|InstReg|out15_to_0\(7),
	combout => \tL|Data|ALU|ShiftRight0~28_combout\);

-- Location: LCCOMB_X39_Y9_N10
\tL|Data|ALU|ShiftLeft0~91\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~91_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|ALU|ShiftLeft0~22_combout\))) # (!\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|ALU|ShiftLeft0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|ShiftLeft0~62_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(6),
	datad => \tL|Data|ALU|ShiftLeft0~22_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~91_combout\);

-- Location: LCCOMB_X38_Y16_N20
\tL|Data|ALU|ShiftLeft0~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~92_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftLeft0~40_combout\))) # (!\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftLeft0~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|ALU|ShiftLeft0~91_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~40_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~92_combout\);

-- Location: LCCOMB_X43_Y16_N18
\tL|Data|ALU|ShiftLeft0~93\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~93_combout\ = (\tL|Data|InstReg|out15_to_0\(9) & (\tL|Data|ALU|ShiftLeft0~31_combout\)) # (!\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|ALU|ShiftLeft0~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datac => \tL|Data|ALU|ShiftLeft0~31_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~92_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~93_combout\);

-- Location: LCCOMB_X34_Y9_N10
\tL|Data|ALU|ShiftRight1~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~25_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|RegFile|rd_data1\(30))) # (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|RegFile|rd_data1\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegFile|rd_data1\(30),
	datac => \tL|Data|InstReg|out15_to_0\(6),
	datad => \tL|Data|RegFile|rd_data1\(29),
	combout => \tL|Data|ALU|ShiftRight1~25_combout\);

-- Location: LCCOMB_X43_Y9_N4
\tL|Data|ALU|ShiftRight0~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~57_combout\ = (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|ALU|ShiftRight1~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[18]~48_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(7),
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|ALU|ShiftRight1~25_combout\,
	combout => \tL|Data|ALU|ShiftRight0~57_combout\);

-- Location: LCCOMB_X43_Y12_N30
\tL|Data|ALU|ShiftRight0~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~58_combout\ = (\tL|Data|ALU|ShiftRight0~57_combout\) # ((\tL|Data|RegBMux|output[31]~51_combout\ & (!\tL|Data|InstReg|out15_to_0\(6) & \tL|Data|InstReg|out15_to_0\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~57_combout\,
	datab => \tL|Data|RegBMux|output[31]~51_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(6),
	datad => \tL|Data|InstReg|out15_to_0\(7),
	combout => \tL|Data|ALU|ShiftRight0~58_combout\);

-- Location: LCCOMB_X37_Y15_N6
\tL|Data|ALU|Mux2~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux2~17_combout\ = (!\tL|Data|InstReg|out15_to_0\(9) & (!\tL|Data|InstReg|out15_to_0\(8) & (!\tL|Data|InstReg|out15_to_0\(10) & \tL|Data|ALU|ShiftRight0~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datab => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|InstReg|out15_to_0\(10),
	datad => \tL|Data|ALU|ShiftRight0~58_combout\,
	combout => \tL|Data|ALU|Mux2~17_combout\);

-- Location: LCCOMB_X38_Y11_N22
\tL|Data|ALU|Mux3~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux3~3_combout\ = ((\tL|Data|ALU|Mux21~7_combout\ & \tL|Data|ALUCtrl|Mux14~2_combout\)) # (!\tL|Data|ALU|Mux21~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~7_combout\,
	datab => \tL|Data|ALUCtrl|Mux14~2_combout\,
	datad => \tL|Data|ALU|Mux21~19_combout\,
	combout => \tL|Data|ALU|Mux3~3_combout\);

-- Location: LCCOMB_X35_Y9_N14
\tL|Data|ALU|ShiftLeft0~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~81_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(22))) # (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegFile|rd_data1\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(7),
	datab => \tL|Data|RegFile|rd_data1\(22),
	datac => \tL|Data|RegFile|rd_data1\(24),
	datad => \tL|Data|InstReg|out15_to_0\(6),
	combout => \tL|Data|ALU|ShiftLeft0~81_combout\);

-- Location: LCCOMB_X35_Y9_N16
\tL|Data|ALU|ShiftLeft0~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~82_combout\ = (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(23))) # (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegFile|rd_data1\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(23),
	datab => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|RegFile|rd_data1\(25),
	combout => \tL|Data|ALU|ShiftLeft0~82_combout\);

-- Location: LCCOMB_X36_Y9_N4
\tL|Data|ALU|ShiftLeft0~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~83_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & ((\tL|Data|ALU|ShiftLeft0~81_combout\) # (\tL|Data|ALU|ShiftLeft0~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~81_combout\,
	datab => \tL|Data|ALU|ShiftLeft0~82_combout\,
	datac => \tL|Data|RegBMux|output[18]~48_combout\,
	datad => \tL|Data|RegBMux|Equal2~2_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~83_combout\);

-- Location: LCCOMB_X34_Y13_N26
\tL|Data|ALU|ShiftLeft0~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~86_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegFile|rd_data1\(18)))) # (!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(7),
	datab => \tL|Data|RegFile|rd_data1\(20),
	datac => \tL|Data|RegFile|rd_data1\(18),
	datad => \tL|Data|InstReg|out15_to_0\(6),
	combout => \tL|Data|ALU|ShiftLeft0~86_combout\);

-- Location: LCCOMB_X34_Y13_N16
\tL|Data|ALU|ShiftLeft0~87\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~87_combout\ = (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(19))) # (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegFile|rd_data1\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(7),
	datab => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|RegFile|rd_data1\(19),
	datad => \tL|Data|RegFile|rd_data1\(21),
	combout => \tL|Data|ALU|ShiftLeft0~87_combout\);

-- Location: LCCOMB_X34_Y13_N18
\tL|Data|ALU|ShiftLeft0~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~88_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & ((\tL|Data|ALU|ShiftLeft0~86_combout\) # (\tL|Data|ALU|ShiftLeft0~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~86_combout\,
	datab => \tL|Data|RegBMux|output[18]~48_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~87_combout\,
	datad => \tL|Data|RegBMux|Equal2~2_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~88_combout\);

-- Location: LCCOMB_X35_Y15_N16
\tL|Data|ALU|ShiftLeft0~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~84_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegBMux|output[14]~43_combout\)) # (!\tL|Data|InstReg|out15_to_0\(7) & ((!\tL|Data|RegBMux|output[16]~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datab => \tL|Data|RegBMux|output[14]~43_combout\,
	datac => \tL|Data|RegBMux|output[16]~37_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(7),
	combout => \tL|Data|ALU|ShiftLeft0~84_combout\);

-- Location: LCCOMB_X35_Y15_N2
\tL|Data|ALU|ShiftLeft0~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~85_combout\ = (\tL|Data|ALU|ShiftLeft0~84_combout\) # ((!\tL|Data|InstReg|out15_to_0\(6) & \tL|Data|ALU|ShiftLeft0~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|ALU|ShiftLeft0~67_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~84_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~85_combout\);

-- Location: LCCOMB_X38_Y16_N18
\tL|Data|ALU|ShiftLeft0~89\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~89_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftLeft0~85_combout\))) # (!\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftLeft0~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~88_combout\,
	datab => \tL|Data|ALU|ShiftLeft0~85_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(8),
	combout => \tL|Data|ALU|ShiftLeft0~89_combout\);

-- Location: LCCOMB_X43_Y12_N26
\tL|Data|ALU|ShiftRight0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~12_combout\ = (!\tL|Data|InstReg|out15_to_0\(6) & !\tL|Data|InstReg|out15_to_0\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|InstReg|out15_to_0\(6),
	datad => \tL|Data|InstReg|out15_to_0\(7),
	combout => \tL|Data|ALU|ShiftRight0~12_combout\);

-- Location: LCCOMB_X34_Y9_N4
\tL|Data|ALU|ShiftRight1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~24_combout\ = (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|RegFile|rd_data1\(28)))) # (!\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|RegFile|rd_data1\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datab => \tL|Data|RegFile|rd_data1\(27),
	datac => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|RegFile|rd_data1\(28),
	combout => \tL|Data|ALU|ShiftRight1~24_combout\);

-- Location: LCCOMB_X37_Y9_N12
\tL|Data|ALU|ShiftRight1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~26_combout\ = (\tL|Data|ALU|ShiftRight1~24_combout\) # ((\tL|Data|InstReg|out15_to_0\(7) & \tL|Data|ALU|ShiftRight1~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(7),
	datac => \tL|Data|ALU|ShiftRight1~25_combout\,
	datad => \tL|Data|ALU|ShiftRight1~24_combout\,
	combout => \tL|Data|ALU|ShiftRight1~26_combout\);

-- Location: LCCOMB_X43_Y12_N10
\tL|Data|ALU|ShiftRight0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~11_combout\ = (!\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|ALU|ShiftRight1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|Equal2~2_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|RegBMux|output[18]~48_combout\,
	datad => \tL|Data|ALU|ShiftRight1~26_combout\,
	combout => \tL|Data|ALU|ShiftRight0~11_combout\);

-- Location: LCCOMB_X43_Y12_N24
\tL|Data|ALU|ShiftRight0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~13_combout\ = (\tL|Data|ALU|ShiftRight0~11_combout\) # ((\tL|Data|ALU|ShiftRight0~12_combout\ & (\tL|Data|InstReg|out15_to_0\(8) & \tL|Data|RegBMux|output[31]~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~12_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|RegBMux|output[31]~51_combout\,
	datad => \tL|Data|ALU|ShiftRight0~11_combout\,
	combout => \tL|Data|ALU|ShiftRight0~13_combout\);

-- Location: LCCOMB_X42_Y8_N16
\tL|Data|ALU|Mux4~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux4~15_combout\ = (!\tL|Data|InstReg|out15_to_0\(10) & (!\tL|Data|InstReg|out15_to_0\(9) & \tL|Data|ALU|ShiftRight0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(10),
	datac => \tL|Data|InstReg|out15_to_0\(9),
	datad => \tL|Data|ALU|ShiftRight0~13_combout\,
	combout => \tL|Data|ALU|Mux4~15_combout\);

-- Location: LCCOMB_X35_Y12_N26
\tL|Data|ALU|Mux6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux6~2_combout\ = (\tL|Data|InstReg|out15_to_0\(10)) # ((\tL|Data|InstReg|out15_to_0\(8) & !\tL|Data|InstReg|out15_to_0\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(10),
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|InstReg|out15_to_0\(9),
	combout => \tL|Data|ALU|Mux6~2_combout\);

-- Location: LCCOMB_X36_Y11_N28
\tL|Data|ALU|ShiftLeft0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~15_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|ALU|ShiftLeft0~13_combout\)) # (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|ALU|ShiftLeft0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(7),
	datac => \tL|Data|ALU|ShiftLeft0~13_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~14_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~15_combout\);

-- Location: LCCOMB_X35_Y8_N22
\tL|Data|ALU|ShiftLeft0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~16_combout\ = (\tL|Data|InstReg|out15_to_0\(9) & (!\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftLeft0~15_combout\)))) # (!\tL|Data|InstReg|out15_to_0\(9) & (((\tL|Data|ALU|ShiftLeft0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(8),
	datab => \tL|Data|InstReg|out15_to_0\(9),
	datac => \tL|Data|ALU|ShiftLeft0~12_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~15_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~16_combout\);

-- Location: LCCOMB_X34_Y9_N18
\tL|Data|ALU|ShiftLeft0~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~58_combout\ = (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(25))) # (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegFile|rd_data1\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datab => \tL|Data|RegFile|rd_data1\(25),
	datac => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|RegFile|rd_data1\(27),
	combout => \tL|Data|ALU|ShiftLeft0~58_combout\);

-- Location: LCCOMB_X35_Y9_N28
\tL|Data|ALU|ShiftLeft0~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~59_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegFile|rd_data1\(24)))) # (!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegFile|rd_data1\(26),
	datac => \tL|Data|RegFile|rd_data1\(24),
	datad => \tL|Data|InstReg|out15_to_0\(7),
	combout => \tL|Data|ALU|ShiftLeft0~59_combout\);

-- Location: LCCOMB_X34_Y9_N12
\tL|Data|ALU|ShiftLeft0~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~60_combout\ = (\tL|Data|ALU|ShiftLeft0~58_combout\) # ((\tL|Data|InstReg|out15_to_0\(6) & \tL|Data|ALU|ShiftLeft0~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|ShiftLeft0~58_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(6),
	datad => \tL|Data|ALU|ShiftLeft0~59_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~60_combout\);

-- Location: LCCOMB_X34_Y9_N30
\tL|Data|ALU|ShiftLeft0~109\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~109_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|ALU|ShiftLeft0~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegBMux|Equal2~2_combout\,
	datac => \tL|Data|RegBMux|output[18]~48_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~60_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~109_combout\);

-- Location: LCCOMB_X35_Y8_N2
\tL|Data|ALU|Mux4~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux4~10_combout\ = (\tL|Data|ALU|Mux6~2_combout\ & (((!\tL|Data|ALU|ShiftLeft0~28_combout\)))) # (!\tL|Data|ALU|Mux6~2_combout\ & ((\tL|Data|ALU|ShiftLeft0~28_combout\ & (\tL|Data|ALU|ShiftLeft0~109_combout\)) # 
-- (!\tL|Data|ALU|ShiftLeft0~28_combout\ & ((\tL|Data|ALU|ShiftLeft0~95_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~109_combout\,
	datab => \tL|Data|ALU|Mux6~2_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~28_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~95_combout\,
	combout => \tL|Data|ALU|Mux4~10_combout\);

-- Location: LCCOMB_X35_Y8_N28
\tL|Data|ALU|Mux4~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux4~11_combout\ = (\tL|Data|ALU|Mux6~2_combout\ & ((\tL|Data|ALU|Mux4~10_combout\ & ((\tL|Data|ALU|ShiftLeft0~16_combout\))) # (!\tL|Data|ALU|Mux4~10_combout\ & (\tL|Data|ALU|ShiftLeft0~53_combout\)))) # (!\tL|Data|ALU|Mux6~2_combout\ & 
-- (((\tL|Data|ALU|Mux4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~53_combout\,
	datab => \tL|Data|ALU|Mux6~2_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~16_combout\,
	datad => \tL|Data|ALU|Mux4~10_combout\,
	combout => \tL|Data|ALU|Mux4~11_combout\);

-- Location: LCCOMB_X42_Y12_N14
\tL|Data|ALU|Mux4~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux4~12_combout\ = (\tL|Data|ALU|Mux14~1_combout\ & ((\tL|Data|ALU|Mux3~3_combout\ & ((\tL|Data|ALU|Mux4~11_combout\))) # (!\tL|Data|ALU|Mux3~3_combout\ & (\tL|Data|ALU|Mux4~15_combout\)))) # (!\tL|Data|ALU|Mux14~1_combout\ & 
-- (((!\tL|Data|ALU|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux14~1_combout\,
	datab => \tL|Data|ALU|Mux4~15_combout\,
	datac => \tL|Data|ALU|Mux3~3_combout\,
	datad => \tL|Data|ALU|Mux4~11_combout\,
	combout => \tL|Data|ALU|Mux4~12_combout\);

-- Location: LCCOMB_X39_Y11_N20
\tL|Data|ALU|Mux12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux12~0_combout\ = (\tL|Data|ALUCtrl|Mux16~4_combout\ & (\tL|Data|ALUCtrl|Mux17~3_combout\ & (!\tL|Data|ALUCtrl|Mux13~2_combout\ & \tL|Data|ALUCtrl|Mux15~2_combout\))) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- ((\tL|Data|ALUCtrl|Mux15~2_combout\) # ((\tL|Data|ALUCtrl|Mux17~3_combout\ & !\tL|Data|ALUCtrl|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datad => \tL|Data|ALUCtrl|Mux15~2_combout\,
	combout => \tL|Data|ALU|Mux12~0_combout\);

-- Location: LCCOMB_X38_Y11_N18
\tL|Data|ALU|Mux3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux3~2_combout\ = (\tL|Data|ALU|Mux21~7_combout\ & (\tL|Data|ALU|Mux21~19_combout\ & ((\tL|Data|ALU|Mux12~0_combout\) # (!\tL|Data|ALUCtrl|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux12~0_combout\,
	datab => \tL|Data|ALUCtrl|Mux14~2_combout\,
	datac => \tL|Data|ALU|Mux21~7_combout\,
	datad => \tL|Data|ALU|Mux21~19_combout\,
	combout => \tL|Data|ALU|Mux3~2_combout\);

-- Location: FF_X45_Y16_N31
\tL|Data|ALUOut|output[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux4~13_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(27));

-- Location: LCCOMB_X39_Y16_N30
\tL|Data|ScuffedOut|output[27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ScuffedOut|output[27]~feeder_combout\ = \tL|Data|ALUOut|output\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|ALUOut|output\(27),
	combout => \tL|Data|ScuffedOut|output[27]~feeder_combout\);

-- Location: FF_X39_Y16_N31
\tL|Data|ScuffedOut|output[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ScuffedOut|output[27]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(27));

-- Location: LCCOMB_X36_Y17_N16
\tL|Data|PCReg|output[27]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[27]~4_combout\ = (\tL|Control|curr_state.branch_2~q\ & (\tL|Data|ScuffedOut|output\(27))) # (!\tL|Control|curr_state.branch_2~q\ & ((\tL|Data|InstReg|out25_to_21\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ScuffedOut|output\(27),
	datab => \tL|Data|InstReg|out25_to_21\(4),
	datad => \tL|Control|curr_state.branch_2~q\,
	combout => \tL|Data|PCReg|output[27]~4_combout\);

-- Location: FF_X36_Y17_N17
\tL|Data|PCReg|output[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[27]~4_combout\,
	asdata => \tL|Data|ALU|Mux4~13_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Data|PCSourceMux|ALT_INV_Equal1~0_combout\,
	ena => \tL|Data|PCEnable~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(27));

-- Location: FF_X46_Y18_N15
\tL|Data|RegFile|regs[12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][27]~q\);

-- Location: LCCOMB_X46_Y18_N14
\tL|Data|RegFile|Mux4~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux4~19_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[14][27]~q\) # ((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|regs[12][27]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|regs[14][27]~q\,
	datac => \tL|Data|RegFile|regs[12][27]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux4~19_combout\);

-- Location: FF_X45_Y17_N21
\tL|Data|RegFile|regs[13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][27]~q\);

-- Location: FF_X45_Y17_N23
\tL|Data|RegFile|regs[15][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][27]~q\);

-- Location: LCCOMB_X45_Y17_N20
\tL|Data|RegFile|Mux4~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux4~20_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux4~19_combout\ & ((\tL|Data|RegFile|regs[15][27]~q\))) # (!\tL|Data|RegFile|Mux4~19_combout\ & (\tL|Data|RegFile|regs[13][27]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|Mux4~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|Mux4~19_combout\,
	datac => \tL|Data|RegFile|regs[13][27]~q\,
	datad => \tL|Data|RegFile|regs[15][27]~q\,
	combout => \tL|Data|RegFile|Mux4~20_combout\);

-- Location: FF_X46_Y20_N9
\tL|Data|RegFile|regs[5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][27]~q\);

-- Location: FF_X46_Y21_N23
\tL|Data|RegFile|regs[4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][27]~q\);

-- Location: FF_X46_Y20_N27
\tL|Data|RegFile|regs[6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][27]~q\);

-- Location: LCCOMB_X46_Y21_N22
\tL|Data|RegFile|Mux4~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux4~14_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|InstReg|out25_to_21\(1))) # (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[6][27]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|regs[4][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[4][27]~q\,
	datad => \tL|Data|RegFile|regs[6][27]~q\,
	combout => \tL|Data|RegFile|Mux4~14_combout\);

-- Location: FF_X47_Y20_N19
\tL|Data|RegFile|regs[7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][27]~q\);

-- Location: LCCOMB_X47_Y20_N18
\tL|Data|RegFile|Mux4~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux4~15_combout\ = (\tL|Data|RegFile|Mux4~14_combout\ & (((\tL|Data|RegFile|regs[7][27]~q\) # (!\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|RegFile|Mux4~14_combout\ & (\tL|Data|RegFile|regs[5][27]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[5][27]~q\,
	datab => \tL|Data|RegFile|Mux4~14_combout\,
	datac => \tL|Data|RegFile|regs[7][27]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux4~15_combout\);

-- Location: FF_X46_Y19_N9
\tL|Data|RegFile|regs[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][27]~q\);

-- Location: LCCOMB_X46_Y19_N8
\tL|Data|RegFile|Mux4~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux4~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|Mux4~15_combout\) # ((\tL|Data|RegFile|rd_data0[8]~5_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & (((\tL|Data|RegFile|regs[1][27]~q\ & 
-- !\tL|Data|RegFile|rd_data0[8]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux4~15_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	datac => \tL|Data|RegFile|regs[1][27]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	combout => \tL|Data|RegFile|Mux4~16_combout\);

-- Location: FF_X45_Y19_N21
\tL|Data|RegFile|regs[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][27]~q\);

-- Location: FF_X45_Y19_N1
\tL|Data|RegFile|regs[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][27]~q\);

-- Location: LCCOMB_X45_Y19_N20
\tL|Data|RegFile|Mux4~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux4~17_combout\ = (\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|Mux4~16_combout\ & (\tL|Data|RegFile|regs[3][27]~q\)) # (!\tL|Data|RegFile|Mux4~16_combout\ & ((\tL|Data|RegFile|regs[2][27]~q\))))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & (\tL|Data|RegFile|Mux4~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datab => \tL|Data|RegFile|Mux4~16_combout\,
	datac => \tL|Data|RegFile|regs[3][27]~q\,
	datad => \tL|Data|RegFile|regs[2][27]~q\,
	combout => \tL|Data|RegFile|Mux4~17_combout\);

-- Location: FF_X43_Y24_N5
\tL|Data|RegFile|regs[24][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][27]~q\);

-- Location: FF_X43_Y24_N19
\tL|Data|RegFile|regs[16][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][27]~q\);

-- Location: LCCOMB_X43_Y24_N18
\tL|Data|RegFile|Mux4~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux4~8_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[24][27]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[16][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[24][27]~q\,
	datac => \tL|Data|RegFile|regs[16][27]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux4~8_combout\);

-- Location: FF_X44_Y23_N7
\tL|Data|RegFile|regs[28][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][27]~q\);

-- Location: FF_X44_Y23_N17
\tL|Data|RegFile|regs[20][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][27]~q\);

-- Location: LCCOMB_X44_Y23_N6
\tL|Data|RegFile|Mux4~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux4~9_combout\ = (\tL|Data|RegFile|Mux4~8_combout\ & (((\tL|Data|RegFile|regs[28][27]~q\)) # (!\tL|Data|InstReg|out25_to_21\(2)))) # (!\tL|Data|RegFile|Mux4~8_combout\ & (\tL|Data|InstReg|out25_to_21\(2) & 
-- ((\tL|Data|RegFile|regs[20][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux4~8_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[28][27]~q\,
	datad => \tL|Data|RegFile|regs[20][27]~q\,
	combout => \tL|Data|RegFile|Mux4~9_combout\);

-- Location: FF_X46_Y22_N9
\tL|Data|RegFile|regs[26][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][27]~q\);

-- Location: FF_X46_Y22_N23
\tL|Data|RegFile|regs[30][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][27]~q\);

-- Location: FF_X44_Y24_N23
\tL|Data|RegFile|regs[18][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][27]~q\);

-- Location: FF_X44_Y24_N21
\tL|Data|RegFile|regs[22][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][27]~q\);

-- Location: LCCOMB_X44_Y24_N22
\tL|Data|RegFile|Mux4~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux4~6_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3)) # ((\tL|Data|RegFile|regs[22][27]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(2) & (!\tL|Data|InstReg|out25_to_21\(3) & 
-- (\tL|Data|RegFile|regs[18][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[18][27]~q\,
	datad => \tL|Data|RegFile|regs[22][27]~q\,
	combout => \tL|Data|RegFile|Mux4~6_combout\);

-- Location: LCCOMB_X46_Y22_N22
\tL|Data|RegFile|Mux4~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux4~7_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|Mux4~6_combout\ & ((\tL|Data|RegFile|regs[30][27]~q\))) # (!\tL|Data|RegFile|Mux4~6_combout\ & (\tL|Data|RegFile|regs[26][27]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[26][27]~q\,
	datac => \tL|Data|RegFile|regs[30][27]~q\,
	datad => \tL|Data|RegFile|Mux4~6_combout\,
	combout => \tL|Data|RegFile|Mux4~7_combout\);

-- Location: LCCOMB_X44_Y23_N12
\tL|Data|RegFile|Mux4~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux4~10_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux4~7_combout\) # (\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|Mux4~9_combout\ & 
-- ((!\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux4~9_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|Mux4~7_combout\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux4~10_combout\);

-- Location: FF_X37_Y19_N5
\tL|Data|RegFile|regs[25][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][27]~q\);

-- Location: FF_X37_Y19_N31
\tL|Data|RegFile|regs[17][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][27]~q\);

-- Location: LCCOMB_X37_Y19_N30
\tL|Data|RegFile|Mux4~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux4~4_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[25][27]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[17][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[25][27]~q\,
	datac => \tL|Data|RegFile|regs[17][27]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux4~4_combout\);

-- Location: FF_X43_Y21_N23
\tL|Data|RegFile|regs[29][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][27]~q\);

-- Location: FF_X43_Y21_N1
\tL|Data|RegFile|regs[21][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][27]~q\);

-- Location: LCCOMB_X43_Y21_N22
\tL|Data|RegFile|Mux4~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux4~5_combout\ = (\tL|Data|RegFile|Mux4~4_combout\ & (((\tL|Data|RegFile|regs[29][27]~q\)) # (!\tL|Data|InstReg|out25_to_21\(2)))) # (!\tL|Data|RegFile|Mux4~4_combout\ & (\tL|Data|InstReg|out25_to_21\(2) & 
-- ((\tL|Data|RegFile|regs[21][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux4~4_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[29][27]~q\,
	datad => \tL|Data|RegFile|regs[21][27]~q\,
	combout => \tL|Data|RegFile|Mux4~5_combout\);

-- Location: FF_X39_Y20_N13
\tL|Data|RegFile|regs[19][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][27]~q\);

-- Location: FF_X39_Y20_N7
\tL|Data|RegFile|regs[23][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][27]~q\);

-- Location: LCCOMB_X39_Y20_N12
\tL|Data|RegFile|Mux4~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux4~11_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3)) # ((\tL|Data|RegFile|regs[23][27]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(2) & (!\tL|Data|InstReg|out25_to_21\(3) & 
-- (\tL|Data|RegFile|regs[19][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[19][27]~q\,
	datad => \tL|Data|RegFile|regs[23][27]~q\,
	combout => \tL|Data|RegFile|Mux4~11_combout\);

-- Location: FF_X36_Y19_N17
\tL|Data|RegFile|regs[27][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][27]~q\);

-- Location: LCCOMB_X44_Y17_N22
\tL|Data|RegFile|regs~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs~30_combout\ = (\tL|Control|curr_state.jal_2~q\ & (\tL|Data|ALU|Mux4~13_combout\)) # (!\tL|Control|curr_state.jal_2~q\ & ((\tL|Data|MemtoRegMux|output[27]~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mux4~13_combout\,
	datac => \tL|Control|curr_state.jal_2~q\,
	datad => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	combout => \tL|Data|RegFile|regs~30_combout\);

-- Location: FF_X44_Y17_N23
\tL|Data|RegFile|regs[31][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][27]~q\);

-- Location: LCCOMB_X36_Y19_N16
\tL|Data|RegFile|Mux4~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux4~12_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|Mux4~11_combout\ & ((\tL|Data|RegFile|regs[31][27]~q\))) # (!\tL|Data|RegFile|Mux4~11_combout\ & (\tL|Data|RegFile|regs[27][27]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|Mux4~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|Mux4~11_combout\,
	datac => \tL|Data|RegFile|regs[27][27]~q\,
	datad => \tL|Data|RegFile|regs[31][27]~q\,
	combout => \tL|Data|RegFile|Mux4~12_combout\);

-- Location: LCCOMB_X36_Y21_N24
\tL|Data|RegFile|Mux4~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux4~13_combout\ = (\tL|Data|RegFile|Mux4~10_combout\ & (((\tL|Data|RegFile|Mux4~12_combout\) # (!\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|RegFile|Mux4~10_combout\ & (\tL|Data|RegFile|Mux4~5_combout\ & 
-- (\tL|Data|InstReg|out25_to_21\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux4~10_combout\,
	datab => \tL|Data|RegFile|Mux4~5_combout\,
	datac => \tL|Data|InstReg|out25_to_21\(0),
	datad => \tL|Data|RegFile|Mux4~12_combout\,
	combout => \tL|Data|RegFile|Mux4~13_combout\);

-- Location: LCCOMB_X36_Y17_N18
\tL|Data|RegFile|Mux4~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux4~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~3_combout\ & (\tL|Data|RegFile|rd_data0[8]~2_combout\)) # (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & ((\tL|Data|RegFile|rd_data0[8]~2_combout\ & ((\tL|Data|RegFile|Mux4~13_combout\))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & (\tL|Data|RegFile|Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datac => \tL|Data|RegFile|Mux4~17_combout\,
	datad => \tL|Data|RegFile|Mux4~13_combout\,
	combout => \tL|Data|RegFile|Mux4~18_combout\);

-- Location: FF_X44_Y18_N27
\tL|Data|RegFile|regs[9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][27]~q\);

-- Location: FF_X44_Y18_N17
\tL|Data|RegFile|regs[8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][27]~q\);

-- Location: LCCOMB_X44_Y18_N16
\tL|Data|RegFile|Mux4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux4~2_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[9][27]~q\) # ((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|regs[8][27]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[9][27]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[8][27]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux4~2_combout\);

-- Location: FF_X45_Y18_N19
\tL|Data|RegFile|regs[10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][27]~q\);

-- Location: FF_X45_Y18_N21
\tL|Data|RegFile|regs[11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][27]~q\);

-- Location: LCCOMB_X45_Y18_N20
\tL|Data|RegFile|Mux4~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux4~3_combout\ = (\tL|Data|RegFile|Mux4~2_combout\ & (((\tL|Data|RegFile|regs[11][27]~q\) # (!\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|RegFile|Mux4~2_combout\ & (\tL|Data|RegFile|regs[10][27]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux4~2_combout\,
	datab => \tL|Data|RegFile|regs[10][27]~q\,
	datac => \tL|Data|RegFile|regs[11][27]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux4~3_combout\);

-- Location: LCCOMB_X36_Y17_N24
\tL|Data|RegFile|Mux4~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux4~21_combout\ = (\tL|Data|RegFile|Mux4~18_combout\ & ((\tL|Data|RegFile|Mux4~20_combout\) # ((!\tL|Data|RegFile|rd_data0[8]~3_combout\)))) # (!\tL|Data|RegFile|Mux4~18_combout\ & (((\tL|Data|RegFile|Mux4~3_combout\ & 
-- \tL|Data|RegFile|rd_data0[8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux4~20_combout\,
	datab => \tL|Data|RegFile|Mux4~18_combout\,
	datac => \tL|Data|RegFile|Mux4~3_combout\,
	datad => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	combout => \tL|Data|RegFile|Mux4~21_combout\);

-- Location: LCCOMB_X36_Y17_N26
\tL|Data|RegFile|Mux4~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux4~22_combout\ = (\tL|Data|RegFile|Mux4~21_combout\ & ((\tL|Data|InstReg|out25_to_21\(2)) # ((\tL|Data|InstReg|out25_to_21\(0)) # (\tL|Data|RegFile|rd_data0[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|Mux4~21_combout\,
	datac => \tL|Data|InstReg|out25_to_21\(0),
	datad => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	combout => \tL|Data|RegFile|Mux4~22_combout\);

-- Location: FF_X36_Y17_N27
\tL|Data|RegFile|rd_data0[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux4~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(27));

-- Location: LCCOMB_X36_Y17_N28
\tL|Data|RegAMux|output[27]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[27]~18_combout\ = (\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(27))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|PCReg|output\(27),
	datac => \tL|Data|RegFile|rd_data0\(27),
	datad => \tL|Control|WideOr8~combout\,
	combout => \tL|Data|RegAMux|output[27]~18_combout\);

-- Location: LCCOMB_X45_Y12_N24
\tL|Data|ALU|Equal0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~11_combout\ = \tL|Data|RegAMux|output[27]~18_combout\ $ (((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegFile|rd_data1\(27) & \tL|Data|RegBMux|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(27),
	datab => \tL|Data|RegBMux|Equal2~2_combout\,
	datac => \tL|Data|RegAMux|output[27]~18_combout\,
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|ALU|Equal0~11_combout\);

-- Location: LCCOMB_X45_Y12_N20
\tL|Data|ALU|SIG_Result_Low~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~16_combout\ = (\tL|Data|RegAMux|output[27]~18_combout\) # ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegFile|rd_data1\(27) & \tL|Data|RegBMux|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(27),
	datab => \tL|Data|RegBMux|Equal2~2_combout\,
	datac => \tL|Data|RegAMux|output[27]~18_combout\,
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|ALU|SIG_Result_Low~16_combout\);

-- Location: LCCOMB_X37_Y9_N30
\tL|Data|ALU|ShiftRight1~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~82_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|RegFile|rd_data1\(31))) # (!\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|InstReg|out15_to_0\(9) & (\tL|Data|RegFile|rd_data1\(31))) # (!\tL|Data|InstReg|out15_to_0\(9) & 
-- ((\tL|Data|ALU|ShiftRight1~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(31),
	datab => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|InstReg|out15_to_0\(9),
	datad => \tL|Data|ALU|ShiftRight1~26_combout\,
	combout => \tL|Data|ALU|ShiftRight1~82_combout\);

-- Location: LCCOMB_X40_Y9_N28
\tL|Data|ALU|ShiftRight1~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~28_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|ALU|ShiftRight1~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegBMux|output[18]~48_combout\,
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|ALU|ShiftRight1~82_combout\,
	combout => \tL|Data|ALU|ShiftRight1~28_combout\);

-- Location: LCCOMB_X45_Y12_N10
\tL|Data|ALU|Mux4~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux4~4_combout\ = (\tL|Data|ALU|Mux21~4_combout\ & ((\tL|Data|ALU|SIG_Result_Low~16_combout\) # ((\tL|Data|ALU|Mux14~0_combout\)))) # (!\tL|Data|ALU|Mux21~4_combout\ & (((!\tL|Data|ALU|Mux14~0_combout\ & 
-- \tL|Data|ALU|ShiftRight1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~4_combout\,
	datab => \tL|Data|ALU|SIG_Result_Low~16_combout\,
	datac => \tL|Data|ALU|Mux14~0_combout\,
	datad => \tL|Data|ALU|ShiftRight1~28_combout\,
	combout => \tL|Data|ALU|Mux4~4_combout\);

-- Location: LCCOMB_X45_Y12_N28
\tL|Data|ALU|Mux4~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux4~5_combout\ = (\tL|Data|ALU|Mux14~0_combout\ & ((\tL|Data|ALU|Mux4~4_combout\ & (\tL|Data|ALU|Equal0~11_combout\)) # (!\tL|Data|ALU|Mux4~4_combout\ & ((\tL|Data|RegBMux|output[31]~51_combout\))))) # (!\tL|Data|ALU|Mux14~0_combout\ & 
-- (((\tL|Data|ALU|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux14~0_combout\,
	datab => \tL|Data|ALU|Equal0~11_combout\,
	datac => \tL|Data|RegBMux|output[31]~51_combout\,
	datad => \tL|Data|ALU|Mux4~4_combout\,
	combout => \tL|Data|ALU|Mux4~5_combout\);

-- Location: LCCOMB_X37_Y14_N30
\tL|Data|ALU|Mux21~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux21~12_combout\ = (\tL|Data|ALUCtrl|Mux16~4_combout\) # (!\tL|Data|ALUCtrl|Mux15~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datad => \tL|Data|ALUCtrl|Mux16~4_combout\,
	combout => \tL|Data|ALU|Mux21~12_combout\);

-- Location: LCCOMB_X42_Y9_N30
\tL|Data|ALU|Add0~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~86_combout\ = (\tL|Data|RegAMux|output[27]~18_combout\ & (((!\tL|Data|ALUCtrl|Mux13~2_combout\) # (!\tL|Data|ALUCtrl|Mux15~2_combout\)) # (!\tL|Data|ALUCtrl|Mux17~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datab => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datac => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datad => \tL|Data|RegAMux|output[27]~18_combout\,
	combout => \tL|Data|ALU|Add0~86_combout\);

-- Location: LCCOMB_X41_Y11_N0
\tL|Data|ALU|Mux21~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux21~14_combout\ = (\tL|Data|ALUCtrl|Mux17~3_combout\ & \tL|Data|ALUCtrl|Mux13~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datad => \tL|Data|ALUCtrl|Mux13~2_combout\,
	combout => \tL|Data|ALU|Mux21~14_combout\);

-- Location: LCCOMB_X35_Y14_N20
\tL|Data|RegBMux|output[27]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[27]~55_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegFile|rd_data1\(27) & \tL|Data|RegBMux|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(27),
	datac => \tL|Data|RegBMux|output[18]~48_combout\,
	datad => \tL|Data|RegBMux|Equal2~2_combout\,
	combout => \tL|Data|RegBMux|output[27]~55_combout\);

-- Location: LCCOMB_X42_Y9_N0
\tL|Data|ALU|Add0~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~85_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Mux21~14_combout\ & ((!\tL|Data|RegAMux|output[27]~18_combout\))) # (!\tL|Data|ALU|Mux21~14_combout\ & (\tL|Data|RegBMux|output[27]~55_combout\)))) # 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (((!\tL|Data|RegBMux|output[27]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001111001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~14_combout\,
	datab => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datac => \tL|Data|RegBMux|output[27]~55_combout\,
	datad => \tL|Data|RegAMux|output[27]~18_combout\,
	combout => \tL|Data|ALU|Add0~85_combout\);

-- Location: LCCOMB_X43_Y15_N6
\tL|Data|RegBMux|output[26]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[26]~56_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegFile|rd_data1\(26) & \tL|Data|RegBMux|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(26),
	datab => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|RegBMux|output[26]~56_combout\);

-- Location: LCCOMB_X42_Y9_N8
\tL|Data|ALU|Add0~87\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~87_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Mux21~14_combout\ & ((!\tL|Data|RegAMux|output[26]~19_combout\))) # (!\tL|Data|ALU|Mux21~14_combout\ & (\tL|Data|RegBMux|output[26]~56_combout\)))) # 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (!\tL|Data|RegBMux|output[26]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[26]~56_combout\,
	datab => \tL|Data|ALU|Mux21~14_combout\,
	datac => \tL|Data|RegAMux|output[26]~19_combout\,
	datad => \tL|Data|ALUCtrl|Mux15~2_combout\,
	combout => \tL|Data|ALU|Add0~87_combout\);

-- Location: LCCOMB_X42_Y9_N14
\tL|Data|ALU|Add0~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~88_combout\ = (\tL|Data|RegAMux|output[26]~19_combout\ & (((!\tL|Data|ALUCtrl|Mux15~2_combout\) # (!\tL|Data|ALUCtrl|Mux17~3_combout\)) # (!\tL|Data|ALUCtrl|Mux13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[26]~19_combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datad => \tL|Data|ALUCtrl|Mux15~2_combout\,
	combout => \tL|Data|ALU|Add0~88_combout\);

-- Location: LCCOMB_X45_Y14_N30
\tL|Data|RegBMux|output[25]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[25]~57_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegFile|rd_data1\(25) & \tL|Data|RegBMux|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(25),
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|RegBMux|output[25]~57_combout\);

-- Location: LCCOMB_X42_Y9_N4
\tL|Data|ALU|Add0~89\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~89_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Mux21~14_combout\ & (!\tL|Data|RegAMux|output[25]~20_combout\)) # (!\tL|Data|ALU|Mux21~14_combout\ & ((\tL|Data|RegBMux|output[25]~57_combout\))))) # 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (((!\tL|Data|RegBMux|output[25]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[25]~20_combout\,
	datab => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datac => \tL|Data|RegBMux|output[25]~57_combout\,
	datad => \tL|Data|ALU|Mux21~14_combout\,
	combout => \tL|Data|ALU|Add0~89_combout\);

-- Location: LCCOMB_X42_Y9_N18
\tL|Data|ALU|Add0~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~90_combout\ = (\tL|Data|RegAMux|output[25]~20_combout\ & (((!\tL|Data|ALUCtrl|Mux15~2_combout\) # (!\tL|Data|ALUCtrl|Mux17~3_combout\)) # (!\tL|Data|ALUCtrl|Mux13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[25]~20_combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datad => \tL|Data|ALUCtrl|Mux15~2_combout\,
	combout => \tL|Data|ALU|Add0~90_combout\);

-- Location: LCCOMB_X45_Y13_N20
\tL|Data|ALU|Equal0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~8_combout\ = \tL|Data|RegAMux|output[24]~21_combout\ $ (((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|RegFile|rd_data1\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|Equal2~2_combout\,
	datab => \tL|Data|RegBMux|output[18]~48_combout\,
	datac => \tL|Data|RegAMux|output[24]~21_combout\,
	datad => \tL|Data|RegFile|rd_data1\(24),
	combout => \tL|Data|ALU|Equal0~8_combout\);

-- Location: LCCOMB_X45_Y13_N30
\tL|Data|ALU|SIG_Result_Low~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~20_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegAMux|output[24]~21_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|RegFile|rd_data1\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|Equal2~2_combout\,
	datab => \tL|Data|RegBMux|output[18]~48_combout\,
	datac => \tL|Data|RegAMux|output[24]~21_combout\,
	datad => \tL|Data|RegFile|rd_data1\(24),
	combout => \tL|Data|ALU|SIG_Result_Low~20_combout\);

-- Location: LCCOMB_X35_Y9_N22
\tL|Data|ALU|ShiftRight0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~21_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(27))) # (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegFile|rd_data1\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(27),
	datac => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|RegFile|rd_data1\(25),
	combout => \tL|Data|ALU|ShiftRight0~21_combout\);

-- Location: LCCOMB_X35_Y9_N12
\tL|Data|ALU|ShiftRight0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~7_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegFile|rd_data1\(26)))) # (!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegFile|rd_data1\(24),
	datac => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|RegFile|rd_data1\(26),
	combout => \tL|Data|ALU|ShiftRight0~7_combout\);

-- Location: LCCOMB_X35_Y9_N0
\tL|Data|ALU|ShiftRight0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~22_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|ALU|ShiftRight0~21_combout\)) # (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|ALU|ShiftRight0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|ALU|ShiftRight0~21_combout\,
	datad => \tL|Data|ALU|ShiftRight0~7_combout\,
	combout => \tL|Data|ALU|ShiftRight0~22_combout\);

-- Location: LCCOMB_X35_Y10_N24
\tL|Data|ALU|ShiftRight0~97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~97_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftRight0~28_combout\) # ((\tL|Data|ALU|ShiftRight0~27_combout\)))) # (!\tL|Data|InstReg|out15_to_0\(8) & (((\tL|Data|ALU|ShiftRight0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~28_combout\,
	datab => \tL|Data|ALU|ShiftRight0~22_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|ALU|ShiftRight0~27_combout\,
	combout => \tL|Data|ALU|ShiftRight0~97_combout\);

-- Location: LCCOMB_X36_Y10_N18
\tL|Data|ALU|ShiftRight1~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~83_combout\ = (\tL|Data|RegBMux|Equal2~2_combout\ & ((\tL|Data|InstReg|out15_to_0\(9) & (\tL|Data|RegFile|rd_data1\(31))) # (!\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|ALU|ShiftRight0~97_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|Equal2~2_combout\,
	datab => \tL|Data|RegFile|rd_data1\(31),
	datac => \tL|Data|InstReg|out15_to_0\(9),
	datad => \tL|Data|ALU|ShiftRight0~97_combout\,
	combout => \tL|Data|ALU|ShiftRight1~83_combout\);

-- Location: LCCOMB_X36_Y14_N10
\tL|Data|ALU|ShiftRight1~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~84_combout\ = (\tL|Data|ALU|ShiftRight1~83_combout\) # ((\tL|Control|curr_state.slti_1~q\ & (!\tL|Control|WideOr2~4_combout\ & \tL|Data|InstReg|out15_to_0\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.slti_1~q\,
	datab => \tL|Data|ALU|ShiftRight1~83_combout\,
	datac => \tL|Control|WideOr2~4_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(15),
	combout => \tL|Data|ALU|ShiftRight1~84_combout\);

-- Location: LCCOMB_X45_Y12_N2
\tL|Data|ALU|Mux7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux7~0_combout\ = (\tL|Data|ALU|Mux14~0_combout\ & (((\tL|Data|ALU|Mux21~4_combout\)))) # (!\tL|Data|ALU|Mux14~0_combout\ & ((\tL|Data|ALU|Mux21~4_combout\ & (\tL|Data|ALU|SIG_Result_Low~20_combout\)) # (!\tL|Data|ALU|Mux21~4_combout\ & 
-- ((\tL|Data|ALU|ShiftRight1~84_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|SIG_Result_Low~20_combout\,
	datab => \tL|Data|ALU|Mux14~0_combout\,
	datac => \tL|Data|ALU|ShiftRight1~84_combout\,
	datad => \tL|Data|ALU|Mux21~4_combout\,
	combout => \tL|Data|ALU|Mux7~0_combout\);

-- Location: LCCOMB_X45_Y12_N0
\tL|Data|ALU|Mux7~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux7~1_combout\ = (\tL|Data|ALU|Mux14~0_combout\ & ((\tL|Data|ALU|Mux7~0_combout\ & (\tL|Data|ALU|Equal0~8_combout\)) # (!\tL|Data|ALU|Mux7~0_combout\ & ((\tL|Data|RegBMux|output[31]~51_combout\))))) # (!\tL|Data|ALU|Mux14~0_combout\ & 
-- (((\tL|Data|ALU|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Equal0~8_combout\,
	datab => \tL|Data|RegBMux|output[31]~51_combout\,
	datac => \tL|Data|ALU|Mux14~0_combout\,
	datad => \tL|Data|ALU|Mux7~0_combout\,
	combout => \tL|Data|ALU|Mux7~1_combout\);

-- Location: LCCOMB_X36_Y10_N10
\tL|Data|ALU|Mux7~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux7~8_combout\ = (\tL|Data|ALU|ShiftLeft0~28_combout\ & ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|ALU|ShiftRight0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~28_combout\,
	datab => \tL|Data|RegBMux|output[18]~48_combout\,
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|ALU|ShiftRight0~97_combout\,
	combout => \tL|Data|ALU|Mux7~8_combout\);

-- Location: LCCOMB_X34_Y11_N30
\tL|Data|ALU|ShiftLeft0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~26_combout\ = (\tL|Data|InstReg|out15_to_0\(8)) # ((\tL|Data|InstReg|out15_to_0\(7)) # (\tL|Data|InstReg|out15_to_0\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|InstReg|out15_to_0\(6),
	combout => \tL|Data|ALU|ShiftLeft0~26_combout\);

-- Location: LCCOMB_X35_Y11_N0
\tL|Data|ALU|ShiftLeft0~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~25_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftLeft0~18_combout\) # ((\tL|Data|ALU|ShiftLeft0~17_combout\)))) # (!\tL|Data|InstReg|out15_to_0\(8) & (((\tL|Data|ALU|ShiftLeft0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(8),
	datab => \tL|Data|ALU|ShiftLeft0~18_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~21_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~17_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~25_combout\);

-- Location: LCCOMB_X34_Y11_N12
\tL|Data|ALU|ShiftLeft0~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~27_combout\ = (\tL|Data|InstReg|out15_to_0\(9) & (!\tL|Data|RegBMux|output[0]~50_combout\ & (!\tL|Data|ALU|ShiftLeft0~26_combout\))) # (!\tL|Data|InstReg|out15_to_0\(9) & (((\tL|Data|ALU|ShiftLeft0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datab => \tL|Data|RegBMux|output[0]~50_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~26_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~25_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~27_combout\);

-- Location: LCCOMB_X34_Y13_N22
\tL|Data|ALU|ShiftLeft0~99\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~99_combout\ = (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegFile|rd_data1\(22)))) # (!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(7),
	datab => \tL|Data|RegFile|rd_data1\(24),
	datac => \tL|Data|RegFile|rd_data1\(22),
	datad => \tL|Data|InstReg|out15_to_0\(6),
	combout => \tL|Data|ALU|ShiftLeft0~99_combout\);

-- Location: LCCOMB_X34_Y13_N4
\tL|Data|ALU|ShiftLeft0~98\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~98_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegFile|rd_data1\(21)))) # (!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(7),
	datab => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|RegFile|rd_data1\(23),
	datad => \tL|Data|RegFile|rd_data1\(21),
	combout => \tL|Data|ALU|ShiftLeft0~98_combout\);

-- Location: LCCOMB_X34_Y13_N8
\tL|Data|ALU|ShiftLeft0~100\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~100_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & ((\tL|Data|ALU|ShiftLeft0~99_combout\) # (\tL|Data|ALU|ShiftLeft0~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~99_combout\,
	datab => \tL|Data|ALU|ShiftLeft0~98_combout\,
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~100_combout\);

-- Location: LCCOMB_X35_Y15_N10
\tL|Data|ALU|ShiftLeft0~105\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~105_combout\ = (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|RegBMux|output[15]~41_combout\)) # (!\tL|Data|InstReg|out15_to_0\(6) & ((!\tL|Data|RegBMux|output[16]~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datab => \tL|Data|RegBMux|output[15]~41_combout\,
	datac => \tL|Data|RegBMux|output[16]~37_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(7),
	combout => \tL|Data|ALU|ShiftLeft0~105_combout\);

-- Location: LCCOMB_X35_Y15_N4
\tL|Data|ALU|ShiftLeft0~104\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~104_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|RegBMux|output[13]~47_combout\)) # (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|RegBMux|output[14]~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[13]~47_combout\,
	datab => \tL|Data|RegBMux|output[14]~43_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(6),
	datad => \tL|Data|InstReg|out15_to_0\(7),
	combout => \tL|Data|ALU|ShiftLeft0~104_combout\);

-- Location: LCCOMB_X35_Y12_N24
\tL|Data|ALU|ShiftLeft0~112\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~112_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & (((\tL|Data|ALU|ShiftLeft0~23_combout\)))) # (!\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftLeft0~105_combout\) # ((\tL|Data|ALU|ShiftLeft0~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~105_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|ALU|ShiftLeft0~23_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~104_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~112_combout\);

-- Location: LCCOMB_X34_Y11_N8
\tL|Data|ALU|Mux7~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux7~6_combout\ = (\tL|Data|ALU|ShiftLeft0~28_combout\ & (\tL|Data|ALU|ShiftLeft0~100_combout\ & (!\tL|Data|ALU|Mux6~2_combout\))) # (!\tL|Data|ALU|ShiftLeft0~28_combout\ & (((\tL|Data|ALU|Mux6~2_combout\) # 
-- (\tL|Data|ALU|ShiftLeft0~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~100_combout\,
	datab => \tL|Data|ALU|ShiftLeft0~28_combout\,
	datac => \tL|Data|ALU|Mux6~2_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~112_combout\,
	combout => \tL|Data|ALU|Mux7~6_combout\);

-- Location: LCCOMB_X34_Y11_N26
\tL|Data|ALU|ShiftLeft0~102\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~102_combout\ = (\tL|Data|RegBMux|Equal2~2_combout\ & ((\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|RegFile|rd_data1\(19))) # (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|RegFile|rd_data1\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(19),
	datab => \tL|Data|RegFile|rd_data1\(20),
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(6),
	combout => \tL|Data|ALU|ShiftLeft0~102_combout\);

-- Location: LCCOMB_X34_Y11_N28
\tL|Data|ALU|ShiftLeft0~101\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~101_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|RegBMux|output[17]~39_combout\))) # (!\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|RegBMux|output[18]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(7),
	datab => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|RegBMux|output[18]~34_combout\,
	datad => \tL|Data|RegBMux|output[17]~39_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~101_combout\);

-- Location: LCCOMB_X34_Y11_N0
\tL|Data|ALU|ShiftLeft0~103\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~103_combout\ = (\tL|Data|ALU|ShiftLeft0~101_combout\) # ((!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegBMux|output[18]~48_combout\) # (\tL|Data|ALU|ShiftLeft0~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(7),
	datab => \tL|Data|RegBMux|output[18]~48_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~102_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~101_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~103_combout\);

-- Location: LCCOMB_X34_Y11_N6
\tL|Data|ALU|Mux7~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux7~7_combout\ = (\tL|Data|ALU|Mux6~2_combout\ & ((\tL|Data|ALU|Mux7~6_combout\ & (\tL|Data|ALU|ShiftLeft0~27_combout\)) # (!\tL|Data|ALU|Mux7~6_combout\ & ((\tL|Data|ALU|ShiftLeft0~103_combout\))))) # (!\tL|Data|ALU|Mux6~2_combout\ & 
-- (((\tL|Data|ALU|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~27_combout\,
	datab => \tL|Data|ALU|Mux6~2_combout\,
	datac => \tL|Data|ALU|Mux7~6_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~103_combout\,
	combout => \tL|Data|ALU|Mux7~7_combout\);

-- Location: LCCOMB_X44_Y15_N26
\tL|Data|ALU|Mux7~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux7~9_combout\ = (\tL|Data|ALU|Mux3~3_combout\ & (((\tL|Data|ALU|Mux14~1_combout\ & \tL|Data|ALU|Mux7~7_combout\)))) # (!\tL|Data|ALU|Mux3~3_combout\ & ((\tL|Data|ALU|Mux7~8_combout\) # ((!\tL|Data|ALU|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux7~8_combout\,
	datab => \tL|Data|ALU|Mux3~3_combout\,
	datac => \tL|Data|ALU|Mux14~1_combout\,
	datad => \tL|Data|ALU|Mux7~7_combout\,
	combout => \tL|Data|ALU|Mux7~9_combout\);

-- Location: LCCOMB_X41_Y9_N24
\tL|Data|ALU|Add0~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~92_combout\ = (\tL|Data|RegAMux|output[24]~21_combout\ & (((!\tL|Data|ALUCtrl|Mux17~3_combout\) # (!\tL|Data|ALUCtrl|Mux13~2_combout\)) # (!\tL|Data|ALUCtrl|Mux15~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|RegAMux|output[24]~21_combout\,
	datac => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datad => \tL|Data|ALUCtrl|Mux17~3_combout\,
	combout => \tL|Data|ALU|Add0~92_combout\);

-- Location: FF_X45_Y16_N21
\tL|Data|ALUOut|output[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][23]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(23));

-- Location: LCCOMB_X45_Y16_N14
\tL|Data|ScuffedOut|output[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ScuffedOut|output[23]~feeder_combout\ = \tL|Data|ALUOut|output\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|ALUOut|output\(23),
	combout => \tL|Data|ScuffedOut|output[23]~feeder_combout\);

-- Location: FF_X45_Y16_N15
\tL|Data|ScuffedOut|output[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ScuffedOut|output[23]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(23));

-- Location: LCCOMB_X44_Y15_N6
\tL|Data|PCReg|output[23]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[23]~8_combout\ = (\tL|Control|curr_state.branch_2~q\ & ((\tL|Data|ScuffedOut|output\(23)))) # (!\tL|Control|curr_state.branch_2~q\ & (\tL|Data|InstReg|out25_to_21\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.branch_2~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datad => \tL|Data|ScuffedOut|output\(23),
	combout => \tL|Data|PCReg|output[23]~8_combout\);

-- Location: FF_X44_Y15_N7
\tL|Data|PCReg|output[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[23]~8_combout\,
	asdata => \tL|Data|RegFile|regs[31][23]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Data|PCSourceMux|ALT_INV_Equal1~0_combout\,
	ena => \tL|Data|PCEnable~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(23));

-- Location: FF_X44_Y18_N7
\tL|Data|RegFile|regs[9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][23]~q\);

-- Location: FF_X44_Y18_N1
\tL|Data|RegFile|regs[8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][23]~q\);

-- Location: LCCOMB_X44_Y18_N0
\tL|Data|RegFile|Mux8~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux8~2_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[9][23]~q\) # ((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|regs[8][23]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[9][23]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[8][23]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux8~2_combout\);

-- Location: FF_X43_Y18_N13
\tL|Data|RegFile|regs[11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][23]~q\);

-- Location: FF_X43_Y18_N3
\tL|Data|RegFile|regs[10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][23]~q\);

-- Location: LCCOMB_X43_Y18_N12
\tL|Data|RegFile|Mux8~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux8~3_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux8~2_combout\ & (\tL|Data|RegFile|regs[11][23]~q\)) # (!\tL|Data|RegFile|Mux8~2_combout\ & ((\tL|Data|RegFile|regs[10][23]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|Mux8~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|Mux8~2_combout\,
	datac => \tL|Data|RegFile|regs[11][23]~q\,
	datad => \tL|Data|RegFile|regs[10][23]~q\,
	combout => \tL|Data|RegFile|Mux8~3_combout\);

-- Location: FF_X44_Y19_N27
\tL|Data|RegFile|regs[14][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][23]~q\);

-- Location: FF_X44_Y19_N13
\tL|Data|RegFile|regs[12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][23]~q\);

-- Location: LCCOMB_X44_Y19_N12
\tL|Data|RegFile|Mux8~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux8~19_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|regs[14][23]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[12][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[14][23]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[12][23]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux8~19_combout\);

-- Location: FF_X45_Y17_N19
\tL|Data|RegFile|regs[13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][23]~q\);

-- Location: FF_X45_Y16_N9
\tL|Data|RegFile|regs[15][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][23]~q\);

-- Location: LCCOMB_X45_Y17_N18
\tL|Data|RegFile|Mux8~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux8~20_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux8~19_combout\ & ((\tL|Data|RegFile|regs[15][23]~q\))) # (!\tL|Data|RegFile|Mux8~19_combout\ & (\tL|Data|RegFile|regs[13][23]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|Mux8~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|Mux8~19_combout\,
	datac => \tL|Data|RegFile|regs[13][23]~q\,
	datad => \tL|Data|RegFile|regs[15][23]~q\,
	combout => \tL|Data|RegFile|Mux8~20_combout\);

-- Location: FF_X43_Y20_N5
\tL|Data|RegFile|regs[20][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][23]~q\);

-- Location: FF_X43_Y20_N3
\tL|Data|RegFile|regs[28][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][23]~q\);

-- Location: FF_X43_Y24_N25
\tL|Data|RegFile|regs[24][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][23]~q\);

-- Location: FF_X43_Y24_N31
\tL|Data|RegFile|regs[16][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][23]~q\);

-- Location: LCCOMB_X43_Y24_N30
\tL|Data|RegFile|Mux8~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux8~8_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[24][23]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[16][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[24][23]~q\,
	datac => \tL|Data|RegFile|regs[16][23]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux8~8_combout\);

-- Location: LCCOMB_X43_Y20_N2
\tL|Data|RegFile|Mux8~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux8~9_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux8~8_combout\ & ((\tL|Data|RegFile|regs[28][23]~q\))) # (!\tL|Data|RegFile|Mux8~8_combout\ & (\tL|Data|RegFile|regs[20][23]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|Mux8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[20][23]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[28][23]~q\,
	datad => \tL|Data|RegFile|Mux8~8_combout\,
	combout => \tL|Data|RegFile|Mux8~9_combout\);

-- Location: FF_X44_Y24_N11
\tL|Data|RegFile|regs[18][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][23]~q\);

-- Location: FF_X44_Y24_N9
\tL|Data|RegFile|regs[22][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][23]~q\);

-- Location: LCCOMB_X44_Y24_N10
\tL|Data|RegFile|Mux8~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux8~6_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3)) # ((\tL|Data|RegFile|regs[22][23]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(2) & (!\tL|Data|InstReg|out25_to_21\(3) & 
-- (\tL|Data|RegFile|regs[18][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[18][23]~q\,
	datad => \tL|Data|RegFile|regs[22][23]~q\,
	combout => \tL|Data|RegFile|Mux8~6_combout\);

-- Location: FF_X45_Y24_N25
\tL|Data|RegFile|regs[26][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][23]~q\);

-- Location: FF_X45_Y24_N27
\tL|Data|RegFile|regs[30][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][23]~q\);

-- Location: LCCOMB_X45_Y24_N26
\tL|Data|RegFile|Mux8~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux8~7_combout\ = (\tL|Data|RegFile|Mux8~6_combout\ & (((\tL|Data|RegFile|regs[30][23]~q\) # (!\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|RegFile|Mux8~6_combout\ & (\tL|Data|RegFile|regs[26][23]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux8~6_combout\,
	datab => \tL|Data|RegFile|regs[26][23]~q\,
	datac => \tL|Data|RegFile|regs[30][23]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux8~7_combout\);

-- Location: LCCOMB_X46_Y19_N10
\tL|Data|RegFile|Mux8~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux8~10_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux8~7_combout\) # (\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|Mux8~9_combout\ & 
-- ((!\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|Mux8~9_combout\,
	datac => \tL|Data|RegFile|Mux8~7_combout\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux8~10_combout\);

-- Location: FF_X41_Y21_N9
\tL|Data|RegFile|regs[25][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][23]~q\);

-- Location: FF_X41_Y21_N27
\tL|Data|RegFile|regs[17][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][23]~q\);

-- Location: LCCOMB_X41_Y21_N26
\tL|Data|RegFile|Mux8~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux8~4_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[25][23]~q\) # ((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|regs[17][23]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[25][23]~q\,
	datac => \tL|Data|RegFile|regs[17][23]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux8~4_combout\);

-- Location: FF_X38_Y19_N1
\tL|Data|RegFile|regs[21][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][23]~q\);

-- Location: LCCOMB_X38_Y19_N6
\tL|Data|RegFile|Mux8~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux8~5_combout\ = (\tL|Data|RegFile|Mux8~4_combout\ & (((\tL|Data|RegFile|regs[29][23]~q\)) # (!\tL|Data|InstReg|out25_to_21\(2)))) # (!\tL|Data|RegFile|Mux8~4_combout\ & (\tL|Data|InstReg|out25_to_21\(2) & 
-- ((\tL|Data|RegFile|regs[21][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux8~4_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[29][23]~q\,
	datad => \tL|Data|RegFile|regs[21][23]~q\,
	combout => \tL|Data|RegFile|Mux8~5_combout\);

-- Location: FF_X45_Y21_N23
\tL|Data|RegFile|regs[23][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][23]~q\);

-- Location: FF_X45_Y21_N9
\tL|Data|RegFile|regs[19][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][23]~q\);

-- Location: LCCOMB_X45_Y21_N8
\tL|Data|RegFile|Mux8~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux8~11_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[23][23]~q\) # ((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|regs[19][23]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[23][23]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[19][23]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux8~11_combout\);

-- Location: LCCOMB_X44_Y16_N4
\tL|Data|RegFile|regs[31][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][23]~feeder_combout\ = \tL|Data|RegFile|regs[31][23]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[31][23]~20_combout\,
	combout => \tL|Data|RegFile|regs[31][23]~feeder_combout\);

-- Location: FF_X44_Y16_N5
\tL|Data|RegFile|regs[31][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][23]~feeder_combout\,
	asdata => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Control|ALT_INV_curr_state.jal_2~q\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][23]~q\);

-- Location: FF_X46_Y21_N31
\tL|Data|RegFile|regs[27][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][23]~q\);

-- Location: LCCOMB_X46_Y21_N30
\tL|Data|RegFile|Mux8~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux8~12_combout\ = (\tL|Data|RegFile|Mux8~11_combout\ & ((\tL|Data|RegFile|regs[31][23]~q\) # ((!\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|RegFile|Mux8~11_combout\ & (((\tL|Data|RegFile|regs[27][23]~q\ & 
-- \tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux8~11_combout\,
	datab => \tL|Data|RegFile|regs[31][23]~q\,
	datac => \tL|Data|RegFile|regs[27][23]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux8~12_combout\);

-- Location: LCCOMB_X46_Y19_N12
\tL|Data|RegFile|Mux8~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux8~13_combout\ = (\tL|Data|RegFile|Mux8~10_combout\ & (((\tL|Data|RegFile|Mux8~12_combout\)) # (!\tL|Data|InstReg|out25_to_21\(0)))) # (!\tL|Data|RegFile|Mux8~10_combout\ & (\tL|Data|InstReg|out25_to_21\(0) & 
-- (\tL|Data|RegFile|Mux8~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux8~10_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|Mux8~5_combout\,
	datad => \tL|Data|RegFile|Mux8~12_combout\,
	combout => \tL|Data|RegFile|Mux8~13_combout\);

-- Location: FF_X46_Y20_N3
\tL|Data|RegFile|regs[5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][23]~q\);

-- Location: FF_X47_Y20_N17
\tL|Data|RegFile|regs[4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][23]~q\);

-- Location: FF_X46_Y20_N29
\tL|Data|RegFile|regs[6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][23]~q\);

-- Location: LCCOMB_X47_Y20_N16
\tL|Data|RegFile|Mux8~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux8~14_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0)) # ((\tL|Data|RegFile|regs[6][23]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(1) & (!\tL|Data|InstReg|out25_to_21\(0) & 
-- (\tL|Data|RegFile|regs[4][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[4][23]~q\,
	datad => \tL|Data|RegFile|regs[6][23]~q\,
	combout => \tL|Data|RegFile|Mux8~14_combout\);

-- Location: FF_X47_Y20_N7
\tL|Data|RegFile|regs[7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][23]~q\);

-- Location: LCCOMB_X47_Y20_N6
\tL|Data|RegFile|Mux8~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux8~15_combout\ = (\tL|Data|RegFile|Mux8~14_combout\ & (((\tL|Data|RegFile|regs[7][23]~q\) # (!\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|RegFile|Mux8~14_combout\ & (\tL|Data|RegFile|regs[5][23]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[5][23]~q\,
	datab => \tL|Data|RegFile|Mux8~14_combout\,
	datac => \tL|Data|RegFile|regs[7][23]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux8~15_combout\);

-- Location: FF_X47_Y18_N5
\tL|Data|RegFile|regs[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][23]~q\);

-- Location: LCCOMB_X47_Y18_N4
\tL|Data|RegFile|Mux8~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux8~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~5_combout\ & (((\tL|Data|RegFile|rd_data0[8]~4_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|rd_data0[8]~4_combout\ & (\tL|Data|RegFile|Mux8~15_combout\)) # 
-- (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|regs[1][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datab => \tL|Data|RegFile|Mux8~15_combout\,
	datac => \tL|Data|RegFile|regs[1][23]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	combout => \tL|Data|RegFile|Mux8~16_combout\);

-- Location: FF_X47_Y18_N23
\tL|Data|RegFile|regs[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][23]~q\);

-- Location: FF_X46_Y18_N19
\tL|Data|RegFile|regs[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][23]~q\);

-- Location: LCCOMB_X46_Y18_N18
\tL|Data|RegFile|Mux8~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux8~17_combout\ = (\tL|Data|RegFile|Mux8~16_combout\ & (((\tL|Data|RegFile|regs[3][23]~q\) # (!\tL|Data|RegFile|rd_data0[8]~5_combout\)))) # (!\tL|Data|RegFile|Mux8~16_combout\ & (\tL|Data|RegFile|regs[2][23]~q\ & 
-- ((\tL|Data|RegFile|rd_data0[8]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux8~16_combout\,
	datab => \tL|Data|RegFile|regs[2][23]~q\,
	datac => \tL|Data|RegFile|regs[3][23]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	combout => \tL|Data|RegFile|Mux8~17_combout\);

-- Location: LCCOMB_X46_Y18_N12
\tL|Data|RegFile|Mux8~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux8~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~2_combout\ & ((\tL|Data|RegFile|rd_data0[8]~3_combout\) # ((\tL|Data|RegFile|Mux8~13_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & 
-- ((\tL|Data|RegFile|Mux8~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datac => \tL|Data|RegFile|Mux8~13_combout\,
	datad => \tL|Data|RegFile|Mux8~17_combout\,
	combout => \tL|Data|RegFile|Mux8~18_combout\);

-- Location: LCCOMB_X44_Y18_N22
\tL|Data|RegFile|Mux8~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux8~21_combout\ = (\tL|Data|RegFile|rd_data0[8]~3_combout\ & ((\tL|Data|RegFile|Mux8~18_combout\ & ((\tL|Data|RegFile|Mux8~20_combout\))) # (!\tL|Data|RegFile|Mux8~18_combout\ & (\tL|Data|RegFile|Mux8~3_combout\)))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & (((\tL|Data|RegFile|Mux8~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux8~3_combout\,
	datab => \tL|Data|RegFile|Mux8~20_combout\,
	datac => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datad => \tL|Data|RegFile|Mux8~18_combout\,
	combout => \tL|Data|RegFile|Mux8~21_combout\);

-- Location: LCCOMB_X44_Y15_N10
\tL|Data|RegFile|Mux8~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux8~22_combout\ = (\tL|Data|RegFile|Mux8~21_combout\ & ((\tL|Data|InstReg|out25_to_21\(2)) # ((\tL|Data|InstReg|out25_to_21\(0)) # (\tL|Data|RegFile|rd_data0[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	datad => \tL|Data|RegFile|Mux8~21_combout\,
	combout => \tL|Data|RegFile|Mux8~22_combout\);

-- Location: FF_X44_Y15_N11
\tL|Data|RegFile|rd_data0[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux8~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(23));

-- Location: LCCOMB_X44_Y15_N12
\tL|Data|RegAMux|output[23]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[23]~22_combout\ = (\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(23))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output\(23),
	datac => \tL|Control|WideOr8~combout\,
	datad => \tL|Data|RegFile|rd_data0\(23),
	combout => \tL|Data|RegAMux|output[23]~22_combout\);

-- Location: LCCOMB_X41_Y12_N30
\tL|Data|RegBMux|output[23]~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[23]~59_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegFile|rd_data1\(23) & \tL|Data|RegBMux|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(23),
	datac => \tL|Data|RegBMux|output[18]~48_combout\,
	datad => \tL|Data|RegBMux|Equal2~2_combout\,
	combout => \tL|Data|RegBMux|output[23]~59_combout\);

-- Location: LCCOMB_X41_Y9_N30
\tL|Data|ALU|Add0~93\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~93_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Mux21~14_combout\ & (!\tL|Data|RegAMux|output[23]~22_combout\)) # (!\tL|Data|ALU|Mux21~14_combout\ & ((\tL|Data|RegBMux|output[23]~59_combout\))))) # 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (((!\tL|Data|RegBMux|output[23]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~14_combout\,
	datab => \tL|Data|RegAMux|output[23]~22_combout\,
	datac => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datad => \tL|Data|RegBMux|output[23]~59_combout\,
	combout => \tL|Data|ALU|Add0~93_combout\);

-- Location: LCCOMB_X41_Y9_N28
\tL|Data|ALU|Add0~94\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~94_combout\ = (\tL|Data|RegAMux|output[23]~22_combout\ & (((!\tL|Data|ALUCtrl|Mux17~3_combout\) # (!\tL|Data|ALUCtrl|Mux13~2_combout\)) # (!\tL|Data|ALUCtrl|Mux15~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|RegAMux|output[23]~22_combout\,
	datad => \tL|Data|ALUCtrl|Mux17~3_combout\,
	combout => \tL|Data|ALU|Add0~94_combout\);

-- Location: LCCOMB_X42_Y10_N20
\tL|Data|ALU|Add0~96\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~96_combout\ = (\tL|Data|RegAMux|output[22]~23_combout\ & (((!\tL|Data|ALUCtrl|Mux15~2_combout\) # (!\tL|Data|ALUCtrl|Mux17~3_combout\)) # (!\tL|Data|ALUCtrl|Mux13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[22]~23_combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datad => \tL|Data|ALUCtrl|Mux15~2_combout\,
	combout => \tL|Data|ALU|Add0~96_combout\);

-- Location: LCCOMB_X41_Y13_N0
\tL|Data|RegBMux|output[22]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[22]~60_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegFile|rd_data1\(22) & \tL|Data|RegBMux|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegFile|rd_data1\(22),
	datac => \tL|Data|RegBMux|output[18]~48_combout\,
	datad => \tL|Data|RegBMux|Equal2~2_combout\,
	combout => \tL|Data|RegBMux|output[22]~60_combout\);

-- Location: LCCOMB_X42_Y10_N22
\tL|Data|ALU|Add0~95\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~95_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Mux21~14_combout\ & ((!\tL|Data|RegAMux|output[22]~23_combout\))) # (!\tL|Data|ALU|Mux21~14_combout\ & (\tL|Data|RegBMux|output[22]~60_combout\)))) # 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (((!\tL|Data|RegBMux|output[22]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010110101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|ALU|Mux21~14_combout\,
	datac => \tL|Data|RegBMux|output[22]~60_combout\,
	datad => \tL|Data|RegAMux|output[22]~23_combout\,
	combout => \tL|Data|ALU|Add0~95_combout\);

-- Location: LCCOMB_X39_Y10_N30
\tL|Data|ALU|Add0~98\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~98_combout\ = (\tL|Data|RegAMux|output[21]~24_combout\ & (((!\tL|Data|ALUCtrl|Mux15~2_combout\) # (!\tL|Data|ALUCtrl|Mux17~3_combout\)) # (!\tL|Data|ALUCtrl|Mux13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datab => \tL|Data|RegAMux|output[21]~24_combout\,
	datac => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datad => \tL|Data|ALUCtrl|Mux15~2_combout\,
	combout => \tL|Data|ALU|Add0~98_combout\);

-- Location: LCCOMB_X35_Y14_N10
\tL|Data|RegBMux|output[21]~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[21]~61_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegFile|rd_data1\(21) & \tL|Data|RegBMux|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(21),
	datac => \tL|Data|RegBMux|output[18]~48_combout\,
	datad => \tL|Data|RegBMux|Equal2~2_combout\,
	combout => \tL|Data|RegBMux|output[21]~61_combout\);

-- Location: LCCOMB_X39_Y10_N28
\tL|Data|ALU|Add0~97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~97_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Mux21~14_combout\ & (!\tL|Data|RegAMux|output[21]~24_combout\)) # (!\tL|Data|ALU|Mux21~14_combout\ & ((\tL|Data|RegBMux|output[21]~61_combout\))))) # 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (((!\tL|Data|RegBMux|output[21]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|ALU|Mux21~14_combout\,
	datac => \tL|Data|RegAMux|output[21]~24_combout\,
	datad => \tL|Data|RegBMux|output[21]~61_combout\,
	combout => \tL|Data|ALU|Add0~97_combout\);

-- Location: LCCOMB_X35_Y14_N8
\tL|Data|RegBMux|output[20]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[20]~62_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegFile|rd_data1\(20) & \tL|Data|RegBMux|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(20),
	datac => \tL|Data|RegBMux|output[18]~48_combout\,
	datad => \tL|Data|RegBMux|Equal2~2_combout\,
	combout => \tL|Data|RegBMux|output[20]~62_combout\);

-- Location: LCCOMB_X42_Y10_N30
\tL|Data|ALU|Add0~99\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~99_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Mux21~14_combout\ & (!\tL|Data|RegAMux|output[20]~25_combout\)) # (!\tL|Data|ALU|Mux21~14_combout\ & ((\tL|Data|RegBMux|output[20]~62_combout\))))) # 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (((!\tL|Data|RegBMux|output[20]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|RegAMux|output[20]~25_combout\,
	datac => \tL|Data|RegBMux|output[20]~62_combout\,
	datad => \tL|Data|ALU|Mux21~14_combout\,
	combout => \tL|Data|ALU|Add0~99_combout\);

-- Location: LCCOMB_X42_Y10_N16
\tL|Data|ALU|Add0~100\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~100_combout\ = (\tL|Data|RegAMux|output[20]~25_combout\ & (((!\tL|Data|ALUCtrl|Mux13~2_combout\) # (!\tL|Data|ALUCtrl|Mux17~3_combout\)) # (!\tL|Data|ALUCtrl|Mux15~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|RegAMux|output[20]~25_combout\,
	datac => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datad => \tL|Data|ALUCtrl|Mux13~2_combout\,
	combout => \tL|Data|ALU|Add0~100_combout\);

-- Location: LCCOMB_X46_Y14_N8
\tL|Data|RegBMux|output[19]~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[19]~63_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegFile|rd_data1\(19) & \tL|Data|RegBMux|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegFile|rd_data1\(19),
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|RegBMux|output[19]~63_combout\);

-- Location: LCCOMB_X42_Y9_N12
\tL|Data|ALU|Add0~101\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~101_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Mux21~14_combout\ & (!\tL|Data|RegAMux|output[19]~26_combout\)) # (!\tL|Data|ALU|Mux21~14_combout\ & ((\tL|Data|RegBMux|output[19]~63_combout\))))) # 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (((!\tL|Data|RegBMux|output[19]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[19]~26_combout\,
	datab => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datac => \tL|Data|RegBMux|output[19]~63_combout\,
	datad => \tL|Data|ALU|Mux21~14_combout\,
	combout => \tL|Data|ALU|Add0~101_combout\);

-- Location: LCCOMB_X42_Y10_N10
\tL|Data|ALU|Add0~102\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~102_combout\ = (\tL|Data|RegAMux|output[19]~26_combout\ & (((!\tL|Data|ALUCtrl|Mux15~2_combout\) # (!\tL|Data|ALUCtrl|Mux17~3_combout\)) # (!\tL|Data|ALUCtrl|Mux13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[19]~26_combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datad => \tL|Data|ALUCtrl|Mux15~2_combout\,
	combout => \tL|Data|ALU|Add0~102_combout\);

-- Location: LCCOMB_X42_Y10_N4
\tL|Data|ALU|Add0~103\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~103_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Mux21~14_combout\ & ((!\tL|Data|RegAMux|output[18]~27_combout\))) # (!\tL|Data|ALU|Mux21~14_combout\ & (\tL|Data|RegBMux|output[18]~34_combout\)))) # 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (!\tL|Data|RegBMux|output[18]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|RegBMux|output[18]~34_combout\,
	datac => \tL|Data|RegAMux|output[18]~27_combout\,
	datad => \tL|Data|ALU|Mux21~14_combout\,
	combout => \tL|Data|ALU|Add0~103_combout\);

-- Location: LCCOMB_X42_Y10_N18
\tL|Data|ALU|Add0~104\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~104_combout\ = (\tL|Data|RegAMux|output[18]~27_combout\ & (((!\tL|Data|ALUCtrl|Mux15~2_combout\) # (!\tL|Data|ALUCtrl|Mux17~3_combout\)) # (!\tL|Data|ALUCtrl|Mux13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[18]~27_combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datad => \tL|Data|ALUCtrl|Mux15~2_combout\,
	combout => \tL|Data|ALU|Add0~104_combout\);

-- Location: FF_X40_Y23_N27
\tL|Data|RegFile|regs[21][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][17]~q\);

-- Location: FF_X40_Y23_N1
\tL|Data|RegFile|regs[29][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][17]~q\);

-- Location: FF_X39_Y23_N3
\tL|Data|RegFile|regs[17][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][17]~q\);

-- Location: FF_X39_Y23_N25
\tL|Data|RegFile|regs[25][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][17]~q\);

-- Location: LCCOMB_X39_Y23_N2
\tL|Data|RegFile|Mux14~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux14~4_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|InstReg|out25_to_21\(3))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[25][17]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[17][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[17][17]~q\,
	datad => \tL|Data|RegFile|regs[25][17]~q\,
	combout => \tL|Data|RegFile|Mux14~4_combout\);

-- Location: LCCOMB_X40_Y23_N0
\tL|Data|RegFile|Mux14~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux14~5_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux14~4_combout\ & ((\tL|Data|RegFile|regs[29][17]~q\))) # (!\tL|Data|RegFile|Mux14~4_combout\ & (\tL|Data|RegFile|regs[21][17]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[21][17]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[29][17]~q\,
	datad => \tL|Data|RegFile|Mux14~4_combout\,
	combout => \tL|Data|RegFile|Mux14~5_combout\);

-- Location: FF_X41_Y24_N31
\tL|Data|RegFile|regs[20][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][17]~q\);

-- Location: FF_X42_Y24_N9
\tL|Data|RegFile|regs[24][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][17]~q\);

-- Location: FF_X42_Y24_N27
\tL|Data|RegFile|regs[16][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][17]~q\);

-- Location: LCCOMB_X42_Y24_N26
\tL|Data|RegFile|Mux14~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux14~8_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[24][17]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[16][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[24][17]~q\,
	datac => \tL|Data|RegFile|regs[16][17]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux14~8_combout\);

-- Location: FF_X41_Y24_N13
\tL|Data|RegFile|regs[28][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][17]~q\);

-- Location: LCCOMB_X41_Y24_N12
\tL|Data|RegFile|Mux14~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux14~9_combout\ = (\tL|Data|RegFile|Mux14~8_combout\ & (((\tL|Data|RegFile|regs[28][17]~q\) # (!\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|RegFile|Mux14~8_combout\ & (\tL|Data|RegFile|regs[20][17]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[20][17]~q\,
	datab => \tL|Data|RegFile|Mux14~8_combout\,
	datac => \tL|Data|RegFile|regs[28][17]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux14~9_combout\);

-- Location: FF_X46_Y24_N9
\tL|Data|RegFile|regs[22][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][17]~q\);

-- Location: FF_X46_Y24_N7
\tL|Data|RegFile|regs[18][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][17]~q\);

-- Location: LCCOMB_X46_Y24_N6
\tL|Data|RegFile|Mux14~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux14~6_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[22][17]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[18][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[22][17]~q\,
	datac => \tL|Data|RegFile|regs[18][17]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux14~6_combout\);

-- Location: FF_X41_Y26_N5
\tL|Data|RegFile|regs[26][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][17]~q\);

-- Location: FF_X41_Y26_N15
\tL|Data|RegFile|regs[30][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][17]~q\);

-- Location: LCCOMB_X41_Y26_N14
\tL|Data|RegFile|Mux14~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux14~7_combout\ = (\tL|Data|RegFile|Mux14~6_combout\ & (((\tL|Data|RegFile|regs[30][17]~q\) # (!\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|RegFile|Mux14~6_combout\ & (\tL|Data|RegFile|regs[26][17]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux14~6_combout\,
	datab => \tL|Data|RegFile|regs[26][17]~q\,
	datac => \tL|Data|RegFile|regs[30][17]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux14~7_combout\);

-- Location: LCCOMB_X42_Y26_N4
\tL|Data|RegFile|Mux14~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux14~10_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|InstReg|out25_to_21\(1))) # (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux14~7_combout\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|Mux14~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|Mux14~9_combout\,
	datad => \tL|Data|RegFile|Mux14~7_combout\,
	combout => \tL|Data|RegFile|Mux14~10_combout\);

-- Location: FF_X41_Y23_N23
\tL|Data|RegFile|regs[23][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][17]~q\);

-- Location: FF_X41_Y23_N13
\tL|Data|RegFile|regs[19][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][17]~q\);

-- Location: LCCOMB_X41_Y23_N12
\tL|Data|RegFile|Mux14~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux14~11_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[23][17]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[19][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[23][17]~q\,
	datac => \tL|Data|RegFile|regs[19][17]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux14~11_combout\);

-- Location: LCCOMB_X36_Y11_N22
\tL|Data|ALU|ShiftLeft0~122\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~122_combout\ = (\tL|Data|InstReg|out15_to_0\(7)) # (((\tL|Data|InstReg|out15_to_0\(8)) # (\tL|Data|InstReg|out15_to_0\(9))) # (!\tL|Data|ALU|ShiftLeft0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(7),
	datab => \tL|Data|ALU|ShiftLeft0~13_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|InstReg|out15_to_0\(9),
	combout => \tL|Data|ALU|ShiftLeft0~122_combout\);

-- Location: LCCOMB_X36_Y9_N0
\tL|Data|ALU|ShiftRight0~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~47_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|ALU|ShiftRight1~39_combout\)) # (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|ALU|ShiftRight0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|ALU|ShiftRight1~39_combout\,
	datad => \tL|Data|ALU|ShiftRight0~21_combout\,
	combout => \tL|Data|ALU|ShiftRight0~47_combout\);

-- Location: LCCOMB_X37_Y9_N28
\tL|Data|ALU|ShiftRight0~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~73_combout\ = (!\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|ALU|ShiftRight0~47_combout\ & \tL|Data|RegBMux|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~47_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|ALU|ShiftRight0~73_combout\);

-- Location: LCCOMB_X37_Y15_N22
\tL|Data|ALU|ShiftRight0~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~81_combout\ = (\tL|Data|ALU|ShiftRight0~73_combout\) # ((\tL|Data|InstReg|out15_to_0\(8) & \tL|Data|ALU|ShiftRight0~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~73_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|ALU|ShiftRight0~58_combout\,
	combout => \tL|Data|ALU|ShiftRight0~81_combout\);

-- Location: LCCOMB_X36_Y9_N12
\tL|Data|ALU|ShiftRight0~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~71_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|ALU|ShiftRight0~48_combout\ & \tL|Data|RegBMux|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(8),
	datab => \tL|Data|ALU|ShiftRight0~48_combout\,
	datac => \tL|Data|RegBMux|output[18]~48_combout\,
	datad => \tL|Data|RegBMux|Equal2~2_combout\,
	combout => \tL|Data|ALU|ShiftRight0~71_combout\);

-- Location: LCCOMB_X43_Y12_N18
\tL|Data|ALU|ShiftRight0~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~51_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|RegFile|rd_data1\(20)))) # (!\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|RegFile|rd_data1\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(19),
	datab => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|RegFile|rd_data1\(20),
	datad => \tL|Data|InstReg|out15_to_0\(7),
	combout => \tL|Data|ALU|ShiftRight0~51_combout\);

-- Location: LCCOMB_X43_Y12_N22
\tL|Data|ALU|ShiftRight0~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~49_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegBMux|output[18]~48_combout\)) # (!\tL|Data|InstReg|out15_to_0\(7) & (((\tL|Data|RegBMux|output[18]~34_combout\ & \tL|Data|InstReg|out15_to_0\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[18]~48_combout\,
	datab => \tL|Data|RegBMux|output[18]~34_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(6),
	datad => \tL|Data|InstReg|out15_to_0\(7),
	combout => \tL|Data|ALU|ShiftRight0~49_combout\);

-- Location: LCCOMB_X43_Y12_N0
\tL|Data|ALU|ShiftRight0~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~50_combout\ = (\tL|Data|ALU|ShiftRight0~12_combout\ & ((\tL|Data|RegBMux|output[17]~38_combout\) # ((\tL|Data|RegFile|rd_data1\(17) & \tL|Data|RegBMux|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~12_combout\,
	datab => \tL|Data|RegFile|rd_data1\(17),
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|RegBMux|output[17]~38_combout\,
	combout => \tL|Data|ALU|ShiftRight0~50_combout\);

-- Location: LCCOMB_X43_Y12_N28
\tL|Data|ALU|ShiftRight0~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~52_combout\ = (\tL|Data|ALU|ShiftRight0~49_combout\) # ((\tL|Data|ALU|ShiftRight0~50_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|ALU|ShiftRight0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|Equal2~2_combout\,
	datab => \tL|Data|ALU|ShiftRight0~51_combout\,
	datac => \tL|Data|ALU|ShiftRight0~49_combout\,
	datad => \tL|Data|ALU|ShiftRight0~50_combout\,
	combout => \tL|Data|ALU|ShiftRight0~52_combout\);

-- Location: LCCOMB_X36_Y9_N30
\tL|Data|ALU|ShiftRight0~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~72_combout\ = (\tL|Data|ALU|ShiftRight0~71_combout\) # ((!\tL|Data|InstReg|out15_to_0\(8) & \tL|Data|ALU|ShiftRight0~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~71_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|ALU|ShiftRight0~52_combout\,
	combout => \tL|Data|ALU|ShiftRight0~72_combout\);

-- Location: LCCOMB_X36_Y11_N2
\tL|Data|ALU|ShiftRight0~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~82_combout\ = (\tL|Data|InstReg|out15_to_0\(9) & (\tL|Data|ALU|ShiftRight0~81_combout\)) # (!\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|ALU|ShiftRight0~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(9),
	datac => \tL|Data|ALU|ShiftRight0~81_combout\,
	datad => \tL|Data|ALU|ShiftRight0~72_combout\,
	combout => \tL|Data|ALU|ShiftRight0~82_combout\);

-- Location: LCCOMB_X36_Y11_N4
\tL|Data|ALU|Mux14~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux14~13_combout\ = (\tL|Data|ALU|Mux14~5_combout\ & (((!\tL|Data|ALU|Mux14~4_combout\)) # (!\tL|Data|ALU|ShiftLeft0~122_combout\))) # (!\tL|Data|ALU|Mux14~5_combout\ & (((\tL|Data|ALU|ShiftRight0~82_combout\ & 
-- \tL|Data|ALU|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~122_combout\,
	datab => \tL|Data|ALU|ShiftRight0~82_combout\,
	datac => \tL|Data|ALU|Mux14~5_combout\,
	datad => \tL|Data|ALU|Mux14~4_combout\,
	combout => \tL|Data|ALU|Mux14~13_combout\);

-- Location: LCCOMB_X38_Y16_N30
\tL|Data|ALU|ShiftLeft0~115\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~115_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftLeft0~91_combout\)) # (!\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftLeft0~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|ALU|ShiftLeft0~91_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~85_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~115_combout\);

-- Location: LCCOMB_X36_Y11_N6
\tL|Data|ALU|Mux14~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux14~14_combout\ = (\tL|Data|ALU|Mux14~13_combout\ & ((\tL|Data|ALU|ShiftLeft0~41_combout\) # ((\tL|Data|ALU|Mux14~3_combout\)))) # (!\tL|Data|ALU|Mux14~13_combout\ & (((!\tL|Data|ALU|Mux14~3_combout\ & 
-- \tL|Data|ALU|ShiftLeft0~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~41_combout\,
	datab => \tL|Data|ALU|Mux14~13_combout\,
	datac => \tL|Data|ALU|Mux14~3_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~115_combout\,
	combout => \tL|Data|ALU|Mux14~14_combout\);

-- Location: LCCOMB_X37_Y13_N20
\tL|Data|ALU|Mux14~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux14~2_combout\ = (!\tL|Data|ALU|Mux21~9_combout\ & (\tL|Data|ALUCtrl|Mux14~2_combout\ & ((\tL|Data|ALU|Mux21~6_combout\) # (\tL|Data|ALU|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~6_combout\,
	datab => \tL|Data|ALU|Mux21~4_combout\,
	datac => \tL|Data|ALU|Mux21~9_combout\,
	datad => \tL|Data|ALUCtrl|Mux14~2_combout\,
	combout => \tL|Data|ALU|Mux14~2_combout\);

-- Location: LCCOMB_X36_Y9_N24
\tL|Data|ALU|ShiftRight1~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~64_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(31))) # (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|ALU|ShiftRight1~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(8),
	datab => \tL|Data|RegFile|rd_data1\(31),
	datac => \tL|Data|ALU|ShiftRight1~25_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(7),
	combout => \tL|Data|ALU|ShiftRight1~64_combout\);

-- Location: LCCOMB_X36_Y9_N20
\tL|Data|ALU|ShiftRight1~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~69_combout\ = (\tL|Data|RegBMux|Equal2~2_combout\ & ((\tL|Data|ALU|ShiftRight1~64_combout\) # ((\tL|Data|ALU|ShiftRight0~47_combout\ & !\tL|Data|InstReg|out15_to_0\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|Equal2~2_combout\,
	datab => \tL|Data|ALU|ShiftRight0~47_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|ALU|ShiftRight1~64_combout\,
	combout => \tL|Data|ALU|ShiftRight1~69_combout\);

-- Location: LCCOMB_X36_Y9_N6
\tL|Data|ALU|ShiftRight1~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~70_combout\ = (\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|ALU|ShiftRight1~69_combout\)))) # (!\tL|Data|InstReg|out15_to_0\(9) & (((\tL|Data|ALU|ShiftRight0~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datab => \tL|Data|RegBMux|output[18]~48_combout\,
	datac => \tL|Data|ALU|ShiftRight0~72_combout\,
	datad => \tL|Data|ALU|ShiftRight1~69_combout\,
	combout => \tL|Data|ALU|ShiftRight1~70_combout\);

-- Location: LCCOMB_X43_Y12_N2
\tL|Data|ALU|SIG_Result_Low~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~33_combout\ = (\tL|Data|RegAMux|output[17]~28_combout\) # ((\tL|Data|RegBMux|output[17]~38_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|RegFile|rd_data1\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|Equal2~2_combout\,
	datab => \tL|Data|RegFile|rd_data1\(17),
	datac => \tL|Data|RegAMux|output[17]~28_combout\,
	datad => \tL|Data|RegBMux|output[17]~38_combout\,
	combout => \tL|Data|ALU|SIG_Result_Low~33_combout\);

-- Location: LCCOMB_X43_Y12_N12
\tL|Data|ALU|Mux14~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux14~6_combout\ = (\tL|Data|ALU|Mux14~0_combout\ & (((\tL|Data|ALU|Mux21~4_combout\)))) # (!\tL|Data|ALU|Mux14~0_combout\ & ((\tL|Data|ALU|Mux21~4_combout\ & ((\tL|Data|ALU|SIG_Result_Low~33_combout\))) # (!\tL|Data|ALU|Mux21~4_combout\ & 
-- (\tL|Data|ALU|ShiftRight1~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight1~70_combout\,
	datab => \tL|Data|ALU|SIG_Result_Low~33_combout\,
	datac => \tL|Data|ALU|Mux14~0_combout\,
	datad => \tL|Data|ALU|Mux21~4_combout\,
	combout => \tL|Data|ALU|Mux14~6_combout\);

-- Location: LCCOMB_X43_Y12_N16
\tL|Data|ALU|Equal0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~5_combout\ = \tL|Data|RegAMux|output[17]~28_combout\ $ (((\tL|Data|RegBMux|output[17]~38_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|RegFile|rd_data1\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|Equal2~2_combout\,
	datab => \tL|Data|RegFile|rd_data1\(17),
	datac => \tL|Data|RegAMux|output[17]~28_combout\,
	datad => \tL|Data|RegBMux|output[17]~38_combout\,
	combout => \tL|Data|ALU|Equal0~5_combout\);

-- Location: LCCOMB_X43_Y12_N6
\tL|Data|ALU|Mux14~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux14~7_combout\ = (\tL|Data|ALU|Mux14~6_combout\ & ((\tL|Data|ALU|Equal0~5_combout\) # ((!\tL|Data|ALU|Mux14~0_combout\)))) # (!\tL|Data|ALU|Mux14~6_combout\ & (((\tL|Data|ALU|Mux14~0_combout\ & \tL|Data|RegBMux|output[31]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux14~6_combout\,
	datab => \tL|Data|ALU|Equal0~5_combout\,
	datac => \tL|Data|ALU|Mux14~0_combout\,
	datad => \tL|Data|RegBMux|output[31]~51_combout\,
	combout => \tL|Data|ALU|Mux14~7_combout\);

-- Location: LCCOMB_X38_Y15_N30
\tL|Data|ALU|Mux21~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux21~13_combout\ = (\tL|Data|ALUCtrl|Mux17~3_combout\ & (((\tL|Data|ALUCtrl|Mux15~2_combout\)))) # (!\tL|Data|ALUCtrl|Mux17~3_combout\ & (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (\tL|Data|ALUCtrl|Mux16~4_combout\ $ 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datad => \tL|Data|ALUCtrl|Mux17~3_combout\,
	combout => \tL|Data|ALU|Mux21~13_combout\);

-- Location: LCCOMB_X39_Y10_N6
\tL|Data|ALU|Add0~106\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~106_combout\ = (\tL|Data|RegAMux|output[17]~28_combout\ & (((!\tL|Data|ALUCtrl|Mux17~3_combout\) # (!\tL|Data|ALUCtrl|Mux15~2_combout\)) # (!\tL|Data|ALUCtrl|Mux13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datac => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datad => \tL|Data|RegAMux|output[17]~28_combout\,
	combout => \tL|Data|ALU|Add0~106_combout\);

-- Location: FF_X38_Y22_N3
\tL|Data|RegFile|regs[14][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][16]~q\);

-- Location: FF_X38_Y22_N1
\tL|Data|RegFile|regs[13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][16]~q\);

-- Location: FF_X39_Y22_N17
\tL|Data|RegFile|regs[12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][16]~q\);

-- Location: LCCOMB_X39_Y22_N16
\tL|Data|RegFile|Mux15~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux15~19_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[13][16]~q\) # ((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|regs[12][16]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[13][16]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[12][16]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux15~19_combout\);

-- Location: LCCOMB_X38_Y22_N2
\tL|Data|RegFile|Mux15~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux15~20_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux15~19_combout\ & (\tL|Data|RegFile|regs[15][16]~q\)) # (!\tL|Data|RegFile|Mux15~19_combout\ & ((\tL|Data|RegFile|regs[14][16]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux15~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[15][16]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[14][16]~q\,
	datad => \tL|Data|RegFile|Mux15~19_combout\,
	combout => \tL|Data|RegFile|Mux15~20_combout\);

-- Location: FF_X41_Y26_N27
\tL|Data|RegFile|regs[30][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][16]~q\);

-- Location: FF_X41_Y26_N29
\tL|Data|RegFile|regs[26][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][16]~q\);

-- Location: FF_X40_Y25_N3
\tL|Data|RegFile|regs[18][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][16]~q\);

-- Location: FF_X40_Y25_N13
\tL|Data|RegFile|regs[22][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][16]~q\);

-- Location: LCCOMB_X40_Y25_N2
\tL|Data|RegFile|Mux15~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux15~2_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3)) # ((\tL|Data|RegFile|regs[22][16]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(2) & (!\tL|Data|InstReg|out25_to_21\(3) & 
-- (\tL|Data|RegFile|regs[18][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[18][16]~q\,
	datad => \tL|Data|RegFile|regs[22][16]~q\,
	combout => \tL|Data|RegFile|Mux15~2_combout\);

-- Location: LCCOMB_X41_Y26_N28
\tL|Data|RegFile|Mux15~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux15~3_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|Mux15~2_combout\ & (\tL|Data|RegFile|regs[30][16]~q\)) # (!\tL|Data|RegFile|Mux15~2_combout\ & ((\tL|Data|RegFile|regs[26][16]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[30][16]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[26][16]~q\,
	datad => \tL|Data|RegFile|Mux15~2_combout\,
	combout => \tL|Data|RegFile|Mux15~3_combout\);

-- Location: FF_X40_Y23_N31
\tL|Data|RegFile|regs[21][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][16]~q\);

-- Location: FF_X40_Y23_N21
\tL|Data|RegFile|regs[29][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][16]~q\);

-- Location: FF_X39_Y23_N17
\tL|Data|RegFile|regs[25][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][16]~q\);

-- Location: FF_X39_Y23_N19
\tL|Data|RegFile|regs[17][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][16]~q\);

-- Location: LCCOMB_X39_Y23_N18
\tL|Data|RegFile|Mux15~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux15~4_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[25][16]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[17][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[25][16]~q\,
	datac => \tL|Data|RegFile|regs[17][16]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux15~4_combout\);

-- Location: LCCOMB_X40_Y23_N20
\tL|Data|RegFile|Mux15~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux15~5_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux15~4_combout\ & ((\tL|Data|RegFile|regs[29][16]~q\))) # (!\tL|Data|RegFile|Mux15~4_combout\ & (\tL|Data|RegFile|regs[21][16]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[21][16]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[29][16]~q\,
	datad => \tL|Data|RegFile|Mux15~4_combout\,
	combout => \tL|Data|RegFile|Mux15~5_combout\);

-- Location: FF_X43_Y25_N15
\tL|Data|RegFile|regs[20][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][16]~q\);

-- Location: FF_X43_Y25_N25
\tL|Data|RegFile|regs[28][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][16]~q\);

-- Location: FF_X40_Y24_N5
\tL|Data|RegFile|regs[24][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][16]~q\);

-- Location: FF_X40_Y24_N27
\tL|Data|RegFile|regs[16][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][16]~q\);

-- Location: LCCOMB_X40_Y24_N26
\tL|Data|RegFile|Mux15~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux15~6_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[24][16]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[16][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[24][16]~q\,
	datac => \tL|Data|RegFile|regs[16][16]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux15~6_combout\);

-- Location: LCCOMB_X43_Y25_N24
\tL|Data|RegFile|Mux15~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux15~7_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux15~6_combout\ & ((\tL|Data|RegFile|regs[28][16]~q\))) # (!\tL|Data|RegFile|Mux15~6_combout\ & (\tL|Data|RegFile|regs[20][16]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[20][16]~q\,
	datac => \tL|Data|RegFile|regs[28][16]~q\,
	datad => \tL|Data|RegFile|Mux15~6_combout\,
	combout => \tL|Data|RegFile|Mux15~7_combout\);

-- Location: LCCOMB_X43_Y25_N30
\tL|Data|RegFile|Mux15~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux15~8_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|Mux15~5_combout\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux15~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux15~5_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|InstReg|out25_to_21\(0),
	datad => \tL|Data|RegFile|Mux15~7_combout\,
	combout => \tL|Data|RegFile|Mux15~8_combout\);

-- Location: LCCOMB_X41_Y17_N12
\tL|Data|RegFile|regs[31][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][16]~feeder_combout\ = \tL|Data|RegFile|regs[31][16]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][16]~13_combout\,
	combout => \tL|Data|RegFile|regs[31][16]~feeder_combout\);

-- Location: FF_X41_Y17_N13
\tL|Data|RegFile|regs[31][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][16]~feeder_combout\,
	asdata => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Control|ALT_INV_curr_state.jal_2~q\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][16]~q\);

-- Location: FF_X46_Y21_N25
\tL|Data|RegFile|regs[27][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][16]~q\);

-- Location: FF_X45_Y21_N25
\tL|Data|RegFile|regs[23][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][16]~q\);

-- Location: FF_X45_Y21_N19
\tL|Data|RegFile|regs[19][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][16]~q\);

-- Location: LCCOMB_X45_Y21_N18
\tL|Data|RegFile|Mux15~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux15~9_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[23][16]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[19][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[23][16]~q\,
	datac => \tL|Data|RegFile|regs[19][16]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux15~9_combout\);

-- Location: LCCOMB_X46_Y21_N24
\tL|Data|RegFile|Mux15~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux15~10_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|Mux15~9_combout\ & (\tL|Data|RegFile|regs[31][16]~q\)) # (!\tL|Data|RegFile|Mux15~9_combout\ & ((\tL|Data|RegFile|regs[27][16]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|Mux15~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[31][16]~q\,
	datac => \tL|Data|RegFile|regs[27][16]~q\,
	datad => \tL|Data|RegFile|Mux15~9_combout\,
	combout => \tL|Data|RegFile|Mux15~10_combout\);

-- Location: LCCOMB_X42_Y25_N10
\tL|Data|RegFile|Mux15~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux15~11_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux15~8_combout\ & ((\tL|Data|RegFile|Mux15~10_combout\))) # (!\tL|Data|RegFile|Mux15~8_combout\ & (\tL|Data|RegFile|Mux15~3_combout\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux15~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|Mux15~3_combout\,
	datac => \tL|Data|RegFile|Mux15~8_combout\,
	datad => \tL|Data|RegFile|Mux15~10_combout\,
	combout => \tL|Data|RegFile|Mux15~11_combout\);

-- Location: FF_X41_Y22_N15
\tL|Data|RegFile|regs[10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][16]~q\);

-- Location: FF_X41_Y22_N17
\tL|Data|RegFile|regs[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][16]~q\);

-- Location: LCCOMB_X41_Y22_N16
\tL|Data|RegFile|Mux15~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux15~12_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[10][16]~q\) # ((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|regs[8][16]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|regs[10][16]~q\,
	datac => \tL|Data|RegFile|regs[8][16]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux15~12_combout\);

-- Location: FF_X40_Y22_N1
\tL|Data|RegFile|regs[11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][16]~q\);

-- Location: FF_X40_Y22_N7
\tL|Data|RegFile|regs[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][16]~q\);

-- Location: LCCOMB_X40_Y22_N0
\tL|Data|RegFile|Mux15~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux15~13_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux15~12_combout\ & (\tL|Data|RegFile|regs[11][16]~q\)) # (!\tL|Data|RegFile|Mux15~12_combout\ & ((\tL|Data|RegFile|regs[9][16]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|Mux15~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|Mux15~12_combout\,
	datac => \tL|Data|RegFile|regs[11][16]~q\,
	datad => \tL|Data|RegFile|regs[9][16]~q\,
	combout => \tL|Data|RegFile|Mux15~13_combout\);

-- Location: FF_X46_Y17_N13
\tL|Data|RegFile|regs[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][16]~q\);

-- Location: FF_X50_Y20_N5
\tL|Data|RegFile|regs[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][16]~q\);

-- Location: FF_X50_Y20_N15
\tL|Data|RegFile|regs[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][16]~q\);

-- Location: LCCOMB_X50_Y20_N14
\tL|Data|RegFile|Mux15~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux15~14_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[5][16]~q\) # ((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|regs[4][16]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|regs[5][16]~q\,
	datac => \tL|Data|RegFile|regs[4][16]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux15~14_combout\);

-- Location: FF_X47_Y17_N27
\tL|Data|RegFile|regs[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][16]~q\);

-- Location: LCCOMB_X47_Y17_N26
\tL|Data|RegFile|Mux15~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux15~15_combout\ = (\tL|Data|RegFile|Mux15~14_combout\ & (((\tL|Data|RegFile|regs[7][16]~q\) # (!\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|RegFile|Mux15~14_combout\ & (\tL|Data|RegFile|regs[6][16]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[6][16]~q\,
	datab => \tL|Data|RegFile|Mux15~14_combout\,
	datac => \tL|Data|RegFile|regs[7][16]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux15~15_combout\);

-- Location: FF_X46_Y19_N31
\tL|Data|RegFile|regs[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][16]~q\);

-- Location: FF_X45_Y20_N21
\tL|Data|RegFile|regs[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][16]~q\);

-- Location: FF_X45_Y20_N15
\tL|Data|RegFile|regs[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][16]~q\);

-- Location: LCCOMB_X45_Y20_N14
\tL|Data|RegFile|Mux15~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux15~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|regs[2][16]~q\) # ((\tL|Data|RegFile|rd_data0[8]~4_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & (((\tL|Data|RegFile|regs[1][16]~q\ & 
-- !\tL|Data|RegFile|rd_data0[8]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datab => \tL|Data|RegFile|regs[2][16]~q\,
	datac => \tL|Data|RegFile|regs[1][16]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	combout => \tL|Data|RegFile|Mux15~16_combout\);

-- Location: LCCOMB_X46_Y19_N30
\tL|Data|RegFile|Mux15~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux15~17_combout\ = (\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|Mux15~16_combout\ & ((\tL|Data|RegFile|regs[3][16]~q\))) # (!\tL|Data|RegFile|Mux15~16_combout\ & (\tL|Data|RegFile|Mux15~15_combout\)))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & (((\tL|Data|RegFile|Mux15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux15~15_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	datac => \tL|Data|RegFile|regs[3][16]~q\,
	datad => \tL|Data|RegFile|Mux15~16_combout\,
	combout => \tL|Data|RegFile|Mux15~17_combout\);

-- Location: LCCOMB_X38_Y22_N6
\tL|Data|RegFile|Mux15~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux15~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~3_combout\ & ((\tL|Data|RegFile|Mux15~13_combout\) # ((\tL|Data|RegFile|rd_data0[8]~2_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & (((!\tL|Data|RegFile|rd_data0[8]~2_combout\ 
-- & \tL|Data|RegFile|Mux15~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux15~13_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datac => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datad => \tL|Data|RegFile|Mux15~17_combout\,
	combout => \tL|Data|RegFile|Mux15~18_combout\);

-- Location: LCCOMB_X37_Y22_N4
\tL|Data|RegFile|Mux15~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux15~21_combout\ = (\tL|Data|RegFile|rd_data0[8]~2_combout\ & ((\tL|Data|RegFile|Mux15~18_combout\ & (\tL|Data|RegFile|Mux15~20_combout\)) # (!\tL|Data|RegFile|Mux15~18_combout\ & ((\tL|Data|RegFile|Mux15~11_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & (((\tL|Data|RegFile|Mux15~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux15~20_combout\,
	datab => \tL|Data|RegFile|Mux15~11_combout\,
	datac => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datad => \tL|Data|RegFile|Mux15~18_combout\,
	combout => \tL|Data|RegFile|Mux15~21_combout\);

-- Location: LCCOMB_X31_Y14_N0
\tL|Data|RegFile|Mux15~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux15~22_combout\ = (\tL|Data|RegFile|Mux15~21_combout\ & ((\tL|Data|InstReg|out25_to_21\(0)) # ((\tL|Data|RegFile|rd_data0[8]~6_combout\) # (\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	datac => \tL|Data|InstReg|out25_to_21\(2),
	datad => \tL|Data|RegFile|Mux15~21_combout\,
	combout => \tL|Data|RegFile|Mux15~22_combout\);

-- Location: FF_X31_Y14_N1
\tL|Data|RegFile|rd_data0[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux15~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(16));

-- Location: FF_X37_Y10_N29
\tL|Data|ALUOut|output[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][16]~13_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(16));

-- Location: LCCOMB_X32_Y14_N4
\tL|Data|ScuffedOut|output[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ScuffedOut|output[16]~feeder_combout\ = \tL|Data|ALUOut|output\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|ALUOut|output\(16),
	combout => \tL|Data|ScuffedOut|output[16]~feeder_combout\);

-- Location: FF_X32_Y14_N5
\tL|Data|ScuffedOut|output[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ScuffedOut|output[16]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(16));

-- Location: LCCOMB_X31_Y14_N30
\tL|Data|PCReg|output[16]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[16]~15_combout\ = (\tL|Control|curr_state.branch_2~q\ & ((\tL|Data|ScuffedOut|output\(16)))) # (!\tL|Control|curr_state.branch_2~q\ & (\tL|Data|InstReg|out15_to_0\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.branch_2~q\,
	datab => \tL|Data|InstReg|out15_to_0\(14),
	datad => \tL|Data|ScuffedOut|output\(16),
	combout => \tL|Data|PCReg|output[16]~15_combout\);

-- Location: FF_X31_Y14_N31
\tL|Data|PCReg|output[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[16]~15_combout\,
	asdata => \tL|Data|RegFile|regs[31][16]~13_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Data|PCSourceMux|ALT_INV_Equal1~0_combout\,
	ena => \tL|Data|PCEnable~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(16));

-- Location: LCCOMB_X31_Y14_N26
\tL|Data|RegAMux|output[16]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[16]~29_combout\ = (\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(16)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegFile|rd_data0\(16),
	datac => \tL|Data|PCReg|output\(16),
	datad => \tL|Control|WideOr8~combout\,
	combout => \tL|Data|RegAMux|output[16]~29_combout\);

-- Location: LCCOMB_X39_Y10_N16
\tL|Data|ALU|Add0~107\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~107_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Mux21~14_combout\ & (!\tL|Data|RegAMux|output[16]~29_combout\)) # (!\tL|Data|ALU|Mux21~14_combout\ & ((!\tL|Data|RegBMux|output[16]~37_combout\))))) # 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (((\tL|Data|RegBMux|output[16]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[16]~29_combout\,
	datab => \tL|Data|RegBMux|output[16]~37_combout\,
	datac => \tL|Data|ALU|Mux21~14_combout\,
	datad => \tL|Data|ALUCtrl|Mux15~2_combout\,
	combout => \tL|Data|ALU|Add0~107_combout\);

-- Location: LCCOMB_X37_Y10_N14
\tL|Data|ALU|Add0~108\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~108_combout\ = (\tL|Data|RegAMux|output[16]~29_combout\ & (((!\tL|Data|ALUCtrl|Mux13~2_combout\) # (!\tL|Data|ALUCtrl|Mux17~3_combout\)) # (!\tL|Data|ALUCtrl|Mux15~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datac => \tL|Data|RegAMux|output[16]~29_combout\,
	datad => \tL|Data|ALUCtrl|Mux13~2_combout\,
	combout => \tL|Data|ALU|Add0~108_combout\);

-- Location: FF_X46_Y24_N17
\tL|Data|RegFile|regs[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][15]~q\);

-- Location: FF_X46_Y24_N11
\tL|Data|RegFile|regs[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][15]~q\);

-- Location: LCCOMB_X46_Y24_N10
\tL|Data|RegFile|Mux16~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux16~6_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[22][15]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[18][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[22][15]~q\,
	datac => \tL|Data|RegFile|regs[18][15]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux16~6_combout\);

-- Location: FF_X41_Y26_N7
\tL|Data|RegFile|regs[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][15]~q\);

-- Location: FF_X41_Y26_N25
\tL|Data|RegFile|regs[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][15]~q\);

-- Location: LCCOMB_X41_Y26_N6
\tL|Data|RegFile|Mux16~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux16~7_combout\ = (\tL|Data|RegFile|Mux16~6_combout\ & (((\tL|Data|RegFile|regs[30][15]~q\)) # (!\tL|Data|InstReg|out25_to_21\(3)))) # (!\tL|Data|RegFile|Mux16~6_combout\ & (\tL|Data|InstReg|out25_to_21\(3) & 
-- ((\tL|Data|RegFile|regs[26][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux16~6_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[30][15]~q\,
	datad => \tL|Data|RegFile|regs[26][15]~q\,
	combout => \tL|Data|RegFile|Mux16~7_combout\);

-- Location: FF_X41_Y24_N19
\tL|Data|RegFile|regs[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][15]~q\);

-- Location: FF_X41_Y24_N29
\tL|Data|RegFile|regs[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][15]~q\);

-- Location: FF_X42_Y24_N7
\tL|Data|RegFile|regs[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][15]~q\);

-- Location: FF_X42_Y24_N21
\tL|Data|RegFile|regs[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][15]~q\);

-- Location: LCCOMB_X42_Y24_N6
\tL|Data|RegFile|Mux16~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux16~8_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|InstReg|out25_to_21\(3))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[24][15]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[16][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[16][15]~q\,
	datad => \tL|Data|RegFile|regs[24][15]~q\,
	combout => \tL|Data|RegFile|Mux16~8_combout\);

-- Location: LCCOMB_X41_Y24_N28
\tL|Data|RegFile|Mux16~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux16~9_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux16~8_combout\ & ((\tL|Data|RegFile|regs[28][15]~q\))) # (!\tL|Data|RegFile|Mux16~8_combout\ & (\tL|Data|RegFile|regs[20][15]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|Mux16~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[20][15]~q\,
	datac => \tL|Data|RegFile|regs[28][15]~q\,
	datad => \tL|Data|RegFile|Mux16~8_combout\,
	combout => \tL|Data|RegFile|Mux16~9_combout\);

-- Location: LCCOMB_X40_Y23_N4
\tL|Data|RegFile|Mux16~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux16~10_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|InstReg|out25_to_21\(1))) # (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|Mux16~7_combout\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux16~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|Mux16~7_combout\,
	datad => \tL|Data|RegFile|Mux16~9_combout\,
	combout => \tL|Data|RegFile|Mux16~10_combout\);

-- Location: LCCOMB_X41_Y19_N22
\tL|Data|RegFile|regs[31][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][15]~feeder_combout\ = \tL|Data|RegFile|regs[31][15]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][15]~12_combout\,
	combout => \tL|Data|RegFile|regs[31][15]~feeder_combout\);

-- Location: FF_X41_Y19_N23
\tL|Data|RegFile|regs[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][15]~feeder_combout\,
	asdata => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Control|ALT_INV_curr_state.jal_2~q\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][15]~q\);

-- Location: FF_X40_Y20_N11
\tL|Data|RegFile|regs[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][15]~q\);

-- Location: FF_X39_Y20_N19
\tL|Data|RegFile|regs[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][15]~q\);

-- Location: FF_X39_Y20_N29
\tL|Data|RegFile|regs[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][15]~q\);

-- Location: LCCOMB_X39_Y20_N28
\tL|Data|RegFile|Mux16~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux16~11_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[23][15]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[19][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[23][15]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[19][15]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux16~11_combout\);

-- Location: LCCOMB_X40_Y20_N10
\tL|Data|RegFile|Mux16~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux16~12_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|Mux16~11_combout\ & (\tL|Data|RegFile|regs[31][15]~q\)) # (!\tL|Data|RegFile|Mux16~11_combout\ & ((\tL|Data|RegFile|regs[27][15]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|Mux16~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[31][15]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[27][15]~q\,
	datad => \tL|Data|RegFile|Mux16~11_combout\,
	combout => \tL|Data|RegFile|Mux16~12_combout\);

-- Location: FF_X39_Y23_N5
\tL|Data|RegFile|regs[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][15]~q\);

-- Location: FF_X39_Y23_N11
\tL|Data|RegFile|regs[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][15]~q\);

-- Location: LCCOMB_X39_Y23_N10
\tL|Data|RegFile|Mux16~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux16~4_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[25][15]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[17][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[25][15]~q\,
	datac => \tL|Data|RegFile|regs[17][15]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux16~4_combout\);

-- Location: FF_X40_Y23_N13
\tL|Data|RegFile|regs[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][15]~q\);

-- Location: FF_X40_Y23_N3
\tL|Data|RegFile|regs[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][15]~q\);

-- Location: LCCOMB_X40_Y23_N12
\tL|Data|RegFile|Mux16~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux16~5_combout\ = (\tL|Data|RegFile|Mux16~4_combout\ & (((\tL|Data|RegFile|regs[29][15]~q\)) # (!\tL|Data|InstReg|out25_to_21\(2)))) # (!\tL|Data|RegFile|Mux16~4_combout\ & (\tL|Data|InstReg|out25_to_21\(2) & 
-- ((\tL|Data|RegFile|regs[21][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux16~4_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[29][15]~q\,
	datad => \tL|Data|RegFile|regs[21][15]~q\,
	combout => \tL|Data|RegFile|Mux16~5_combout\);

-- Location: LCCOMB_X40_Y23_N10
\tL|Data|RegFile|Mux16~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux16~13_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux16~10_combout\ & (\tL|Data|RegFile|Mux16~12_combout\)) # (!\tL|Data|RegFile|Mux16~10_combout\ & ((\tL|Data|RegFile|Mux16~5_combout\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|Mux16~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|Mux16~10_combout\,
	datac => \tL|Data|RegFile|Mux16~12_combout\,
	datad => \tL|Data|RegFile|Mux16~5_combout\,
	combout => \tL|Data|RegFile|Mux16~13_combout\);

-- Location: FF_X47_Y18_N13
\tL|Data|RegFile|regs[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][15]~q\);

-- Location: FF_X50_Y20_N13
\tL|Data|RegFile|regs[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][15]~q\);

-- Location: FF_X47_Y20_N27
\tL|Data|RegFile|regs[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][15]~q\);

-- Location: FF_X49_Y18_N25
\tL|Data|RegFile|regs[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][15]~q\);

-- Location: FF_X40_Y18_N17
\tL|Data|RegFile|regs[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][15]~q\);

-- Location: LCCOMB_X40_Y18_N16
\tL|Data|RegFile|Mux16~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux16~14_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|regs[6][15]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[4][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[6][15]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[4][15]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux16~14_combout\);

-- Location: LCCOMB_X47_Y20_N26
\tL|Data|RegFile|Mux16~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux16~15_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux16~14_combout\ & ((\tL|Data|RegFile|regs[7][15]~q\))) # (!\tL|Data|RegFile|Mux16~14_combout\ & (\tL|Data|RegFile|regs[5][15]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux16~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[5][15]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[7][15]~q\,
	datad => \tL|Data|RegFile|Mux16~14_combout\,
	combout => \tL|Data|RegFile|Mux16~15_combout\);

-- Location: FF_X46_Y19_N21
\tL|Data|RegFile|regs[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][15]~q\);

-- Location: LCCOMB_X46_Y19_N20
\tL|Data|RegFile|Mux16~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux16~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|Mux16~15_combout\) # ((\tL|Data|RegFile|rd_data0[8]~5_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & (((\tL|Data|RegFile|regs[1][15]~q\ & 
-- !\tL|Data|RegFile|rd_data0[8]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux16~15_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	datac => \tL|Data|RegFile|regs[1][15]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	combout => \tL|Data|RegFile|Mux16~16_combout\);

-- Location: LCCOMB_X46_Y19_N6
\tL|Data|RegFile|Mux16~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux16~17_combout\ = (\tL|Data|RegFile|Mux16~16_combout\ & (((\tL|Data|RegFile|regs[3][15]~q\) # (!\tL|Data|RegFile|rd_data0[8]~5_combout\)))) # (!\tL|Data|RegFile|Mux16~16_combout\ & (\tL|Data|RegFile|regs[2][15]~q\ & 
-- ((\tL|Data|RegFile|rd_data0[8]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[2][15]~q\,
	datab => \tL|Data|RegFile|Mux16~16_combout\,
	datac => \tL|Data|RegFile|regs[3][15]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	combout => \tL|Data|RegFile|Mux16~17_combout\);

-- Location: LCCOMB_X39_Y19_N12
\tL|Data|RegFile|Mux16~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux16~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~2_combout\ & ((\tL|Data|RegFile|rd_data0[8]~3_combout\) # ((\tL|Data|RegFile|Mux16~13_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & 
-- ((\tL|Data|RegFile|Mux16~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datac => \tL|Data|RegFile|Mux16~13_combout\,
	datad => \tL|Data|RegFile|Mux16~17_combout\,
	combout => \tL|Data|RegFile|Mux16~18_combout\);

-- Location: FF_X38_Y15_N21
\tL|Data|RegFile|regs[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][15]~q\);

-- Location: FF_X43_Y19_N23
\tL|Data|RegFile|regs[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][15]~q\);

-- Location: FF_X39_Y19_N9
\tL|Data|RegFile|regs[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][15]~q\);

-- Location: FF_X39_Y19_N15
\tL|Data|RegFile|regs[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][15]~q\);

-- Location: LCCOMB_X39_Y19_N14
\tL|Data|RegFile|Mux16~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux16~19_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[14][15]~q\) # ((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|regs[12][15]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|regs[14][15]~q\,
	datac => \tL|Data|RegFile|regs[12][15]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux16~19_combout\);

-- Location: LCCOMB_X43_Y19_N22
\tL|Data|RegFile|Mux16~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux16~20_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux16~19_combout\ & (\tL|Data|RegFile|regs[15][15]~q\)) # (!\tL|Data|RegFile|Mux16~19_combout\ & ((\tL|Data|RegFile|regs[13][15]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux16~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[15][15]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[13][15]~q\,
	datad => \tL|Data|RegFile|Mux16~19_combout\,
	combout => \tL|Data|RegFile|Mux16~20_combout\);

-- Location: FF_X43_Y18_N31
\tL|Data|RegFile|regs[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][15]~q\);

-- Location: FF_X44_Y18_N31
\tL|Data|RegFile|regs[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][15]~q\);

-- Location: FF_X44_Y18_N9
\tL|Data|RegFile|regs[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][15]~q\);

-- Location: LCCOMB_X44_Y18_N8
\tL|Data|RegFile|Mux16~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux16~2_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[9][15]~q\) # ((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|regs[8][15]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[9][15]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[8][15]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux16~2_combout\);

-- Location: FF_X43_Y18_N17
\tL|Data|RegFile|regs[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][15]~q\);

-- Location: LCCOMB_X43_Y18_N16
\tL|Data|RegFile|Mux16~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux16~3_combout\ = (\tL|Data|RegFile|Mux16~2_combout\ & (((\tL|Data|RegFile|regs[11][15]~q\) # (!\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|RegFile|Mux16~2_combout\ & (\tL|Data|RegFile|regs[10][15]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[10][15]~q\,
	datab => \tL|Data|RegFile|Mux16~2_combout\,
	datac => \tL|Data|RegFile|regs[11][15]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux16~3_combout\);

-- Location: LCCOMB_X39_Y19_N30
\tL|Data|RegFile|Mux16~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux16~21_combout\ = (\tL|Data|RegFile|Mux16~18_combout\ & (((\tL|Data|RegFile|Mux16~20_combout\)) # (!\tL|Data|RegFile|rd_data0[8]~3_combout\))) # (!\tL|Data|RegFile|Mux16~18_combout\ & (\tL|Data|RegFile|rd_data0[8]~3_combout\ & 
-- ((\tL|Data|RegFile|Mux16~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux16~18_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datac => \tL|Data|RegFile|Mux16~20_combout\,
	datad => \tL|Data|RegFile|Mux16~3_combout\,
	combout => \tL|Data|RegFile|Mux16~21_combout\);

-- Location: LCCOMB_X39_Y13_N12
\tL|Data|RegFile|Mux16~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux16~22_combout\ = (\tL|Data|RegFile|Mux16~21_combout\ & ((\tL|Data|InstReg|out25_to_21\(0)) # ((\tL|Data|InstReg|out25_to_21\(2)) # (\tL|Data|RegFile|rd_data0[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|Mux16~21_combout\,
	datac => \tL|Data|InstReg|out25_to_21\(2),
	datad => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	combout => \tL|Data|RegFile|Mux16~22_combout\);

-- Location: FF_X39_Y13_N13
\tL|Data|RegFile|rd_data0[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux16~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(15));

-- Location: LCCOMB_X39_Y13_N30
\tL|Data|RegAMux|output[15]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[15]~30_combout\ = (\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(15)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0\(15),
	datac => \tL|Data|PCReg|output\(15),
	datad => \tL|Control|WideOr8~combout\,
	combout => \tL|Data|RegAMux|output[15]~30_combout\);

-- Location: LCCOMB_X40_Y11_N14
\tL|Data|ALU|Add0~109\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~109_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Mux21~14_combout\ & (!\tL|Data|RegAMux|output[15]~30_combout\)) # (!\tL|Data|ALU|Mux21~14_combout\ & ((\tL|Data|RegBMux|output[15]~41_combout\))))) # 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (((!\tL|Data|RegBMux|output[15]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[15]~30_combout\,
	datab => \tL|Data|ALU|Mux21~14_combout\,
	datac => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datad => \tL|Data|RegBMux|output[15]~41_combout\,
	combout => \tL|Data|ALU|Add0~109_combout\);

-- Location: LCCOMB_X42_Y10_N28
\tL|Data|ALU|Add0~110\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~110_combout\ = (\tL|Data|RegAMux|output[15]~30_combout\ & (((!\tL|Data|ALUCtrl|Mux13~2_combout\) # (!\tL|Data|ALUCtrl|Mux17~3_combout\)) # (!\tL|Data|ALUCtrl|Mux15~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|RegAMux|output[15]~30_combout\,
	datac => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datad => \tL|Data|ALUCtrl|Mux13~2_combout\,
	combout => \tL|Data|ALU|Add0~110_combout\);

-- Location: FF_X46_Y17_N11
\tL|Data|RegFile|regs[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][14]~q\);

-- Location: FF_X46_Y17_N21
\tL|Data|RegFile|regs[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][14]~q\);

-- Location: FF_X49_Y17_N25
\tL|Data|RegFile|regs[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][14]~q\);

-- Location: LCCOMB_X49_Y17_N24
\tL|Data|RegFile|Mux17~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux17~14_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|regs[5][14]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[4][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|regs[5][14]~q\,
	datac => \tL|Data|RegFile|regs[4][14]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux17~14_combout\);

-- Location: FF_X47_Y17_N11
\tL|Data|RegFile|regs[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][14]~q\);

-- Location: LCCOMB_X47_Y17_N10
\tL|Data|RegFile|Mux17~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux17~15_combout\ = (\tL|Data|RegFile|Mux17~14_combout\ & (((\tL|Data|RegFile|regs[7][14]~q\) # (!\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|RegFile|Mux17~14_combout\ & (\tL|Data|RegFile|regs[6][14]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[6][14]~q\,
	datab => \tL|Data|RegFile|Mux17~14_combout\,
	datac => \tL|Data|RegFile|regs[7][14]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux17~15_combout\);

-- Location: FF_X46_Y18_N27
\tL|Data|RegFile|regs[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][14]~q\);

-- Location: FF_X45_Y20_N25
\tL|Data|RegFile|regs[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][14]~q\);

-- Location: FF_X45_Y20_N7
\tL|Data|RegFile|regs[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][14]~q\);

-- Location: LCCOMB_X45_Y20_N6
\tL|Data|RegFile|Mux17~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux17~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|regs[2][14]~q\) # ((\tL|Data|RegFile|rd_data0[8]~4_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & (((\tL|Data|RegFile|regs[1][14]~q\ & 
-- !\tL|Data|RegFile|rd_data0[8]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datab => \tL|Data|RegFile|regs[2][14]~q\,
	datac => \tL|Data|RegFile|regs[1][14]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	combout => \tL|Data|RegFile|Mux17~16_combout\);

-- Location: LCCOMB_X46_Y18_N26
\tL|Data|RegFile|Mux17~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux17~17_combout\ = (\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|Mux17~16_combout\ & ((\tL|Data|RegFile|regs[3][14]~q\))) # (!\tL|Data|RegFile|Mux17~16_combout\ & (\tL|Data|RegFile|Mux17~15_combout\)))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & (((\tL|Data|RegFile|Mux17~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	datab => \tL|Data|RegFile|Mux17~15_combout\,
	datac => \tL|Data|RegFile|regs[3][14]~q\,
	datad => \tL|Data|RegFile|Mux17~16_combout\,
	combout => \tL|Data|RegFile|Mux17~17_combout\);

-- Location: FF_X40_Y22_N19
\tL|Data|RegFile|regs[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][14]~q\);

-- Location: FF_X40_Y22_N17
\tL|Data|RegFile|regs[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][14]~q\);

-- Location: FF_X41_Y22_N25
\tL|Data|RegFile|regs[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][14]~q\);

-- Location: FF_X41_Y22_N3
\tL|Data|RegFile|regs[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][14]~q\);

-- Location: LCCOMB_X41_Y22_N24
\tL|Data|RegFile|Mux17~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux17~12_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0)) # ((\tL|Data|RegFile|regs[10][14]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(1) & (!\tL|Data|InstReg|out25_to_21\(0) & 
-- (\tL|Data|RegFile|regs[8][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[8][14]~q\,
	datad => \tL|Data|RegFile|regs[10][14]~q\,
	combout => \tL|Data|RegFile|Mux17~12_combout\);

-- Location: LCCOMB_X40_Y22_N16
\tL|Data|RegFile|Mux17~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux17~13_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux17~12_combout\ & ((\tL|Data|RegFile|regs[11][14]~q\))) # (!\tL|Data|RegFile|Mux17~12_combout\ & (\tL|Data|RegFile|regs[9][14]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux17~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|regs[9][14]~q\,
	datac => \tL|Data|RegFile|regs[11][14]~q\,
	datad => \tL|Data|RegFile|Mux17~12_combout\,
	combout => \tL|Data|RegFile|Mux17~13_combout\);

-- Location: LCCOMB_X45_Y22_N20
\tL|Data|RegFile|Mux17~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux17~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~2_combout\ & (((\tL|Data|RegFile|rd_data0[8]~3_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & ((\tL|Data|RegFile|rd_data0[8]~3_combout\ & 
-- ((\tL|Data|RegFile|Mux17~13_combout\))) # (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & (\tL|Data|RegFile|Mux17~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datab => \tL|Data|RegFile|Mux17~17_combout\,
	datac => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datad => \tL|Data|RegFile|Mux17~13_combout\,
	combout => \tL|Data|RegFile|Mux17~18_combout\);

-- Location: LCCOMB_X38_Y9_N28
\tL|Data|ALU|ShiftLeft0~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~61_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftLeft0~33_combout\))) # (!\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftLeft0~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|ALU|ShiftLeft0~35_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~33_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~61_combout\);

-- Location: LCCOMB_X38_Y9_N8
\tL|Data|ALU|Mux17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux17~0_combout\ = (!\tL|Data|InstReg|out15_to_0\(10) & ((\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|ALU|ShiftLeft0~61_combout\))) # (!\tL|Data|InstReg|out15_to_0\(9) & (\tL|Data|ALU|ShiftLeft0~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(10),
	datab => \tL|Data|InstReg|out15_to_0\(9),
	datac => \tL|Data|ALU|ShiftLeft0~64_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~61_combout\,
	combout => \tL|Data|ALU|Mux17~0_combout\);

-- Location: LCCOMB_X34_Y13_N24
\tL|Data|ALU|ShiftRight1~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~53_combout\ = (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(20))) # (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegFile|rd_data1\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(7),
	datab => \tL|Data|RegFile|rd_data1\(20),
	datac => \tL|Data|RegFile|rd_data1\(18),
	datad => \tL|Data|InstReg|out15_to_0\(6),
	combout => \tL|Data|ALU|ShiftRight1~53_combout\);

-- Location: LCCOMB_X35_Y13_N8
\tL|Data|ALU|ShiftRight0~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~60_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & ((\tL|Data|ALU|ShiftRight1~54_combout\) # (\tL|Data|ALU|ShiftRight1~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight1~54_combout\,
	datab => \tL|Data|ALU|ShiftRight1~53_combout\,
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|ALU|ShiftRight0~60_combout\);

-- Location: LCCOMB_X35_Y15_N26
\tL|Data|ALU|ShiftRight1~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~15_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegBMux|output[17]~39_combout\))) # (!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegBMux|output[15]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(7),
	datac => \tL|Data|RegBMux|output[15]~41_combout\,
	datad => \tL|Data|RegBMux|output[17]~39_combout\,
	combout => \tL|Data|ALU|ShiftRight1~15_combout\);

-- Location: LCCOMB_X35_Y15_N14
\tL|Data|ALU|ShiftRight1~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~55_combout\ = (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & ((!\tL|Data|RegBMux|output[16]~37_combout\))) # (!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegBMux|output[14]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datab => \tL|Data|RegBMux|output[14]~43_combout\,
	datac => \tL|Data|RegBMux|output[16]~37_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(7),
	combout => \tL|Data|ALU|ShiftRight1~55_combout\);

-- Location: LCCOMB_X36_Y15_N24
\tL|Data|ALU|ShiftRight1~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~56_combout\ = (\tL|Data|ALU|ShiftRight1~55_combout\) # ((\tL|Data|InstReg|out15_to_0\(6) & \tL|Data|ALU|ShiftRight1~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|ALU|ShiftRight1~15_combout\,
	datad => \tL|Data|ALU|ShiftRight1~55_combout\,
	combout => \tL|Data|ALU|ShiftRight1~56_combout\);

-- Location: LCCOMB_X35_Y13_N30
\tL|Data|ALU|ShiftRight0~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~61_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftRight0~60_combout\)) # (!\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftRight1~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|ShiftRight0~60_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|ALU|ShiftRight1~56_combout\,
	combout => \tL|Data|ALU|ShiftRight0~61_combout\);

-- Location: LCCOMB_X36_Y10_N30
\tL|Data|ALU|ShiftLeft0~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~80_combout\ = (\tL|Data|InstReg|out15_to_0\(9)) # ((\tL|Data|InstReg|out15_to_0\(8)) # (\tL|Data|InstReg|out15_to_0\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|InstReg|out15_to_0\(7),
	combout => \tL|Data|ALU|ShiftLeft0~80_combout\);

-- Location: LCCOMB_X36_Y10_N20
\tL|Data|ALU|ShiftRight0~94\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~94_combout\ = (!\tL|Data|ALU|ShiftLeft0~80_combout\ & ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|ALU|ShiftRight1~57_combout\ & \tL|Data|RegBMux|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~80_combout\,
	datab => \tL|Data|ALU|ShiftRight1~57_combout\,
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|ALU|ShiftRight0~94_combout\);

-- Location: LCCOMB_X37_Y13_N16
\tL|Data|ALU|Mux21~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux21~16_combout\ = (\tL|Data|ALUCtrl|Mux16~4_combout\ $ (!\tL|Data|ALUCtrl|Mux15~2_combout\)) # (!\tL|Data|ALUCtrl|Mux14~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datab => \tL|Data|ALUCtrl|Mux14~2_combout\,
	datad => \tL|Data|ALUCtrl|Mux15~2_combout\,
	combout => \tL|Data|ALU|Mux21~16_combout\);

-- Location: LCCOMB_X37_Y13_N26
\tL|Data|ALU|Mux21~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux21~17_combout\ = (\tL|Data|InstReg|out15_to_0\(10) & (((!\tL|Data|ALU|Mux21~7_combout\)))) # (!\tL|Data|InstReg|out15_to_0\(10) & (\tL|Data|InstReg|out15_to_0\(9) & ((!\tL|Data|ALU|Mux21~7_combout\) # (!\tL|Data|ALU|Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~5_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(10),
	datac => \tL|Data|InstReg|out15_to_0\(9),
	datad => \tL|Data|ALU|Mux21~7_combout\,
	combout => \tL|Data|ALU|Mux21~17_combout\);

-- Location: LCCOMB_X37_Y13_N0
\tL|Data|ALU|Mux21~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux21~18_combout\ = (\tL|Data|ALU|Mux21~8_combout\ & ((\tL|Data|ALU|Mux21~16_combout\) # ((\tL|Data|ALUCtrl|Mux15~2_combout\) # (\tL|Data|ALU|Mux21~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~16_combout\,
	datab => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datac => \tL|Data|ALU|Mux21~17_combout\,
	datad => \tL|Data|ALU|Mux21~8_combout\,
	combout => \tL|Data|ALU|Mux21~18_combout\);

-- Location: LCCOMB_X38_Y10_N10
\tL|Data|ALU|ShiftRight0~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~75_combout\ = (!\tL|Data|InstReg|out15_to_0\(8) & (!\tL|Data|InstReg|out15_to_0\(6) & (!\tL|Data|InstReg|out15_to_0\(9) & !\tL|Data|InstReg|out15_to_0\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(8),
	datab => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|InstReg|out15_to_0\(9),
	datad => \tL|Data|InstReg|out15_to_0\(7),
	combout => \tL|Data|ALU|ShiftRight0~75_combout\);

-- Location: LCCOMB_X39_Y11_N12
\tL|Data|ALU|ShiftRight1~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~77_combout\ = (\tL|Data|ALU|ShiftRight0~75_combout\ & (\tL|Data|RegFile|rd_data1\(30))) # (!\tL|Data|ALU|ShiftRight0~75_combout\ & ((\tL|Data|RegFile|rd_data1\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~75_combout\,
	datac => \tL|Data|RegFile|rd_data1\(30),
	datad => \tL|Data|RegFile|rd_data1\(31),
	combout => \tL|Data|ALU|ShiftRight1~77_combout\);

-- Location: LCCOMB_X39_Y11_N2
\tL|Data|ALU|ShiftRight1~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~78_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|ALU|ShiftRight1~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|Equal2~2_combout\,
	datac => \tL|Data|RegBMux|output[18]~48_combout\,
	datad => \tL|Data|ALU|ShiftRight1~77_combout\,
	combout => \tL|Data|ALU|ShiftRight1~78_combout\);

-- Location: LCCOMB_X37_Y13_N14
\tL|Data|ALU|Mux21~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux21~31_combout\ = ((!\tL|Data|ALUCtrl|Mux13~2_combout\ & (\tL|Data|ALUCtrl|Mux17~3_combout\ & !\tL|Data|ALU|Mux21~4_combout\))) # (!\tL|Data|ALUCtrl|Mux14~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datac => \tL|Data|ALU|Mux21~4_combout\,
	datad => \tL|Data|ALUCtrl|Mux14~2_combout\,
	combout => \tL|Data|ALU|Mux21~31_combout\);

-- Location: LCCOMB_X40_Y13_N16
\tL|Data|ALU|Mux21~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux21~15_combout\ = (\tL|Data|ALUCtrl|Mux14~2_combout\ & ((\tL|Data|ALUCtrl|Mux17~3_combout\) # (\tL|Data|ALUCtrl|Mux16~4_combout\ $ (!\tL|Data|ALUCtrl|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datab => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datac => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datad => \tL|Data|ALUCtrl|Mux14~2_combout\,
	combout => \tL|Data|ALU|Mux21~15_combout\);

-- Location: LCCOMB_X44_Y12_N18
\tL|Data|ALU|Add0~204\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~204_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\ & (!\tL|Data|RegAMux|output[14]~31_combout\)) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Data|RegBMux|output[14]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[14]~31_combout\,
	datac => \tL|Data|RegBMux|output[14]~43_combout\,
	datad => \tL|Data|ALUCtrl|Mux13~2_combout\,
	combout => \tL|Data|ALU|Add0~204_combout\);

-- Location: LCCOMB_X40_Y10_N20
\tL|Data|ALU|Add0~111\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~111_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Mux21~14_combout\ & (!\tL|Data|RegAMux|output[14]~31_combout\)) # (!\tL|Data|ALU|Mux21~14_combout\ & ((\tL|Data|RegBMux|output[14]~43_combout\))))) # 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (((!\tL|Data|RegBMux|output[14]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~14_combout\,
	datab => \tL|Data|RegAMux|output[14]~31_combout\,
	datac => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datad => \tL|Data|RegBMux|output[14]~43_combout\,
	combout => \tL|Data|ALU|Add0~111_combout\);

-- Location: FF_X41_Y16_N27
\tL|Data|MemDataReg|output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[13]~31_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(13));

-- Location: LCCOMB_X43_Y16_N0
\tL|Data|ALU|Mux18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux18~0_combout\ = (!\tL|Data|InstReg|out15_to_0\(10) & ((\tL|Data|InstReg|out15_to_0\(9) & (\tL|Data|ALU|ShiftLeft0~31_combout\)) # (!\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|ALU|ShiftLeft0~92_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datab => \tL|Data|InstReg|out15_to_0\(10),
	datac => \tL|Data|ALU|ShiftLeft0~31_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~92_combout\,
	combout => \tL|Data|ALU|Mux18~0_combout\);

-- Location: LCCOMB_X35_Y15_N30
\tL|Data|ALU|ShiftRight0~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~53_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & (((\tL|Data|InstReg|out15_to_0\(7))))) # (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegBMux|output[15]~41_combout\))) # 
-- (!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegBMux|output[13]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[13]~47_combout\,
	datab => \tL|Data|RegBMux|output[15]~41_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(6),
	datad => \tL|Data|InstReg|out15_to_0\(7),
	combout => \tL|Data|ALU|ShiftRight0~53_combout\);

-- Location: LCCOMB_X35_Y15_N20
\tL|Data|ALU|ShiftRight0~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~54_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|ALU|ShiftRight0~53_combout\ & (!\tL|Data|RegBMux|output[16]~37_combout\)) # (!\tL|Data|ALU|ShiftRight0~53_combout\ & ((\tL|Data|RegBMux|output[14]~43_combout\))))) # 
-- (!\tL|Data|InstReg|out15_to_0\(6) & (((\tL|Data|ALU|ShiftRight0~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datab => \tL|Data|RegBMux|output[16]~37_combout\,
	datac => \tL|Data|RegBMux|output[14]~43_combout\,
	datad => \tL|Data|ALU|ShiftRight0~53_combout\,
	combout => \tL|Data|ALU|ShiftRight0~54_combout\);

-- Location: LCCOMB_X36_Y9_N22
\tL|Data|ALU|ShiftRight0~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~55_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftRight0~52_combout\)) # (!\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftRight0~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|ShiftRight0~52_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|ALU|ShiftRight0~54_combout\,
	combout => \tL|Data|ALU|ShiftRight0~55_combout\);

-- Location: LCCOMB_X37_Y15_N8
\tL|Data|ALU|ShiftRight0~99\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~99_combout\ = (!\tL|Data|InstReg|out15_to_0\(9) & (!\tL|Data|InstReg|out15_to_0\(8) & \tL|Data|ALU|ShiftRight0~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|ALU|ShiftRight0~58_combout\,
	combout => \tL|Data|ALU|ShiftRight0~99_combout\);

-- Location: LCCOMB_X36_Y9_N10
\tL|Data|ALU|ShiftRight1~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~67_combout\ = (\tL|Data|RegBMux|Equal2~2_combout\ & ((\tL|Data|ALU|ShiftLeft0~80_combout\ & (\tL|Data|RegFile|rd_data1\(31))) # (!\tL|Data|ALU|ShiftLeft0~80_combout\ & ((\tL|Data|ALU|ShiftRight1~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(31),
	datab => \tL|Data|ALU|ShiftRight1~25_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~80_combout\,
	datad => \tL|Data|RegBMux|Equal2~2_combout\,
	combout => \tL|Data|ALU|ShiftRight1~67_combout\);

-- Location: LCCOMB_X36_Y14_N30
\tL|Data|ALU|ShiftRight1~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~86_combout\ = (\tL|Data|ALU|ShiftRight1~67_combout\) # ((\tL|Control|curr_state.slti_1~q\ & (\tL|Data|InstReg|out15_to_0\(15) & !\tL|Control|WideOr2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.slti_1~q\,
	datab => \tL|Data|InstReg|out15_to_0\(15),
	datac => \tL|Control|WideOr2~4_combout\,
	datad => \tL|Data|ALU|ShiftRight1~67_combout\,
	combout => \tL|Data|ALU|ShiftRight1~86_combout\);

-- Location: FF_X37_Y12_N31
\tL|Data|ALUOut|output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][13]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(13));

-- Location: FF_X40_Y15_N29
\tL|Data|ScuffedOut|output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|ALUOut|output\(13),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(13));

-- Location: LCCOMB_X44_Y12_N14
\tL|Data|PCReg|output[13]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[13]~18_combout\ = (\tL|Control|curr_state.branch_2~q\ & (\tL|Data|ScuffedOut|output\(13))) # (!\tL|Control|curr_state.branch_2~q\ & ((\tL|Data|InstReg|out15_to_0\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ScuffedOut|output\(13),
	datab => \tL|Control|curr_state.branch_2~q\,
	datad => \tL|Data|InstReg|out15_to_0\(11),
	combout => \tL|Data|PCReg|output[13]~18_combout\);

-- Location: FF_X44_Y12_N15
\tL|Data|PCReg|output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[13]~18_combout\,
	asdata => \tL|Data|RegFile|regs[31][13]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Data|PCSourceMux|ALT_INV_Equal1~0_combout\,
	ena => \tL|Data|PCEnable~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(13));

-- Location: LCCOMB_X44_Y12_N0
\tL|Data|ALU|Add0~206\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~206_combout\ = (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(13))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datab => \tL|Control|WideOr8~combout\,
	datac => \tL|Data|PCReg|output\(13),
	datad => \tL|Data|RegFile|rd_data0\(13),
	combout => \tL|Data|ALU|Add0~206_combout\);

-- Location: LCCOMB_X36_Y13_N8
\tL|Data|ALU|Mux18~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux18~2_combout\ = (\tL|Data|ALU|Mux21~12_combout\ & (((\tL|Data|RegAMux|output[13]~32_combout\ & \tL|Data|RegBMux|output[13]~47_combout\)))) # (!\tL|Data|ALU|Mux21~12_combout\ & ((\tL|Data|ALUCtrl|Mux13~2_combout\ & 
-- (!\tL|Data|RegAMux|output[13]~32_combout\)) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Data|RegBMux|output[13]~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datab => \tL|Data|RegAMux|output[13]~32_combout\,
	datac => \tL|Data|ALU|Mux21~12_combout\,
	datad => \tL|Data|RegBMux|output[13]~47_combout\,
	combout => \tL|Data|ALU|Mux18~2_combout\);

-- Location: FF_X38_Y18_N9
\tL|Data|RegFile|regs[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][2]~q\);

-- Location: FF_X38_Y18_N11
\tL|Data|RegFile|regs[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][2]~q\);

-- Location: FF_X41_Y18_N1
\tL|Data|RegFile|regs[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][2]~q\);

-- Location: LCCOMB_X41_Y18_N22
\tL|Data|RegFile|Mux29~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux29~2_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|InstReg|out25_to_21\(0))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[9][2]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|regs[8][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[8][2]~q\,
	datad => \tL|Data|RegFile|regs[9][2]~q\,
	combout => \tL|Data|RegFile|Mux29~2_combout\);

-- Location: LCCOMB_X38_Y18_N10
\tL|Data|RegFile|Mux29~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux29~3_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux29~2_combout\ & ((\tL|Data|RegFile|regs[11][2]~q\))) # (!\tL|Data|RegFile|Mux29~2_combout\ & (\tL|Data|RegFile|regs[10][2]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|regs[10][2]~q\,
	datac => \tL|Data|RegFile|regs[11][2]~q\,
	datad => \tL|Data|RegFile|Mux29~2_combout\,
	combout => \tL|Data|RegFile|Mux29~3_combout\);

-- Location: FF_X36_Y22_N7
\tL|Data|RegFile|regs[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][2]~q\);

-- Location: FF_X39_Y22_N23
\tL|Data|RegFile|regs[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][2]~q\);

-- Location: LCCOMB_X39_Y22_N22
\tL|Data|RegFile|Mux29~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux29~19_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[14][2]~q\) # ((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|regs[12][2]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[14][2]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[12][2]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux29~19_combout\);

-- Location: FF_X37_Y18_N7
\tL|Data|RegFile|regs[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][2]~q\);

-- Location: FF_X36_Y22_N5
\tL|Data|RegFile|regs[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][2]~q\);

-- Location: LCCOMB_X36_Y22_N4
\tL|Data|RegFile|Mux29~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux29~20_combout\ = (\tL|Data|RegFile|Mux29~19_combout\ & ((\tL|Data|RegFile|regs[15][2]~q\) # ((!\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|RegFile|Mux29~19_combout\ & (((\tL|Data|RegFile|regs[13][2]~q\ & 
-- \tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux29~19_combout\,
	datab => \tL|Data|RegFile|regs[15][2]~q\,
	datac => \tL|Data|RegFile|regs[13][2]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux29~20_combout\);

-- Location: FF_X50_Y21_N17
\tL|Data|RegFile|regs[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][2]~q\);

-- Location: FF_X51_Y21_N29
\tL|Data|RegFile|regs[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][2]~q\);

-- Location: FF_X47_Y21_N27
\tL|Data|RegFile|regs[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][2]~q\);

-- Location: FF_X46_Y21_N13
\tL|Data|RegFile|regs[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][2]~q\);

-- Location: LCCOMB_X46_Y21_N12
\tL|Data|RegFile|Mux29~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux29~14_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[6][2]~q\) # ((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|regs[4][2]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[6][2]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[4][2]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux29~14_combout\);

-- Location: LCCOMB_X51_Y21_N28
\tL|Data|RegFile|Mux29~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux29~15_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux29~14_combout\ & ((\tL|Data|RegFile|regs[7][2]~q\))) # (!\tL|Data|RegFile|Mux29~14_combout\ & (\tL|Data|RegFile|regs[5][2]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux29~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[5][2]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[7][2]~q\,
	datad => \tL|Data|RegFile|Mux29~14_combout\,
	combout => \tL|Data|RegFile|Mux29~15_combout\);

-- Location: FF_X49_Y21_N27
\tL|Data|RegFile|regs[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][2]~q\);

-- Location: LCCOMB_X49_Y21_N26
\tL|Data|RegFile|Mux29~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux29~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~5_combout\ & (((\tL|Data|RegFile|rd_data0[8]~4_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|rd_data0[8]~4_combout\ & (\tL|Data|RegFile|Mux29~15_combout\)) 
-- # (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|regs[1][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datab => \tL|Data|RegFile|Mux29~15_combout\,
	datac => \tL|Data|RegFile|regs[1][2]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	combout => \tL|Data|RegFile|Mux29~16_combout\);

-- Location: FF_X49_Y22_N7
\tL|Data|RegFile|regs[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][2]~q\);

-- Location: FF_X49_Y22_N29
\tL|Data|RegFile|regs[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][2]~q\);

-- Location: LCCOMB_X49_Y22_N6
\tL|Data|RegFile|Mux29~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux29~17_combout\ = (\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|Mux29~16_combout\ & (\tL|Data|RegFile|regs[3][2]~q\)) # (!\tL|Data|RegFile|Mux29~16_combout\ & ((\tL|Data|RegFile|regs[2][2]~q\))))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & (\tL|Data|RegFile|Mux29~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datab => \tL|Data|RegFile|Mux29~16_combout\,
	datac => \tL|Data|RegFile|regs[3][2]~q\,
	datad => \tL|Data|RegFile|regs[2][2]~q\,
	combout => \tL|Data|RegFile|Mux29~17_combout\);

-- Location: FF_X41_Y24_N9
\tL|Data|RegFile|regs[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][2]~q\);

-- Location: FF_X41_Y24_N11
\tL|Data|RegFile|regs[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][2]~q\);

-- Location: FF_X40_Y24_N19
\tL|Data|RegFile|regs[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][2]~q\);

-- Location: FF_X40_Y24_N21
\tL|Data|RegFile|regs[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][2]~q\);

-- Location: LCCOMB_X40_Y24_N18
\tL|Data|RegFile|Mux29~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux29~8_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|InstReg|out25_to_21\(3))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[24][2]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[16][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[16][2]~q\,
	datad => \tL|Data|RegFile|regs[24][2]~q\,
	combout => \tL|Data|RegFile|Mux29~8_combout\);

-- Location: LCCOMB_X41_Y24_N10
\tL|Data|RegFile|Mux29~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux29~9_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux29~8_combout\ & ((\tL|Data|RegFile|regs[28][2]~q\))) # (!\tL|Data|RegFile|Mux29~8_combout\ & (\tL|Data|RegFile|regs[20][2]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|Mux29~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[20][2]~q\,
	datac => \tL|Data|RegFile|regs[28][2]~q\,
	datad => \tL|Data|RegFile|Mux29~8_combout\,
	combout => \tL|Data|RegFile|Mux29~9_combout\);

-- Location: FF_X40_Y25_N11
\tL|Data|RegFile|regs[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][2]~q\);

-- Location: FF_X40_Y25_N21
\tL|Data|RegFile|regs[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][2]~q\);

-- Location: LCCOMB_X40_Y25_N10
\tL|Data|RegFile|Mux29~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux29~6_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3)) # ((\tL|Data|RegFile|regs[22][2]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(2) & (!\tL|Data|InstReg|out25_to_21\(3) & 
-- (\tL|Data|RegFile|regs[18][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[18][2]~q\,
	datad => \tL|Data|RegFile|regs[22][2]~q\,
	combout => \tL|Data|RegFile|Mux29~6_combout\);

-- Location: FF_X41_Y26_N11
\tL|Data|RegFile|regs[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][2]~q\);

-- Location: FF_X41_Y26_N17
\tL|Data|RegFile|regs[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][2]~q\);

-- Location: LCCOMB_X41_Y26_N10
\tL|Data|RegFile|Mux29~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux29~7_combout\ = (\tL|Data|RegFile|Mux29~6_combout\ & (((\tL|Data|RegFile|regs[30][2]~q\)) # (!\tL|Data|InstReg|out25_to_21\(3)))) # (!\tL|Data|RegFile|Mux29~6_combout\ & (\tL|Data|InstReg|out25_to_21\(3) & 
-- ((\tL|Data|RegFile|regs[26][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux29~6_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[30][2]~q\,
	datad => \tL|Data|RegFile|regs[26][2]~q\,
	combout => \tL|Data|RegFile|Mux29~7_combout\);

-- Location: LCCOMB_X42_Y26_N12
\tL|Data|RegFile|Mux29~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux29~10_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|InstReg|out25_to_21\(1))) # (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux29~7_combout\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|Mux29~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|Mux29~9_combout\,
	datad => \tL|Data|RegFile|Mux29~7_combout\,
	combout => \tL|Data|RegFile|Mux29~10_combout\);

-- Location: FF_X37_Y23_N5
\tL|Data|RegFile|regs[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][2]~q\);

-- Location: FF_X37_Y23_N23
\tL|Data|RegFile|regs[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][2]~q\);

-- Location: FF_X39_Y23_N1
\tL|Data|RegFile|regs[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][2]~q\);

-- Location: FF_X39_Y23_N7
\tL|Data|RegFile|regs[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][2]~q\);

-- Location: LCCOMB_X39_Y23_N6
\tL|Data|RegFile|Mux29~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux29~4_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[25][2]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[17][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[25][2]~q\,
	datac => \tL|Data|RegFile|regs[17][2]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux29~4_combout\);

-- Location: LCCOMB_X37_Y23_N22
\tL|Data|RegFile|Mux29~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux29~5_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux29~4_combout\ & ((\tL|Data|RegFile|regs[29][2]~q\))) # (!\tL|Data|RegFile|Mux29~4_combout\ & (\tL|Data|RegFile|regs[21][2]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[21][2]~q\,
	datac => \tL|Data|RegFile|regs[29][2]~q\,
	datad => \tL|Data|RegFile|Mux29~4_combout\,
	combout => \tL|Data|RegFile|Mux29~5_combout\);

-- Location: FF_X41_Y23_N9
\tL|Data|RegFile|regs[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][2]~q\);

-- Location: FF_X41_Y23_N3
\tL|Data|RegFile|regs[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][2]~q\);

-- Location: LCCOMB_X41_Y23_N2
\tL|Data|RegFile|Mux29~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux29~11_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[23][2]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[19][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[23][2]~q\,
	datac => \tL|Data|RegFile|regs[19][2]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux29~11_combout\);

-- Location: FF_X43_Y22_N17
\tL|Data|RegFile|regs[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][2]~q\);

-- Location: LCCOMB_X43_Y22_N2
\tL|Data|RegFile|regs~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs~23_combout\ = (\tL|Control|curr_state.jal_2~q\ & ((\tL|Data|ALU|Mux29~15_combout\))) # (!\tL|Control|curr_state.jal_2~q\ & (\tL|Data|MemtoRegMux|output[2]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Control|curr_state.jal_2~q\,
	datac => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	datad => \tL|Data|ALU|Mux29~15_combout\,
	combout => \tL|Data|RegFile|regs~23_combout\);

-- Location: FF_X43_Y22_N3
\tL|Data|RegFile|regs[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs~23_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][2]~q\);

-- Location: LCCOMB_X43_Y22_N16
\tL|Data|RegFile|Mux29~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux29~12_combout\ = (\tL|Data|RegFile|Mux29~11_combout\ & (((\tL|Data|RegFile|regs[31][2]~q\)) # (!\tL|Data|InstReg|out25_to_21\(3)))) # (!\tL|Data|RegFile|Mux29~11_combout\ & (\tL|Data|InstReg|out25_to_21\(3) & 
-- (\tL|Data|RegFile|regs[27][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux29~11_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[27][2]~q\,
	datad => \tL|Data|RegFile|regs[31][2]~q\,
	combout => \tL|Data|RegFile|Mux29~12_combout\);

-- Location: LCCOMB_X42_Y26_N18
\tL|Data|RegFile|Mux29~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux29~13_combout\ = (\tL|Data|RegFile|Mux29~10_combout\ & (((\tL|Data|RegFile|Mux29~12_combout\) # (!\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|RegFile|Mux29~10_combout\ & (\tL|Data|RegFile|Mux29~5_combout\ & 
-- (\tL|Data|InstReg|out25_to_21\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux29~10_combout\,
	datab => \tL|Data|RegFile|Mux29~5_combout\,
	datac => \tL|Data|InstReg|out25_to_21\(0),
	datad => \tL|Data|RegFile|Mux29~12_combout\,
	combout => \tL|Data|RegFile|Mux29~13_combout\);

-- Location: LCCOMB_X41_Y20_N2
\tL|Data|RegFile|Mux29~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux29~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~3_combout\ & (((\tL|Data|RegFile|rd_data0[8]~2_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & ((\tL|Data|RegFile|rd_data0[8]~2_combout\ & 
-- ((\tL|Data|RegFile|Mux29~13_combout\))) # (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & (\tL|Data|RegFile|Mux29~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux29~17_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datac => \tL|Data|RegFile|Mux29~13_combout\,
	datad => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	combout => \tL|Data|RegFile|Mux29~18_combout\);

-- Location: LCCOMB_X37_Y18_N24
\tL|Data|RegFile|Mux29~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux29~21_combout\ = (\tL|Data|RegFile|Mux29~18_combout\ & (((\tL|Data|RegFile|Mux29~20_combout\) # (!\tL|Data|RegFile|rd_data0[8]~3_combout\)))) # (!\tL|Data|RegFile|Mux29~18_combout\ & (\tL|Data|RegFile|Mux29~3_combout\ & 
-- ((\tL|Data|RegFile|rd_data0[8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux29~3_combout\,
	datab => \tL|Data|RegFile|Mux29~20_combout\,
	datac => \tL|Data|RegFile|Mux29~18_combout\,
	datad => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	combout => \tL|Data|RegFile|Mux29~21_combout\);

-- Location: LCCOMB_X40_Y11_N4
\tL|Data|RegFile|Mux29~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux29~22_combout\ = (\tL|Data|RegFile|Mux29~21_combout\ & ((\tL|Data|InstReg|out25_to_21\(2)) # ((\tL|Data|InstReg|out25_to_21\(0)) # (\tL|Data|RegFile|rd_data0[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|Mux29~21_combout\,
	datad => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	combout => \tL|Data|RegFile|Mux29~22_combout\);

-- Location: FF_X40_Y11_N5
\tL|Data|RegFile|rd_data0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux29~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(2));

-- Location: FF_X37_Y11_N1
\tL|Data|ALUOut|output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux29~15_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(2));

-- Location: LCCOMB_X37_Y11_N24
\tL|Data|ScuffedOut|output[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ScuffedOut|output[2]~feeder_combout\ = \tL|Data|ALUOut|output\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|ALUOut|output\(2),
	combout => \tL|Data|ScuffedOut|output[2]~feeder_combout\);

-- Location: FF_X37_Y11_N25
\tL|Data|ScuffedOut|output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ScuffedOut|output[2]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(2));

-- Location: LCCOMB_X40_Y11_N8
\tL|Data|PCReg|output[2]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[2]~28_combout\ = (\tL|Control|curr_state.branch_2~q\ & ((\tL|Data|ScuffedOut|output\(2)))) # (!\tL|Control|curr_state.branch_2~q\ & (\tL|Data|InstReg|out15_to_0\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.branch_2~q\,
	datab => \tL|Data|InstReg|out15_to_0\(0),
	datad => \tL|Data|ScuffedOut|output\(2),
	combout => \tL|Data|PCReg|output[2]~28_combout\);

-- Location: FF_X40_Y11_N9
\tL|Data|PCReg|output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[2]~28_combout\,
	asdata => \tL|Data|ALU|Mux29~15_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Data|PCSourceMux|ALT_INV_Equal1~0_combout\,
	ena => \tL|Data|PCEnable~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(2));

-- Location: LCCOMB_X40_Y11_N10
\tL|Data|RegAMux|output[2]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[2]~9_combout\ = (\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(2)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegFile|rd_data0\(2),
	datac => \tL|Data|PCReg|output\(2),
	datad => \tL|Control|WideOr8~combout\,
	combout => \tL|Data|RegAMux|output[2]~9_combout\);

-- Location: FF_X36_Y18_N21
\tL|Data|RegFile|regs[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][4]~q\);

-- Location: FF_X37_Y22_N23
\tL|Data|RegFile|regs[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][4]~q\);

-- Location: FF_X36_Y18_N19
\tL|Data|RegFile|regs[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][4]~q\);

-- Location: FF_X37_Y22_N13
\tL|Data|RegFile|regs[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][4]~q\);

-- Location: LCCOMB_X37_Y22_N12
\tL|Data|RegFile|Mux27~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux27~2_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[9][4]~q\) # ((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|regs[8][4]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[9][4]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[8][4]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux27~2_combout\);

-- Location: LCCOMB_X37_Y22_N22
\tL|Data|RegFile|Mux27~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux27~3_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux27~2_combout\ & ((\tL|Data|RegFile|regs[11][4]~q\))) # (!\tL|Data|RegFile|Mux27~2_combout\ & (\tL|Data|RegFile|regs[10][4]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|regs[10][4]~q\,
	datac => \tL|Data|RegFile|regs[11][4]~q\,
	datad => \tL|Data|RegFile|Mux27~2_combout\,
	combout => \tL|Data|RegFile|Mux27~3_combout\);

-- Location: FF_X50_Y20_N17
\tL|Data|RegFile|regs[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][4]~q\);

-- Location: FF_X51_Y20_N25
\tL|Data|RegFile|regs[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][4]~q\);

-- Location: FF_X50_Y20_N7
\tL|Data|RegFile|regs[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][4]~q\);

-- Location: LCCOMB_X50_Y20_N6
\tL|Data|RegFile|Mux27~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux27~14_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|regs[6][4]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[4][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|regs[6][4]~q\,
	datac => \tL|Data|RegFile|regs[4][4]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux27~14_combout\);

-- Location: FF_X51_Y20_N31
\tL|Data|RegFile|regs[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][4]~q\);

-- Location: LCCOMB_X51_Y20_N30
\tL|Data|RegFile|Mux27~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux27~15_combout\ = (\tL|Data|RegFile|Mux27~14_combout\ & (((\tL|Data|RegFile|regs[7][4]~q\) # (!\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|RegFile|Mux27~14_combout\ & (\tL|Data|RegFile|regs[5][4]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[5][4]~q\,
	datab => \tL|Data|RegFile|Mux27~14_combout\,
	datac => \tL|Data|RegFile|regs[7][4]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux27~15_combout\);

-- Location: FF_X47_Y19_N1
\tL|Data|RegFile|regs[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][4]~q\);

-- Location: LCCOMB_X47_Y19_N0
\tL|Data|RegFile|Mux27~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux27~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|Mux27~15_combout\) # ((\tL|Data|RegFile|rd_data0[8]~5_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & (((\tL|Data|RegFile|regs[1][4]~q\ & 
-- !\tL|Data|RegFile|rd_data0[8]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	datab => \tL|Data|RegFile|Mux27~15_combout\,
	datac => \tL|Data|RegFile|regs[1][4]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	combout => \tL|Data|RegFile|Mux27~16_combout\);

-- Location: FF_X47_Y19_N25
\tL|Data|RegFile|regs[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][4]~q\);

-- Location: FF_X47_Y18_N1
\tL|Data|RegFile|regs[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][4]~q\);

-- Location: LCCOMB_X47_Y19_N24
\tL|Data|RegFile|Mux27~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux27~17_combout\ = (\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|Mux27~16_combout\ & (\tL|Data|RegFile|regs[3][4]~q\)) # (!\tL|Data|RegFile|Mux27~16_combout\ & ((\tL|Data|RegFile|regs[2][4]~q\))))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & (\tL|Data|RegFile|Mux27~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datab => \tL|Data|RegFile|Mux27~16_combout\,
	datac => \tL|Data|RegFile|regs[3][4]~q\,
	datad => \tL|Data|RegFile|regs[2][4]~q\,
	combout => \tL|Data|RegFile|Mux27~17_combout\);

-- Location: FF_X35_Y21_N25
\tL|Data|RegFile|regs[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][4]~q\);

-- Location: FF_X34_Y21_N11
\tL|Data|RegFile|regs[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][4]~q\);

-- Location: LCCOMB_X34_Y21_N10
\tL|Data|RegFile|Mux27~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux27~11_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[23][4]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[19][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[23][4]~q\,
	datac => \tL|Data|RegFile|regs[19][4]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux27~11_combout\);

-- Location: LCCOMB_X37_Y16_N26
\tL|Data|RegFile|regs[31][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][4]~feeder_combout\ = \tL|Data|RegFile|regs[31][4]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][4]~8_combout\,
	combout => \tL|Data|RegFile|regs[31][4]~feeder_combout\);

-- Location: FF_X37_Y16_N27
\tL|Data|RegFile|regs[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][4]~feeder_combout\,
	asdata => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Control|ALT_INV_curr_state.jal_2~q\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][4]~q\);

-- Location: FF_X34_Y21_N5
\tL|Data|RegFile|regs[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][4]~q\);

-- Location: LCCOMB_X34_Y21_N4
\tL|Data|RegFile|Mux27~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux27~12_combout\ = (\tL|Data|RegFile|Mux27~11_combout\ & ((\tL|Data|RegFile|regs[31][4]~q\) # ((!\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|RegFile|Mux27~11_combout\ & (((\tL|Data|RegFile|regs[27][4]~q\ & 
-- \tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux27~11_combout\,
	datab => \tL|Data|RegFile|regs[31][4]~q\,
	datac => \tL|Data|RegFile|regs[27][4]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux27~12_combout\);

-- Location: FF_X46_Y23_N21
\tL|Data|RegFile|regs[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][4]~q\);

-- Location: FF_X42_Y23_N19
\tL|Data|RegFile|regs[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][4]~q\);

-- Location: FF_X42_Y23_N29
\tL|Data|RegFile|regs[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][4]~q\);

-- Location: LCCOMB_X42_Y23_N18
\tL|Data|RegFile|Mux27~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux27~6_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|InstReg|out25_to_21\(2))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[22][4]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[18][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[18][4]~q\,
	datad => \tL|Data|RegFile|regs[22][4]~q\,
	combout => \tL|Data|RegFile|Mux27~6_combout\);

-- Location: FF_X45_Y23_N25
\tL|Data|RegFile|regs[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][4]~q\);

-- Location: LCCOMB_X45_Y23_N24
\tL|Data|RegFile|Mux27~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux27~7_combout\ = (\tL|Data|RegFile|Mux27~6_combout\ & (((\tL|Data|RegFile|regs[30][4]~q\) # (!\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|RegFile|Mux27~6_combout\ & (\tL|Data|RegFile|regs[26][4]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[26][4]~q\,
	datab => \tL|Data|RegFile|Mux27~6_combout\,
	datac => \tL|Data|RegFile|regs[30][4]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux27~7_combout\);

-- Location: FF_X39_Y21_N25
\tL|Data|RegFile|regs[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][4]~q\);

-- Location: FF_X39_Y21_N31
\tL|Data|RegFile|regs[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][4]~q\);

-- Location: FF_X38_Y21_N3
\tL|Data|RegFile|regs[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][4]~q\);

-- Location: FF_X38_Y21_N25
\tL|Data|RegFile|regs[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][4]~q\);

-- Location: LCCOMB_X38_Y21_N2
\tL|Data|RegFile|Mux27~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux27~8_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2)) # ((\tL|Data|RegFile|regs[24][4]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(3) & (!\tL|Data|InstReg|out25_to_21\(2) & 
-- (\tL|Data|RegFile|regs[16][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[16][4]~q\,
	datad => \tL|Data|RegFile|regs[24][4]~q\,
	combout => \tL|Data|RegFile|Mux27~8_combout\);

-- Location: LCCOMB_X39_Y21_N30
\tL|Data|RegFile|Mux27~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux27~9_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux27~8_combout\ & ((\tL|Data|RegFile|regs[28][4]~q\))) # (!\tL|Data|RegFile|Mux27~8_combout\ & (\tL|Data|RegFile|regs[20][4]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|Mux27~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[20][4]~q\,
	datac => \tL|Data|RegFile|regs[28][4]~q\,
	datad => \tL|Data|RegFile|Mux27~8_combout\,
	combout => \tL|Data|RegFile|Mux27~9_combout\);

-- Location: LCCOMB_X37_Y22_N14
\tL|Data|RegFile|Mux27~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux27~10_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0)) # ((\tL|Data|RegFile|Mux27~7_combout\)))) # (!\tL|Data|InstReg|out25_to_21\(1) & (!\tL|Data|InstReg|out25_to_21\(0) & 
-- ((\tL|Data|RegFile|Mux27~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|Mux27~7_combout\,
	datad => \tL|Data|RegFile|Mux27~9_combout\,
	combout => \tL|Data|RegFile|Mux27~10_combout\);

-- Location: FF_X38_Y20_N13
\tL|Data|RegFile|regs[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][4]~q\);

-- Location: FF_X38_Y20_N31
\tL|Data|RegFile|regs[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][4]~q\);

-- Location: LCCOMB_X38_Y20_N30
\tL|Data|RegFile|Mux27~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux27~4_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[25][4]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[17][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[25][4]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[17][4]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux27~4_combout\);

-- Location: FF_X38_Y19_N27
\tL|Data|RegFile|regs[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][4]~q\);

-- Location: FF_X38_Y19_N25
\tL|Data|RegFile|regs[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][4]~q\);

-- Location: LCCOMB_X38_Y19_N26
\tL|Data|RegFile|Mux27~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux27~5_combout\ = (\tL|Data|RegFile|Mux27~4_combout\ & (((\tL|Data|RegFile|regs[29][4]~q\)) # (!\tL|Data|InstReg|out25_to_21\(2)))) # (!\tL|Data|RegFile|Mux27~4_combout\ & (\tL|Data|InstReg|out25_to_21\(2) & 
-- ((\tL|Data|RegFile|regs[21][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux27~4_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[29][4]~q\,
	datad => \tL|Data|RegFile|regs[21][4]~q\,
	combout => \tL|Data|RegFile|Mux27~5_combout\);

-- Location: LCCOMB_X37_Y22_N28
\tL|Data|RegFile|Mux27~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux27~13_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux27~10_combout\ & (\tL|Data|RegFile|Mux27~12_combout\)) # (!\tL|Data|RegFile|Mux27~10_combout\ & ((\tL|Data|RegFile|Mux27~5_combout\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux27~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux27~12_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|Mux27~10_combout\,
	datad => \tL|Data|RegFile|Mux27~5_combout\,
	combout => \tL|Data|RegFile|Mux27~13_combout\);

-- Location: LCCOMB_X37_Y22_N6
\tL|Data|RegFile|Mux27~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux27~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~3_combout\ & (((\tL|Data|RegFile|rd_data0[8]~2_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & ((\tL|Data|RegFile|rd_data0[8]~2_combout\ & 
-- ((\tL|Data|RegFile|Mux27~13_combout\))) # (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & (\tL|Data|RegFile|Mux27~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux27~17_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datac => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datad => \tL|Data|RegFile|Mux27~13_combout\,
	combout => \tL|Data|RegFile|Mux27~18_combout\);

-- Location: FF_X36_Y16_N9
\tL|Data|RegFile|regs[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][4]~q\);

-- Location: FF_X36_Y22_N17
\tL|Data|RegFile|regs[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][4]~q\);

-- Location: LCCOMB_X39_Y22_N18
\tL|Data|RegFile|Mux27~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux27~19_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[14][4]~q\) # ((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|regs[12][4]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[14][4]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[12][4]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux27~19_combout\);

-- Location: FF_X39_Y22_N25
\tL|Data|RegFile|regs[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][4]~q\);

-- Location: LCCOMB_X39_Y22_N24
\tL|Data|RegFile|Mux27~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux27~20_combout\ = (\tL|Data|RegFile|Mux27~19_combout\ & ((\tL|Data|RegFile|regs[15][4]~q\) # ((!\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|RegFile|Mux27~19_combout\ & (((\tL|Data|RegFile|regs[13][4]~q\ & 
-- \tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[15][4]~q\,
	datab => \tL|Data|RegFile|Mux27~19_combout\,
	datac => \tL|Data|RegFile|regs[13][4]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux27~20_combout\);

-- Location: LCCOMB_X37_Y22_N16
\tL|Data|RegFile|Mux27~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux27~21_combout\ = (\tL|Data|RegFile|rd_data0[8]~3_combout\ & ((\tL|Data|RegFile|Mux27~18_combout\ & ((\tL|Data|RegFile|Mux27~20_combout\))) # (!\tL|Data|RegFile|Mux27~18_combout\ & (\tL|Data|RegFile|Mux27~3_combout\)))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & (((\tL|Data|RegFile|Mux27~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux27~3_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datac => \tL|Data|RegFile|Mux27~18_combout\,
	datad => \tL|Data|RegFile|Mux27~20_combout\,
	combout => \tL|Data|RegFile|Mux27~21_combout\);

-- Location: LCCOMB_X38_Y14_N10
\tL|Data|RegFile|Mux27~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux27~22_combout\ = (\tL|Data|RegFile|Mux27~21_combout\ & ((\tL|Data|RegFile|rd_data0[8]~6_combout\) # ((\tL|Data|InstReg|out25_to_21\(0)) # (\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|InstReg|out25_to_21\(2),
	datad => \tL|Data|RegFile|Mux27~21_combout\,
	combout => \tL|Data|RegFile|Mux27~22_combout\);

-- Location: FF_X38_Y14_N11
\tL|Data|RegFile|rd_data0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux27~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(4));

-- Location: LCCOMB_X38_Y14_N16
\tL|Data|RegAMux|output[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[4]~7_combout\ = (\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(4)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0\(4),
	datac => \tL|Control|WideOr8~combout\,
	datad => \tL|Data|PCReg|output\(4),
	combout => \tL|Data|RegAMux|output[4]~7_combout\);

-- Location: FF_X38_Y17_N23
\tL|Data|RegFile|regs[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][5]~q\);

-- Location: FF_X39_Y25_N9
\tL|Data|RegFile|regs[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][5]~q\);

-- Location: LCCOMB_X39_Y25_N18
\tL|Data|RegFile|Mux26~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux26~12_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|regs[10][5]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[8][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|regs[10][5]~q\,
	datac => \tL|Data|RegFile|regs[8][5]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux26~12_combout\);

-- Location: FF_X38_Y18_N31
\tL|Data|RegFile|regs[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][5]~q\);

-- Location: LCCOMB_X38_Y18_N30
\tL|Data|RegFile|Mux26~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux26~13_combout\ = (\tL|Data|RegFile|Mux26~12_combout\ & (((\tL|Data|RegFile|regs[11][5]~q\) # (!\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|RegFile|Mux26~12_combout\ & (\tL|Data|RegFile|regs[9][5]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[9][5]~q\,
	datab => \tL|Data|RegFile|Mux26~12_combout\,
	datac => \tL|Data|RegFile|regs[11][5]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux26~13_combout\);

-- Location: FF_X50_Y21_N3
\tL|Data|RegFile|regs[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][5]~q\);

-- Location: FF_X50_Y21_N1
\tL|Data|RegFile|regs[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][5]~q\);

-- Location: LCCOMB_X50_Y21_N2
\tL|Data|RegFile|Mux26~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux26~14_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1)) # ((\tL|Data|RegFile|regs[5][5]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(0) & (!\tL|Data|InstReg|out25_to_21\(1) & 
-- (\tL|Data|RegFile|regs[4][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[4][5]~q\,
	datad => \tL|Data|RegFile|regs[5][5]~q\,
	combout => \tL|Data|RegFile|Mux26~14_combout\);

-- Location: FF_X49_Y20_N11
\tL|Data|RegFile|regs[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][5]~q\);

-- Location: FF_X49_Y20_N13
\tL|Data|RegFile|regs[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][5]~q\);

-- Location: LCCOMB_X49_Y20_N10
\tL|Data|RegFile|Mux26~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux26~15_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux26~14_combout\ & (\tL|Data|RegFile|regs[7][5]~q\)) # (!\tL|Data|RegFile|Mux26~14_combout\ & ((\tL|Data|RegFile|regs[6][5]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|Mux26~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|Mux26~14_combout\,
	datac => \tL|Data|RegFile|regs[7][5]~q\,
	datad => \tL|Data|RegFile|regs[6][5]~q\,
	combout => \tL|Data|RegFile|Mux26~15_combout\);

-- Location: FF_X50_Y19_N1
\tL|Data|RegFile|regs[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][5]~q\);

-- Location: FF_X52_Y19_N9
\tL|Data|RegFile|regs[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][5]~q\);

-- Location: FF_X52_Y19_N7
\tL|Data|RegFile|regs[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][5]~q\);

-- Location: LCCOMB_X52_Y19_N6
\tL|Data|RegFile|Mux26~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux26~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|regs[2][5]~q\) # ((\tL|Data|RegFile|rd_data0[8]~4_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & (((\tL|Data|RegFile|regs[1][5]~q\ & 
-- !\tL|Data|RegFile|rd_data0[8]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datab => \tL|Data|RegFile|regs[2][5]~q\,
	datac => \tL|Data|RegFile|regs[1][5]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	combout => \tL|Data|RegFile|Mux26~16_combout\);

-- Location: LCCOMB_X50_Y19_N0
\tL|Data|RegFile|Mux26~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux26~17_combout\ = (\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|Mux26~16_combout\ & ((\tL|Data|RegFile|regs[3][5]~q\))) # (!\tL|Data|RegFile|Mux26~16_combout\ & (\tL|Data|RegFile|Mux26~15_combout\)))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & (((\tL|Data|RegFile|Mux26~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux26~15_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	datac => \tL|Data|RegFile|regs[3][5]~q\,
	datad => \tL|Data|RegFile|Mux26~16_combout\,
	combout => \tL|Data|RegFile|Mux26~17_combout\);

-- Location: LCCOMB_X38_Y22_N30
\tL|Data|RegFile|Mux26~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux26~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~3_combout\ & ((\tL|Data|RegFile|Mux26~13_combout\) # ((\tL|Data|RegFile|rd_data0[8]~2_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & (((!\tL|Data|RegFile|rd_data0[8]~2_combout\ 
-- & \tL|Data|RegFile|Mux26~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux26~13_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datac => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datad => \tL|Data|RegFile|Mux26~17_combout\,
	combout => \tL|Data|RegFile|Mux26~18_combout\);

-- Location: FF_X38_Y17_N13
\tL|Data|RegFile|regs[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][5]~q\);

-- Location: FF_X38_Y22_N15
\tL|Data|RegFile|regs[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][5]~q\);

-- Location: FF_X39_Y22_N27
\tL|Data|RegFile|regs[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][5]~q\);

-- Location: LCCOMB_X39_Y22_N26
\tL|Data|RegFile|Mux26~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux26~19_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|regs[13][5]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[12][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[13][5]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[12][5]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux26~19_combout\);

-- Location: FF_X38_Y22_N21
\tL|Data|RegFile|regs[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][5]~q\);

-- Location: LCCOMB_X38_Y22_N20
\tL|Data|RegFile|Mux26~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux26~20_combout\ = (\tL|Data|RegFile|Mux26~19_combout\ & ((\tL|Data|RegFile|regs[15][5]~q\) # ((!\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|RegFile|Mux26~19_combout\ & (((\tL|Data|RegFile|regs[14][5]~q\ & 
-- \tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[15][5]~q\,
	datab => \tL|Data|RegFile|Mux26~19_combout\,
	datac => \tL|Data|RegFile|regs[14][5]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux26~20_combout\);

-- Location: FF_X35_Y19_N23
\tL|Data|RegFile|regs[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][5]~q\);

-- Location: FF_X36_Y19_N9
\tL|Data|RegFile|regs[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][5]~q\);

-- Location: LCCOMB_X36_Y19_N8
\tL|Data|RegFile|Mux26~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux26~9_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[23][5]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[19][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[23][5]~q\,
	datac => \tL|Data|RegFile|regs[19][5]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux26~9_combout\);

-- Location: FF_X35_Y19_N29
\tL|Data|RegFile|regs[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][5]~q\);

-- Location: LCCOMB_X37_Y16_N22
\tL|Data|RegFile|regs[31][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][5]~feeder_combout\ = \tL|Data|RegFile|regs[31][5]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][5]~7_combout\,
	combout => \tL|Data|RegFile|regs[31][5]~feeder_combout\);

-- Location: FF_X37_Y16_N23
\tL|Data|RegFile|regs[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][5]~feeder_combout\,
	asdata => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Control|ALT_INV_curr_state.jal_2~q\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][5]~q\);

-- Location: LCCOMB_X35_Y19_N28
\tL|Data|RegFile|Mux26~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux26~10_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|Mux26~9_combout\ & ((\tL|Data|RegFile|regs[31][5]~q\))) # (!\tL|Data|RegFile|Mux26~9_combout\ & (\tL|Data|RegFile|regs[27][5]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|Mux26~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|Mux26~9_combout\,
	datac => \tL|Data|RegFile|regs[27][5]~q\,
	datad => \tL|Data|RegFile|regs[31][5]~q\,
	combout => \tL|Data|RegFile|Mux26~10_combout\);

-- Location: FF_X39_Y21_N5
\tL|Data|RegFile|regs[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][5]~q\);

-- Location: FF_X39_Y21_N23
\tL|Data|RegFile|regs[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][5]~q\);

-- Location: FF_X40_Y24_N7
\tL|Data|RegFile|regs[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][5]~q\);

-- Location: FF_X40_Y24_N25
\tL|Data|RegFile|regs[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][5]~q\);

-- Location: LCCOMB_X40_Y24_N6
\tL|Data|RegFile|Mux26~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux26~6_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|InstReg|out25_to_21\(3))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[24][5]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[16][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[16][5]~q\,
	datad => \tL|Data|RegFile|regs[24][5]~q\,
	combout => \tL|Data|RegFile|Mux26~6_combout\);

-- Location: LCCOMB_X39_Y21_N22
\tL|Data|RegFile|Mux26~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux26~7_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux26~6_combout\ & ((\tL|Data|RegFile|regs[28][5]~q\))) # (!\tL|Data|RegFile|Mux26~6_combout\ & (\tL|Data|RegFile|regs[20][5]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|Mux26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[20][5]~q\,
	datac => \tL|Data|RegFile|regs[28][5]~q\,
	datad => \tL|Data|RegFile|Mux26~6_combout\,
	combout => \tL|Data|RegFile|Mux26~7_combout\);

-- Location: FF_X36_Y21_N23
\tL|Data|RegFile|regs[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][5]~q\);

-- Location: FF_X36_Y21_N21
\tL|Data|RegFile|regs[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][5]~q\);

-- Location: LCCOMB_X36_Y21_N20
\tL|Data|RegFile|Mux26~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux26~4_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[25][5]~q\) # ((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|regs[17][5]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[25][5]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[17][5]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux26~4_combout\);

-- Location: FF_X40_Y21_N11
\tL|Data|RegFile|regs[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][5]~q\);

-- Location: FF_X40_Y21_N17
\tL|Data|RegFile|regs[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][5]~q\);

-- Location: LCCOMB_X40_Y21_N10
\tL|Data|RegFile|Mux26~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux26~5_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux26~4_combout\ & (\tL|Data|RegFile|regs[29][5]~q\)) # (!\tL|Data|RegFile|Mux26~4_combout\ & ((\tL|Data|RegFile|regs[21][5]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|Mux26~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|Mux26~4_combout\,
	datac => \tL|Data|RegFile|regs[29][5]~q\,
	datad => \tL|Data|RegFile|regs[21][5]~q\,
	combout => \tL|Data|RegFile|Mux26~5_combout\);

-- Location: LCCOMB_X38_Y22_N18
\tL|Data|RegFile|Mux26~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux26~8_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux26~5_combout\) # (\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|Mux26~7_combout\ & 
-- ((!\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux26~7_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|Mux26~5_combout\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux26~8_combout\);

-- Location: FF_X38_Y23_N7
\tL|Data|RegFile|regs[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][5]~q\);

-- Location: FF_X38_Y23_N29
\tL|Data|RegFile|regs[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][5]~q\);

-- Location: FF_X40_Y25_N5
\tL|Data|RegFile|regs[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][5]~q\);

-- Location: FF_X40_Y25_N23
\tL|Data|RegFile|regs[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][5]~q\);

-- Location: LCCOMB_X40_Y25_N22
\tL|Data|RegFile|Mux26~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux26~2_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[22][5]~q\) # ((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|regs[18][5]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[22][5]~q\,
	datac => \tL|Data|RegFile|regs[18][5]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux26~2_combout\);

-- Location: LCCOMB_X38_Y23_N28
\tL|Data|RegFile|Mux26~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux26~3_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|Mux26~2_combout\ & (\tL|Data|RegFile|regs[30][5]~q\)) # (!\tL|Data|RegFile|Mux26~2_combout\ & ((\tL|Data|RegFile|regs[26][5]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[30][5]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[26][5]~q\,
	datad => \tL|Data|RegFile|Mux26~2_combout\,
	combout => \tL|Data|RegFile|Mux26~3_combout\);

-- Location: LCCOMB_X38_Y22_N12
\tL|Data|RegFile|Mux26~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux26~11_combout\ = (\tL|Data|RegFile|Mux26~8_combout\ & ((\tL|Data|RegFile|Mux26~10_combout\) # ((!\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|RegFile|Mux26~8_combout\ & (((\tL|Data|RegFile|Mux26~3_combout\ & 
-- \tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux26~10_combout\,
	datab => \tL|Data|RegFile|Mux26~8_combout\,
	datac => \tL|Data|RegFile|Mux26~3_combout\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux26~11_combout\);

-- Location: LCCOMB_X38_Y22_N28
\tL|Data|RegFile|Mux26~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux26~21_combout\ = (\tL|Data|RegFile|Mux26~18_combout\ & ((\tL|Data|RegFile|Mux26~20_combout\) # ((!\tL|Data|RegFile|rd_data0[8]~2_combout\)))) # (!\tL|Data|RegFile|Mux26~18_combout\ & (((\tL|Data|RegFile|rd_data0[8]~2_combout\ & 
-- \tL|Data|RegFile|Mux26~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux26~18_combout\,
	datab => \tL|Data|RegFile|Mux26~20_combout\,
	datac => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datad => \tL|Data|RegFile|Mux26~11_combout\,
	combout => \tL|Data|RegFile|Mux26~21_combout\);

-- Location: LCCOMB_X40_Y13_N4
\tL|Data|RegFile|Mux26~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux26~22_combout\ = (\tL|Data|RegFile|Mux26~21_combout\ & ((\tL|Data|InstReg|out25_to_21\(0)) # ((\tL|Data|InstReg|out25_to_21\(2)) # (\tL|Data|RegFile|rd_data0[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux26~21_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|InstReg|out25_to_21\(2),
	datad => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	combout => \tL|Data|RegFile|Mux26~22_combout\);

-- Location: FF_X40_Y13_N5
\tL|Data|RegFile|rd_data0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux26~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(5));

-- Location: LCCOMB_X40_Y13_N22
\tL|Data|RegAMux|output[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[5]~6_combout\ = (\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(5))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output\(5),
	datab => \tL|Data|RegFile|rd_data0\(5),
	datad => \tL|Control|WideOr8~combout\,
	combout => \tL|Data|RegAMux|output[5]~6_combout\);

-- Location: FF_X41_Y18_N3
\tL|Data|RegFile|regs[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][6]~q\);

-- Location: LCCOMB_X41_Y18_N2
\tL|Data|RegFile|Mux25~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux25~2_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|regs[9][6]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[8][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|regs[9][6]~q\,
	datac => \tL|Data|RegFile|regs[8][6]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux25~2_combout\);

-- Location: FF_X38_Y18_N7
\tL|Data|RegFile|regs[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][6]~q\);

-- Location: FF_X38_Y18_N25
\tL|Data|RegFile|regs[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][6]~q\);

-- Location: LCCOMB_X38_Y18_N6
\tL|Data|RegFile|Mux25~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux25~3_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux25~2_combout\ & (\tL|Data|RegFile|regs[11][6]~q\)) # (!\tL|Data|RegFile|Mux25~2_combout\ & ((\tL|Data|RegFile|regs[10][6]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|Mux25~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|Mux25~2_combout\,
	datac => \tL|Data|RegFile|regs[11][6]~q\,
	datad => \tL|Data|RegFile|regs[10][6]~q\,
	combout => \tL|Data|RegFile|Mux25~3_combout\);

-- Location: FF_X37_Y18_N31
\tL|Data|RegFile|regs[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][6]~q\);

-- Location: FF_X36_Y22_N19
\tL|Data|RegFile|regs[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][6]~q\);

-- Location: FF_X36_Y20_N5
\tL|Data|RegFile|regs[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][6]~q\);

-- Location: FF_X36_Y22_N13
\tL|Data|RegFile|regs[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][6]~q\);

-- Location: LCCOMB_X36_Y20_N4
\tL|Data|RegFile|Mux25~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux25~19_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0)) # ((\tL|Data|RegFile|regs[14][6]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(1) & (!\tL|Data|InstReg|out25_to_21\(0) & 
-- (\tL|Data|RegFile|regs[12][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[12][6]~q\,
	datad => \tL|Data|RegFile|regs[14][6]~q\,
	combout => \tL|Data|RegFile|Mux25~19_combout\);

-- Location: LCCOMB_X36_Y22_N18
\tL|Data|RegFile|Mux25~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux25~20_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux25~19_combout\ & (\tL|Data|RegFile|regs[15][6]~q\)) # (!\tL|Data|RegFile|Mux25~19_combout\ & ((\tL|Data|RegFile|regs[13][6]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux25~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[15][6]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[13][6]~q\,
	datad => \tL|Data|RegFile|Mux25~19_combout\,
	combout => \tL|Data|RegFile|Mux25~20_combout\);

-- Location: FF_X50_Y21_N9
\tL|Data|RegFile|regs[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][6]~q\);

-- Location: FF_X51_Y21_N23
\tL|Data|RegFile|regs[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][6]~q\);

-- Location: FF_X50_Y21_N23
\tL|Data|RegFile|regs[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][6]~q\);

-- Location: FF_X51_Y21_N25
\tL|Data|RegFile|regs[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][6]~q\);

-- Location: LCCOMB_X50_Y21_N22
\tL|Data|RegFile|Mux25~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux25~14_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|InstReg|out25_to_21\(1))) # (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[6][6]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|regs[4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[4][6]~q\,
	datad => \tL|Data|RegFile|regs[6][6]~q\,
	combout => \tL|Data|RegFile|Mux25~14_combout\);

-- Location: LCCOMB_X51_Y21_N22
\tL|Data|RegFile|Mux25~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux25~15_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux25~14_combout\ & ((\tL|Data|RegFile|regs[7][6]~q\))) # (!\tL|Data|RegFile|Mux25~14_combout\ & (\tL|Data|RegFile|regs[5][6]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux25~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[5][6]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[7][6]~q\,
	datad => \tL|Data|RegFile|Mux25~14_combout\,
	combout => \tL|Data|RegFile|Mux25~15_combout\);

-- Location: FF_X52_Y19_N13
\tL|Data|RegFile|regs[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][6]~q\);

-- Location: LCCOMB_X52_Y19_N12
\tL|Data|RegFile|Mux25~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux25~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~5_combout\ & (((\tL|Data|RegFile|rd_data0[8]~4_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|rd_data0[8]~4_combout\ & (\tL|Data|RegFile|Mux25~15_combout\)) 
-- # (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|regs[1][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datab => \tL|Data|RegFile|Mux25~15_combout\,
	datac => \tL|Data|RegFile|regs[1][6]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	combout => \tL|Data|RegFile|Mux25~16_combout\);

-- Location: FF_X50_Y19_N29
\tL|Data|RegFile|regs[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][6]~q\);

-- Location: FF_X50_Y19_N3
\tL|Data|RegFile|regs[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][6]~q\);

-- Location: LCCOMB_X50_Y19_N2
\tL|Data|RegFile|Mux25~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux25~17_combout\ = (\tL|Data|RegFile|Mux25~16_combout\ & (((\tL|Data|RegFile|regs[3][6]~q\) # (!\tL|Data|RegFile|rd_data0[8]~5_combout\)))) # (!\tL|Data|RegFile|Mux25~16_combout\ & (\tL|Data|RegFile|regs[2][6]~q\ & 
-- ((\tL|Data|RegFile|rd_data0[8]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux25~16_combout\,
	datab => \tL|Data|RegFile|regs[2][6]~q\,
	datac => \tL|Data|RegFile|regs[3][6]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	combout => \tL|Data|RegFile|Mux25~17_combout\);

-- Location: LCCOMB_X37_Y16_N0
\tL|Data|RegFile|regs[31][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][6]~feeder_combout\ = \tL|Data|RegFile|regs[31][6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[31][6]~6_combout\,
	combout => \tL|Data|RegFile|regs[31][6]~feeder_combout\);

-- Location: FF_X37_Y16_N1
\tL|Data|RegFile|regs[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][6]~feeder_combout\,
	asdata => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Control|ALT_INV_curr_state.jal_2~q\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][6]~q\);

-- Location: FF_X34_Y21_N19
\tL|Data|RegFile|regs[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][6]~q\);

-- Location: FF_X35_Y20_N27
\tL|Data|RegFile|regs[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][6]~q\);

-- Location: FF_X35_Y20_N29
\tL|Data|RegFile|regs[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][6]~q\);

-- Location: LCCOMB_X35_Y20_N26
\tL|Data|RegFile|Mux25~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux25~11_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3)) # ((\tL|Data|RegFile|regs[23][6]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(2) & (!\tL|Data|InstReg|out25_to_21\(3) & 
-- (\tL|Data|RegFile|regs[19][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[19][6]~q\,
	datad => \tL|Data|RegFile|regs[23][6]~q\,
	combout => \tL|Data|RegFile|Mux25~11_combout\);

-- Location: LCCOMB_X34_Y21_N18
\tL|Data|RegFile|Mux25~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux25~12_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|Mux25~11_combout\ & (\tL|Data|RegFile|regs[31][6]~q\)) # (!\tL|Data|RegFile|Mux25~11_combout\ & ((\tL|Data|RegFile|regs[27][6]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|Mux25~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[31][6]~q\,
	datac => \tL|Data|RegFile|regs[27][6]~q\,
	datad => \tL|Data|RegFile|Mux25~11_combout\,
	combout => \tL|Data|RegFile|Mux25~12_combout\);

-- Location: FF_X40_Y21_N25
\tL|Data|RegFile|regs[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][6]~q\);

-- Location: FF_X40_Y21_N7
\tL|Data|RegFile|regs[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][6]~q\);

-- Location: FF_X36_Y21_N7
\tL|Data|RegFile|regs[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][6]~q\);

-- Location: FF_X36_Y21_N13
\tL|Data|RegFile|regs[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][6]~q\);

-- Location: LCCOMB_X36_Y21_N6
\tL|Data|RegFile|Mux25~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux25~4_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2)) # ((\tL|Data|RegFile|regs[25][6]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(3) & (!\tL|Data|InstReg|out25_to_21\(2) & 
-- (\tL|Data|RegFile|regs[17][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[17][6]~q\,
	datad => \tL|Data|RegFile|regs[25][6]~q\,
	combout => \tL|Data|RegFile|Mux25~4_combout\);

-- Location: LCCOMB_X40_Y21_N6
\tL|Data|RegFile|Mux25~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux25~5_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux25~4_combout\ & ((\tL|Data|RegFile|regs[29][6]~q\))) # (!\tL|Data|RegFile|Mux25~4_combout\ & (\tL|Data|RegFile|regs[21][6]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[21][6]~q\,
	datac => \tL|Data|RegFile|regs[29][6]~q\,
	datad => \tL|Data|RegFile|Mux25~4_combout\,
	combout => \tL|Data|RegFile|Mux25~5_combout\);

-- Location: FF_X42_Y23_N27
\tL|Data|RegFile|regs[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][6]~q\);

-- Location: FF_X42_Y23_N25
\tL|Data|RegFile|regs[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][6]~q\);

-- Location: LCCOMB_X42_Y23_N26
\tL|Data|RegFile|Mux25~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux25~6_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|InstReg|out25_to_21\(2))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[22][6]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[18][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[18][6]~q\,
	datad => \tL|Data|RegFile|regs[22][6]~q\,
	combout => \tL|Data|RegFile|Mux25~6_combout\);

-- Location: FF_X38_Y23_N23
\tL|Data|RegFile|regs[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][6]~q\);

-- Location: FF_X38_Y23_N21
\tL|Data|RegFile|regs[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][6]~q\);

-- Location: LCCOMB_X38_Y23_N22
\tL|Data|RegFile|Mux25~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux25~7_combout\ = (\tL|Data|RegFile|Mux25~6_combout\ & (((\tL|Data|RegFile|regs[30][6]~q\)) # (!\tL|Data|InstReg|out25_to_21\(3)))) # (!\tL|Data|RegFile|Mux25~6_combout\ & (\tL|Data|InstReg|out25_to_21\(3) & 
-- ((\tL|Data|RegFile|regs[26][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux25~6_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[30][6]~q\,
	datad => \tL|Data|RegFile|regs[26][6]~q\,
	combout => \tL|Data|RegFile|Mux25~7_combout\);

-- Location: FF_X38_Y21_N23
\tL|Data|RegFile|regs[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][6]~q\);

-- Location: FF_X38_Y21_N21
\tL|Data|RegFile|regs[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][6]~q\);

-- Location: LCCOMB_X38_Y21_N22
\tL|Data|RegFile|Mux25~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux25~8_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2)) # ((\tL|Data|RegFile|regs[24][6]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(3) & (!\tL|Data|InstReg|out25_to_21\(2) & 
-- (\tL|Data|RegFile|regs[16][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[16][6]~q\,
	datad => \tL|Data|RegFile|regs[24][6]~q\,
	combout => \tL|Data|RegFile|Mux25~8_combout\);

-- Location: FF_X39_Y21_N11
\tL|Data|RegFile|regs[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][6]~q\);

-- Location: FF_X39_Y21_N29
\tL|Data|RegFile|regs[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][6]~q\);

-- Location: LCCOMB_X39_Y21_N10
\tL|Data|RegFile|Mux25~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux25~9_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux25~8_combout\ & (\tL|Data|RegFile|regs[28][6]~q\)) # (!\tL|Data|RegFile|Mux25~8_combout\ & ((\tL|Data|RegFile|regs[20][6]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|Mux25~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|Mux25~8_combout\,
	datac => \tL|Data|RegFile|regs[28][6]~q\,
	datad => \tL|Data|RegFile|regs[20][6]~q\,
	combout => \tL|Data|RegFile|Mux25~9_combout\);

-- Location: LCCOMB_X40_Y23_N14
\tL|Data|RegFile|Mux25~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux25~10_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|InstReg|out25_to_21\(1))) # (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|Mux25~7_combout\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux25~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|Mux25~7_combout\,
	datad => \tL|Data|RegFile|Mux25~9_combout\,
	combout => \tL|Data|RegFile|Mux25~10_combout\);

-- Location: LCCOMB_X41_Y22_N0
\tL|Data|RegFile|Mux25~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux25~13_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux25~10_combout\ & (\tL|Data|RegFile|Mux25~12_combout\)) # (!\tL|Data|RegFile|Mux25~10_combout\ & ((\tL|Data|RegFile|Mux25~5_combout\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux25~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux25~12_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|Mux25~5_combout\,
	datad => \tL|Data|RegFile|Mux25~10_combout\,
	combout => \tL|Data|RegFile|Mux25~13_combout\);

-- Location: LCCOMB_X42_Y18_N26
\tL|Data|RegFile|Mux25~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux25~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~3_combout\ & (((\tL|Data|RegFile|rd_data0[8]~2_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & ((\tL|Data|RegFile|rd_data0[8]~2_combout\ & 
-- ((\tL|Data|RegFile|Mux25~13_combout\))) # (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & (\tL|Data|RegFile|Mux25~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux25~17_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datac => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datad => \tL|Data|RegFile|Mux25~13_combout\,
	combout => \tL|Data|RegFile|Mux25~18_combout\);

-- Location: LCCOMB_X40_Y18_N26
\tL|Data|RegFile|Mux25~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux25~21_combout\ = (\tL|Data|RegFile|rd_data0[8]~3_combout\ & ((\tL|Data|RegFile|Mux25~18_combout\ & ((\tL|Data|RegFile|Mux25~20_combout\))) # (!\tL|Data|RegFile|Mux25~18_combout\ & (\tL|Data|RegFile|Mux25~3_combout\)))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & (((\tL|Data|RegFile|Mux25~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux25~3_combout\,
	datab => \tL|Data|RegFile|Mux25~20_combout\,
	datac => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datad => \tL|Data|RegFile|Mux25~18_combout\,
	combout => \tL|Data|RegFile|Mux25~21_combout\);

-- Location: LCCOMB_X40_Y13_N12
\tL|Data|RegFile|Mux25~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux25~22_combout\ = (\tL|Data|RegFile|Mux25~21_combout\ & ((\tL|Data|RegFile|rd_data0[8]~6_combout\) # ((\tL|Data|InstReg|out25_to_21\(2)) # (\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	datab => \tL|Data|RegFile|Mux25~21_combout\,
	datac => \tL|Data|InstReg|out25_to_21\(2),
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux25~22_combout\);

-- Location: FF_X40_Y13_N13
\tL|Data|RegFile|rd_data0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux25~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(6));

-- Location: FF_X36_Y16_N31
\tL|Data|ALUOut|output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][6]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(6));

-- Location: FF_X36_Y15_N29
\tL|Data|ScuffedOut|output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|ALUOut|output\(6),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(6));

-- Location: LCCOMB_X40_Y13_N24
\tL|Data|PCReg|output[6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[6]~24_combout\ = (\tL|Control|curr_state.branch_2~q\ & (\tL|Data|ScuffedOut|output\(6))) # (!\tL|Control|curr_state.branch_2~q\ & ((\tL|Data|InstReg|out15_to_0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ScuffedOut|output\(6),
	datab => \tL|Control|curr_state.branch_2~q\,
	datad => \tL|Data|InstReg|out15_to_0\(4),
	combout => \tL|Data|PCReg|output[6]~24_combout\);

-- Location: FF_X40_Y13_N25
\tL|Data|PCReg|output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[6]~24_combout\,
	asdata => \tL|Data|RegFile|regs[31][6]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Data|PCSourceMux|ALT_INV_Equal1~0_combout\,
	ena => \tL|Data|PCEnable~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(6));

-- Location: LCCOMB_X40_Y13_N30
\tL|Data|RegAMux|output[6]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[6]~5_combout\ = (\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(6)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0\(6),
	datab => \tL|Data|PCReg|output\(6),
	datad => \tL|Control|WideOr8~combout\,
	combout => \tL|Data|RegAMux|output[6]~5_combout\);

-- Location: FF_X37_Y15_N15
\tL|Data|RegFile|regs[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][8]~q\);

-- Location: FF_X36_Y20_N23
\tL|Data|RegFile|regs[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][8]~q\);

-- Location: LCCOMB_X36_Y22_N28
\tL|Data|RegFile|regs[14][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[14][8]~feeder_combout\ = \tL|Data|MemtoRegMux|output[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	combout => \tL|Data|RegFile|regs[14][8]~feeder_combout\);

-- Location: FF_X36_Y22_N29
\tL|Data|RegFile|regs[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[14][8]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][8]~q\);

-- Location: LCCOMB_X36_Y20_N24
\tL|Data|RegFile|Mux23~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux23~19_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0)) # ((\tL|Data|RegFile|regs[14][8]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(1) & (!\tL|Data|InstReg|out25_to_21\(0) & 
-- (\tL|Data|RegFile|regs[12][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[12][8]~q\,
	datad => \tL|Data|RegFile|regs[14][8]~q\,
	combout => \tL|Data|RegFile|Mux23~19_combout\);

-- Location: LCCOMB_X36_Y20_N22
\tL|Data|RegFile|Mux23~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux23~20_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux23~19_combout\ & (\tL|Data|RegFile|regs[15][8]~q\)) # (!\tL|Data|RegFile|Mux23~19_combout\ & ((\tL|Data|RegFile|regs[13][8]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux23~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[15][8]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[13][8]~q\,
	datad => \tL|Data|RegFile|Mux23~19_combout\,
	combout => \tL|Data|RegFile|Mux23~20_combout\);

-- Location: FF_X38_Y18_N1
\tL|Data|RegFile|regs[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][8]~q\);

-- Location: FF_X38_Y18_N19
\tL|Data|RegFile|regs[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][8]~q\);

-- Location: FF_X37_Y22_N21
\tL|Data|RegFile|regs[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][8]~q\);

-- Location: FF_X40_Y22_N25
\tL|Data|RegFile|regs[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][8]~q\);

-- Location: LCCOMB_X37_Y22_N20
\tL|Data|RegFile|Mux23~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux23~2_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|InstReg|out25_to_21\(0))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[9][8]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|regs[8][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[8][8]~q\,
	datad => \tL|Data|RegFile|regs[9][8]~q\,
	combout => \tL|Data|RegFile|Mux23~2_combout\);

-- Location: LCCOMB_X38_Y18_N18
\tL|Data|RegFile|Mux23~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux23~3_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux23~2_combout\ & ((\tL|Data|RegFile|regs[11][8]~q\))) # (!\tL|Data|RegFile|Mux23~2_combout\ & (\tL|Data|RegFile|regs[10][8]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|regs[10][8]~q\,
	datac => \tL|Data|RegFile|regs[11][8]~q\,
	datad => \tL|Data|RegFile|Mux23~2_combout\,
	combout => \tL|Data|RegFile|Mux23~3_combout\);

-- Location: FF_X47_Y23_N31
\tL|Data|RegFile|regs[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][8]~q\);

-- Location: FF_X47_Y23_N29
\tL|Data|RegFile|regs[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][8]~q\);

-- Location: LCCOMB_X47_Y23_N30
\tL|Data|RegFile|Mux23~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux23~11_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3)) # ((\tL|Data|RegFile|regs[23][8]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(2) & (!\tL|Data|InstReg|out25_to_21\(3) & 
-- (\tL|Data|RegFile|regs[19][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[19][8]~q\,
	datad => \tL|Data|RegFile|regs[23][8]~q\,
	combout => \tL|Data|RegFile|Mux23~11_combout\);

-- Location: FF_X40_Y19_N5
\tL|Data|RegFile|regs[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][8]~q\);

-- Location: LCCOMB_X37_Y16_N14
\tL|Data|RegFile|regs[31][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][8]~feeder_combout\ = \tL|Data|RegFile|regs[31][8]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][8]~4_combout\,
	combout => \tL|Data|RegFile|regs[31][8]~feeder_combout\);

-- Location: FF_X37_Y16_N15
\tL|Data|RegFile|regs[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][8]~feeder_combout\,
	asdata => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Control|ALT_INV_curr_state.jal_2~q\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][8]~q\);

-- Location: LCCOMB_X40_Y19_N4
\tL|Data|RegFile|Mux23~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux23~12_combout\ = (\tL|Data|RegFile|Mux23~11_combout\ & (((\tL|Data|RegFile|regs[31][8]~q\)) # (!\tL|Data|InstReg|out25_to_21\(3)))) # (!\tL|Data|RegFile|Mux23~11_combout\ & (\tL|Data|InstReg|out25_to_21\(3) & 
-- (\tL|Data|RegFile|regs[27][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux23~11_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[27][8]~q\,
	datad => \tL|Data|RegFile|regs[31][8]~q\,
	combout => \tL|Data|RegFile|Mux23~12_combout\);

-- Location: FF_X37_Y19_N15
\tL|Data|RegFile|regs[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][8]~q\);

-- Location: FF_X37_Y19_N13
\tL|Data|RegFile|regs[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][8]~q\);

-- Location: LCCOMB_X37_Y19_N14
\tL|Data|RegFile|Mux23~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux23~4_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|InstReg|out25_to_21\(3))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[25][8]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[17][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[17][8]~q\,
	datad => \tL|Data|RegFile|regs[25][8]~q\,
	combout => \tL|Data|RegFile|Mux23~4_combout\);

-- Location: FF_X38_Y19_N9
\tL|Data|RegFile|regs[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][8]~q\);

-- Location: FF_X38_Y19_N31
\tL|Data|RegFile|regs[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][8]~q\);

-- Location: LCCOMB_X38_Y19_N30
\tL|Data|RegFile|Mux23~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux23~5_combout\ = (\tL|Data|RegFile|Mux23~4_combout\ & (((\tL|Data|RegFile|regs[29][8]~q\) # (!\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|RegFile|Mux23~4_combout\ & (\tL|Data|RegFile|regs[21][8]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux23~4_combout\,
	datab => \tL|Data|RegFile|regs[21][8]~q\,
	datac => \tL|Data|RegFile|regs[29][8]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux23~5_combout\);

-- Location: FF_X37_Y21_N17
\tL|Data|RegFile|regs[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][8]~q\);

-- Location: FF_X37_Y21_N3
\tL|Data|RegFile|regs[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][8]~q\);

-- Location: FF_X38_Y21_N19
\tL|Data|RegFile|regs[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][8]~q\);

-- Location: FF_X38_Y21_N17
\tL|Data|RegFile|regs[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][8]~q\);

-- Location: LCCOMB_X38_Y21_N18
\tL|Data|RegFile|Mux23~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux23~8_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2)) # ((\tL|Data|RegFile|regs[24][8]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(3) & (!\tL|Data|InstReg|out25_to_21\(2) & 
-- (\tL|Data|RegFile|regs[16][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[16][8]~q\,
	datad => \tL|Data|RegFile|regs[24][8]~q\,
	combout => \tL|Data|RegFile|Mux23~8_combout\);

-- Location: LCCOMB_X37_Y21_N2
\tL|Data|RegFile|Mux23~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux23~9_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux23~8_combout\ & ((\tL|Data|RegFile|regs[28][8]~q\))) # (!\tL|Data|RegFile|Mux23~8_combout\ & (\tL|Data|RegFile|regs[20][8]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|Mux23~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[20][8]~q\,
	datac => \tL|Data|RegFile|regs[28][8]~q\,
	datad => \tL|Data|RegFile|Mux23~8_combout\,
	combout => \tL|Data|RegFile|Mux23~9_combout\);

-- Location: FF_X38_Y23_N13
\tL|Data|RegFile|regs[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][8]~q\);

-- Location: FF_X42_Y23_N3
\tL|Data|RegFile|regs[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][8]~q\);

-- Location: FF_X42_Y23_N21
\tL|Data|RegFile|regs[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][8]~q\);

-- Location: LCCOMB_X42_Y23_N2
\tL|Data|RegFile|Mux23~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux23~6_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|InstReg|out25_to_21\(2))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[22][8]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[18][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[18][8]~q\,
	datad => \tL|Data|RegFile|regs[22][8]~q\,
	combout => \tL|Data|RegFile|Mux23~6_combout\);

-- Location: FF_X38_Y23_N19
\tL|Data|RegFile|regs[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][8]~q\);

-- Location: LCCOMB_X38_Y23_N18
\tL|Data|RegFile|Mux23~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux23~7_combout\ = (\tL|Data|RegFile|Mux23~6_combout\ & (((\tL|Data|RegFile|regs[30][8]~q\) # (!\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|RegFile|Mux23~6_combout\ & (\tL|Data|RegFile|regs[26][8]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[26][8]~q\,
	datab => \tL|Data|RegFile|Mux23~6_combout\,
	datac => \tL|Data|RegFile|regs[30][8]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux23~7_combout\);

-- Location: LCCOMB_X39_Y18_N18
\tL|Data|RegFile|Mux23~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux23~10_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|InstReg|out25_to_21\(1))) # (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux23~7_combout\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|Mux23~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|Mux23~9_combout\,
	datad => \tL|Data|RegFile|Mux23~7_combout\,
	combout => \tL|Data|RegFile|Mux23~10_combout\);

-- Location: LCCOMB_X39_Y19_N16
\tL|Data|RegFile|Mux23~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux23~13_combout\ = (\tL|Data|RegFile|Mux23~10_combout\ & ((\tL|Data|RegFile|Mux23~12_combout\) # ((!\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|RegFile|Mux23~10_combout\ & (((\tL|Data|RegFile|Mux23~5_combout\ & 
-- \tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux23~12_combout\,
	datab => \tL|Data|RegFile|Mux23~5_combout\,
	datac => \tL|Data|RegFile|Mux23~10_combout\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux23~13_combout\);

-- Location: FF_X50_Y20_N9
\tL|Data|RegFile|regs[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][8]~q\);

-- Location: FF_X51_Y20_N27
\tL|Data|RegFile|regs[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][8]~q\);

-- Location: FF_X51_Y20_N29
\tL|Data|RegFile|regs[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][8]~q\);

-- Location: FF_X50_Y20_N11
\tL|Data|RegFile|regs[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][8]~q\);

-- Location: LCCOMB_X50_Y20_N10
\tL|Data|RegFile|Mux23~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux23~14_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|regs[6][8]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[4][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|regs[6][8]~q\,
	datac => \tL|Data|RegFile|regs[4][8]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux23~14_combout\);

-- Location: LCCOMB_X51_Y20_N26
\tL|Data|RegFile|Mux23~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux23~15_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux23~14_combout\ & ((\tL|Data|RegFile|regs[7][8]~q\))) # (!\tL|Data|RegFile|Mux23~14_combout\ & (\tL|Data|RegFile|regs[5][8]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[5][8]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[7][8]~q\,
	datad => \tL|Data|RegFile|Mux23~14_combout\,
	combout => \tL|Data|RegFile|Mux23~15_combout\);

-- Location: FF_X52_Y19_N15
\tL|Data|RegFile|regs[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][8]~q\);

-- Location: LCCOMB_X52_Y19_N14
\tL|Data|RegFile|Mux23~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux23~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~5_combout\ & (((\tL|Data|RegFile|rd_data0[8]~4_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|rd_data0[8]~4_combout\ & (\tL|Data|RegFile|Mux23~15_combout\)) 
-- # (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|regs[1][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datab => \tL|Data|RegFile|Mux23~15_combout\,
	datac => \tL|Data|RegFile|regs[1][8]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	combout => \tL|Data|RegFile|Mux23~16_combout\);

-- Location: FF_X50_Y19_N21
\tL|Data|RegFile|regs[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][8]~q\);

-- Location: FF_X50_Y19_N19
\tL|Data|RegFile|regs[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][8]~q\);

-- Location: LCCOMB_X50_Y19_N18
\tL|Data|RegFile|Mux23~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux23~17_combout\ = (\tL|Data|RegFile|Mux23~16_combout\ & (((\tL|Data|RegFile|regs[3][8]~q\) # (!\tL|Data|RegFile|rd_data0[8]~5_combout\)))) # (!\tL|Data|RegFile|Mux23~16_combout\ & (\tL|Data|RegFile|regs[2][8]~q\ & 
-- ((\tL|Data|RegFile|rd_data0[8]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux23~16_combout\,
	datab => \tL|Data|RegFile|regs[2][8]~q\,
	datac => \tL|Data|RegFile|regs[3][8]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	combout => \tL|Data|RegFile|Mux23~17_combout\);

-- Location: LCCOMB_X39_Y19_N2
\tL|Data|RegFile|Mux23~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux23~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~2_combout\ & ((\tL|Data|RegFile|Mux23~13_combout\) # ((\tL|Data|RegFile|rd_data0[8]~3_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & (((\tL|Data|RegFile|Mux23~17_combout\ & 
-- !\tL|Data|RegFile|rd_data0[8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datab => \tL|Data|RegFile|Mux23~13_combout\,
	datac => \tL|Data|RegFile|Mux23~17_combout\,
	datad => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	combout => \tL|Data|RegFile|Mux23~18_combout\);

-- Location: LCCOMB_X38_Y19_N14
\tL|Data|RegFile|Mux23~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux23~21_combout\ = (\tL|Data|RegFile|rd_data0[8]~3_combout\ & ((\tL|Data|RegFile|Mux23~18_combout\ & (\tL|Data|RegFile|Mux23~20_combout\)) # (!\tL|Data|RegFile|Mux23~18_combout\ & ((\tL|Data|RegFile|Mux23~3_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & (((\tL|Data|RegFile|Mux23~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux23~20_combout\,
	datab => \tL|Data|RegFile|Mux23~3_combout\,
	datac => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datad => \tL|Data|RegFile|Mux23~18_combout\,
	combout => \tL|Data|RegFile|Mux23~21_combout\);

-- Location: LCCOMB_X40_Y12_N14
\tL|Data|RegFile|Mux23~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux23~22_combout\ = (\tL|Data|RegFile|Mux23~21_combout\ & ((\tL|Data|InstReg|out25_to_21\(0)) # ((\tL|Data|InstReg|out25_to_21\(2)) # (\tL|Data|RegFile|rd_data0[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|Mux23~21_combout\,
	datac => \tL|Data|InstReg|out25_to_21\(2),
	datad => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	combout => \tL|Data|RegFile|Mux23~22_combout\);

-- Location: FF_X40_Y12_N15
\tL|Data|RegFile|rd_data0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux23~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(8));

-- Location: LCCOMB_X40_Y12_N20
\tL|Data|RegAMux|output[8]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[8]~3_combout\ = (\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(8)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegFile|rd_data0\(8),
	datac => \tL|Control|WideOr8~combout\,
	datad => \tL|Data|PCReg|output\(8),
	combout => \tL|Data|RegAMux|output[8]~3_combout\);

-- Location: FF_X38_Y25_N11
\tL|Data|RegFile|regs[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][9]~q\);

-- Location: FF_X38_Y25_N17
\tL|Data|RegFile|regs[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][9]~q\);

-- Location: FF_X42_Y23_N5
\tL|Data|RegFile|regs[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][9]~q\);

-- Location: FF_X42_Y23_N31
\tL|Data|RegFile|regs[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][9]~q\);

-- Location: LCCOMB_X42_Y23_N30
\tL|Data|RegFile|Mux22~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux22~2_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[22][9]~q\) # ((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|regs[18][9]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[22][9]~q\,
	datac => \tL|Data|RegFile|regs[18][9]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux22~2_combout\);

-- Location: LCCOMB_X38_Y25_N16
\tL|Data|RegFile|Mux22~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux22~3_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|Mux22~2_combout\ & (\tL|Data|RegFile|regs[30][9]~q\)) # (!\tL|Data|RegFile|Mux22~2_combout\ & ((\tL|Data|RegFile|regs[26][9]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[30][9]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[26][9]~q\,
	datad => \tL|Data|RegFile|Mux22~2_combout\,
	combout => \tL|Data|RegFile|Mux22~3_combout\);

-- Location: FF_X37_Y21_N25
\tL|Data|RegFile|regs[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][9]~q\);

-- Location: FF_X37_Y21_N7
\tL|Data|RegFile|regs[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][9]~q\);

-- Location: FF_X38_Y21_N7
\tL|Data|RegFile|regs[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][9]~q\);

-- Location: FF_X38_Y21_N13
\tL|Data|RegFile|regs[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][9]~q\);

-- Location: LCCOMB_X38_Y21_N6
\tL|Data|RegFile|Mux22~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux22~6_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2)) # ((\tL|Data|RegFile|regs[24][9]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(3) & (!\tL|Data|InstReg|out25_to_21\(2) & 
-- (\tL|Data|RegFile|regs[16][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[16][9]~q\,
	datad => \tL|Data|RegFile|regs[24][9]~q\,
	combout => \tL|Data|RegFile|Mux22~6_combout\);

-- Location: LCCOMB_X37_Y21_N6
\tL|Data|RegFile|Mux22~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux22~7_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux22~6_combout\ & ((\tL|Data|RegFile|regs[28][9]~q\))) # (!\tL|Data|RegFile|Mux22~6_combout\ & (\tL|Data|RegFile|regs[20][9]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|Mux22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[20][9]~q\,
	datac => \tL|Data|RegFile|regs[28][9]~q\,
	datad => \tL|Data|RegFile|Mux22~6_combout\,
	combout => \tL|Data|RegFile|Mux22~7_combout\);

-- Location: FF_X40_Y21_N1
\tL|Data|RegFile|regs[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][9]~q\);

-- Location: FF_X40_Y21_N3
\tL|Data|RegFile|regs[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][9]~q\);

-- Location: FF_X36_Y21_N15
\tL|Data|RegFile|regs[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][9]~q\);

-- Location: FF_X36_Y21_N17
\tL|Data|RegFile|regs[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][9]~q\);

-- Location: LCCOMB_X36_Y21_N16
\tL|Data|RegFile|Mux22~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux22~4_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[25][9]~q\) # ((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|regs[17][9]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[25][9]~q\,
	datac => \tL|Data|RegFile|regs[17][9]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux22~4_combout\);

-- Location: LCCOMB_X40_Y21_N2
\tL|Data|RegFile|Mux22~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux22~5_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux22~4_combout\ & ((\tL|Data|RegFile|regs[29][9]~q\))) # (!\tL|Data|RegFile|Mux22~4_combout\ & (\tL|Data|RegFile|regs[21][9]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[21][9]~q\,
	datac => \tL|Data|RegFile|regs[29][9]~q\,
	datad => \tL|Data|RegFile|Mux22~4_combout\,
	combout => \tL|Data|RegFile|Mux22~5_combout\);

-- Location: LCCOMB_X36_Y17_N8
\tL|Data|RegFile|Mux22~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux22~8_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux22~5_combout\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|Mux22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux22~7_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|InstReg|out25_to_21\(0),
	datad => \tL|Data|RegFile|Mux22~5_combout\,
	combout => \tL|Data|RegFile|Mux22~8_combout\);

-- Location: FF_X36_Y19_N15
\tL|Data|RegFile|regs[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][9]~q\);

-- Location: FF_X35_Y19_N15
\tL|Data|RegFile|regs[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][9]~q\);

-- Location: LCCOMB_X36_Y19_N14
\tL|Data|RegFile|Mux22~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux22~9_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|InstReg|out25_to_21\(2))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[23][9]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[19][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[19][9]~q\,
	datad => \tL|Data|RegFile|regs[23][9]~q\,
	combout => \tL|Data|RegFile|Mux22~9_combout\);

-- Location: FF_X40_Y19_N9
\tL|Data|RegFile|regs[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][9]~q\);

-- Location: LCCOMB_X41_Y19_N28
\tL|Data|RegFile|regs[31][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][9]~feeder_combout\ = \tL|Data|RegFile|regs[31][9]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][9]~3_combout\,
	combout => \tL|Data|RegFile|regs[31][9]~feeder_combout\);

-- Location: FF_X41_Y19_N29
\tL|Data|RegFile|regs[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][9]~feeder_combout\,
	asdata => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Control|ALT_INV_curr_state.jal_2~q\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][9]~q\);

-- Location: LCCOMB_X40_Y19_N8
\tL|Data|RegFile|Mux22~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux22~10_combout\ = (\tL|Data|RegFile|Mux22~9_combout\ & (((\tL|Data|RegFile|regs[31][9]~q\)) # (!\tL|Data|InstReg|out25_to_21\(3)))) # (!\tL|Data|RegFile|Mux22~9_combout\ & (\tL|Data|InstReg|out25_to_21\(3) & 
-- (\tL|Data|RegFile|regs[27][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux22~9_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[27][9]~q\,
	datad => \tL|Data|RegFile|regs[31][9]~q\,
	combout => \tL|Data|RegFile|Mux22~10_combout\);

-- Location: LCCOMB_X36_Y17_N10
\tL|Data|RegFile|Mux22~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux22~11_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux22~8_combout\ & ((\tL|Data|RegFile|Mux22~10_combout\))) # (!\tL|Data|RegFile|Mux22~8_combout\ & (\tL|Data|RegFile|Mux22~3_combout\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux22~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux22~3_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|Mux22~8_combout\,
	datad => \tL|Data|RegFile|Mux22~10_combout\,
	combout => \tL|Data|RegFile|Mux22~11_combout\);

-- Location: FF_X36_Y20_N17
\tL|Data|RegFile|regs[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][9]~q\);

-- Location: LCCOMB_X36_Y20_N10
\tL|Data|RegFile|Mux22~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux22~19_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|InstReg|out25_to_21\(0))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[13][9]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|regs[12][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[12][9]~q\,
	datad => \tL|Data|RegFile|regs[13][9]~q\,
	combout => \tL|Data|RegFile|Mux22~19_combout\);

-- Location: FF_X37_Y20_N9
\tL|Data|RegFile|regs[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][9]~q\);

-- Location: FF_X37_Y20_N23
\tL|Data|RegFile|regs[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][9]~q\);

-- Location: LCCOMB_X37_Y20_N8
\tL|Data|RegFile|Mux22~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux22~20_combout\ = (\tL|Data|RegFile|Mux22~19_combout\ & (((\tL|Data|RegFile|regs[15][9]~q\)) # (!\tL|Data|InstReg|out25_to_21\(1)))) # (!\tL|Data|RegFile|Mux22~19_combout\ & (\tL|Data|InstReg|out25_to_21\(1) & 
-- (\tL|Data|RegFile|regs[14][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux22~19_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[14][9]~q\,
	datad => \tL|Data|RegFile|regs[15][9]~q\,
	combout => \tL|Data|RegFile|Mux22~20_combout\);

-- Location: FF_X49_Y20_N19
\tL|Data|RegFile|regs[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][9]~q\);

-- Location: FF_X49_Y20_N21
\tL|Data|RegFile|regs[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][9]~q\);

-- Location: FF_X50_Y20_N21
\tL|Data|RegFile|regs[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][9]~q\);

-- Location: FF_X50_Y20_N23
\tL|Data|RegFile|regs[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][9]~q\);

-- Location: LCCOMB_X50_Y20_N22
\tL|Data|RegFile|Mux22~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux22~14_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[5][9]~q\) # ((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|regs[4][9]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|regs[5][9]~q\,
	datac => \tL|Data|RegFile|regs[4][9]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux22~14_combout\);

-- Location: LCCOMB_X49_Y20_N20
\tL|Data|RegFile|Mux22~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux22~15_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux22~14_combout\ & ((\tL|Data|RegFile|regs[7][9]~q\))) # (!\tL|Data|RegFile|Mux22~14_combout\ & (\tL|Data|RegFile|regs[6][9]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux22~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|regs[6][9]~q\,
	datac => \tL|Data|RegFile|regs[7][9]~q\,
	datad => \tL|Data|RegFile|Mux22~14_combout\,
	combout => \tL|Data|RegFile|Mux22~15_combout\);

-- Location: FF_X47_Y19_N19
\tL|Data|RegFile|regs[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][9]~q\);

-- Location: FF_X52_Y19_N27
\tL|Data|RegFile|regs[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][9]~q\);

-- Location: FF_X52_Y19_N17
\tL|Data|RegFile|regs[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][9]~q\);

-- Location: LCCOMB_X52_Y19_N16
\tL|Data|RegFile|Mux22~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux22~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|regs[2][9]~q\) # ((\tL|Data|RegFile|rd_data0[8]~4_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & (((\tL|Data|RegFile|regs[1][9]~q\ & 
-- !\tL|Data|RegFile|rd_data0[8]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datab => \tL|Data|RegFile|regs[2][9]~q\,
	datac => \tL|Data|RegFile|regs[1][9]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	combout => \tL|Data|RegFile|Mux22~16_combout\);

-- Location: LCCOMB_X47_Y19_N18
\tL|Data|RegFile|Mux22~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux22~17_combout\ = (\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|Mux22~16_combout\ & ((\tL|Data|RegFile|regs[3][9]~q\))) # (!\tL|Data|RegFile|Mux22~16_combout\ & (\tL|Data|RegFile|Mux22~15_combout\)))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & (((\tL|Data|RegFile|Mux22~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	datab => \tL|Data|RegFile|Mux22~15_combout\,
	datac => \tL|Data|RegFile|regs[3][9]~q\,
	datad => \tL|Data|RegFile|Mux22~16_combout\,
	combout => \tL|Data|RegFile|Mux22~17_combout\);

-- Location: FF_X40_Y22_N15
\tL|Data|RegFile|regs[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][9]~q\);

-- Location: FF_X40_Y22_N21
\tL|Data|RegFile|regs[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][9]~q\);

-- Location: FF_X39_Y25_N17
\tL|Data|RegFile|regs[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][9]~q\);

-- Location: FF_X39_Y25_N23
\tL|Data|RegFile|regs[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][9]~q\);

-- Location: LCCOMB_X39_Y25_N22
\tL|Data|RegFile|Mux22~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux22~12_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|regs[10][9]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[8][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|regs[10][9]~q\,
	datac => \tL|Data|RegFile|regs[8][9]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux22~12_combout\);

-- Location: LCCOMB_X40_Y22_N20
\tL|Data|RegFile|Mux22~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux22~13_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux22~12_combout\ & ((\tL|Data|RegFile|regs[11][9]~q\))) # (!\tL|Data|RegFile|Mux22~12_combout\ & (\tL|Data|RegFile|regs[9][9]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux22~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|regs[9][9]~q\,
	datac => \tL|Data|RegFile|regs[11][9]~q\,
	datad => \tL|Data|RegFile|Mux22~12_combout\,
	combout => \tL|Data|RegFile|Mux22~13_combout\);

-- Location: LCCOMB_X39_Y19_N22
\tL|Data|RegFile|Mux22~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux22~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~2_combout\ & (\tL|Data|RegFile|rd_data0[8]~3_combout\)) # (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & ((\tL|Data|RegFile|rd_data0[8]~3_combout\ & ((\tL|Data|RegFile|Mux22~13_combout\))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & (\tL|Data|RegFile|Mux22~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datac => \tL|Data|RegFile|Mux22~17_combout\,
	datad => \tL|Data|RegFile|Mux22~13_combout\,
	combout => \tL|Data|RegFile|Mux22~18_combout\);

-- Location: LCCOMB_X36_Y17_N12
\tL|Data|RegFile|Mux22~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux22~21_combout\ = (\tL|Data|RegFile|Mux22~18_combout\ & (((\tL|Data|RegFile|Mux22~20_combout\) # (!\tL|Data|RegFile|rd_data0[8]~2_combout\)))) # (!\tL|Data|RegFile|Mux22~18_combout\ & (\tL|Data|RegFile|Mux22~11_combout\ & 
-- ((\tL|Data|RegFile|rd_data0[8]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux22~11_combout\,
	datab => \tL|Data|RegFile|Mux22~20_combout\,
	datac => \tL|Data|RegFile|Mux22~18_combout\,
	datad => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	combout => \tL|Data|RegFile|Mux22~21_combout\);

-- Location: LCCOMB_X44_Y14_N28
\tL|Data|RegFile|Mux22~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux22~22_combout\ = (\tL|Data|RegFile|Mux22~21_combout\ & ((\tL|Data|InstReg|out25_to_21\(2)) # ((\tL|Data|InstReg|out25_to_21\(0)) # (\tL|Data|RegFile|rd_data0[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	datad => \tL|Data|RegFile|Mux22~21_combout\,
	combout => \tL|Data|RegFile|Mux22~22_combout\);

-- Location: FF_X44_Y14_N29
\tL|Data|RegFile|rd_data0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux22~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(9));

-- Location: LCCOMB_X44_Y14_N30
\tL|Data|RegAMux|output[9]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[9]~2_combout\ = (\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(9)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegFile|rd_data0\(9),
	datac => \tL|Control|WideOr8~combout\,
	datad => \tL|Data|PCReg|output\(9),
	combout => \tL|Data|RegAMux|output[9]~2_combout\);

-- Location: FF_X38_Y18_N5
\tL|Data|RegFile|regs[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][10]~q\);

-- Location: FF_X38_Y18_N3
\tL|Data|RegFile|regs[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][10]~q\);

-- Location: FF_X41_Y22_N21
\tL|Data|RegFile|regs[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][10]~q\);

-- Location: FF_X40_Y22_N31
\tL|Data|RegFile|regs[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][10]~q\);

-- Location: LCCOMB_X41_Y22_N20
\tL|Data|RegFile|Mux21~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux21~2_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|InstReg|out25_to_21\(0))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[9][10]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|regs[8][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[8][10]~q\,
	datad => \tL|Data|RegFile|regs[9][10]~q\,
	combout => \tL|Data|RegFile|Mux21~2_combout\);

-- Location: LCCOMB_X38_Y18_N2
\tL|Data|RegFile|Mux21~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux21~3_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux21~2_combout\ & ((\tL|Data|RegFile|regs[11][10]~q\))) # (!\tL|Data|RegFile|Mux21~2_combout\ & (\tL|Data|RegFile|regs[10][10]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|regs[10][10]~q\,
	datac => \tL|Data|RegFile|regs[11][10]~q\,
	datad => \tL|Data|RegFile|Mux21~2_combout\,
	combout => \tL|Data|RegFile|Mux21~3_combout\);

-- Location: FF_X45_Y19_N9
\tL|Data|RegFile|regs[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][10]~q\);

-- Location: FF_X44_Y20_N23
\tL|Data|RegFile|regs[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][10]~q\);

-- Location: FF_X44_Y20_N29
\tL|Data|RegFile|regs[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][10]~q\);

-- Location: FF_X50_Y20_N29
\tL|Data|RegFile|regs[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][10]~q\);

-- Location: FF_X51_Y20_N23
\tL|Data|RegFile|regs[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][10]~q\);

-- Location: FF_X51_Y20_N21
\tL|Data|RegFile|regs[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][10]~q\);

-- Location: FF_X50_Y20_N19
\tL|Data|RegFile|regs[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][10]~q\);

-- Location: LCCOMB_X50_Y20_N18
\tL|Data|RegFile|Mux21~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux21~14_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|regs[6][10]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[4][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|regs[6][10]~q\,
	datac => \tL|Data|RegFile|regs[4][10]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux21~14_combout\);

-- Location: LCCOMB_X51_Y20_N22
\tL|Data|RegFile|Mux21~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux21~15_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux21~14_combout\ & ((\tL|Data|RegFile|regs[7][10]~q\))) # (!\tL|Data|RegFile|Mux21~14_combout\ & (\tL|Data|RegFile|regs[5][10]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux21~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|regs[5][10]~q\,
	datac => \tL|Data|RegFile|regs[7][10]~q\,
	datad => \tL|Data|RegFile|Mux21~14_combout\,
	combout => \tL|Data|RegFile|Mux21~15_combout\);

-- Location: LCCOMB_X44_Y20_N28
\tL|Data|RegFile|Mux21~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux21~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|rd_data0[8]~5_combout\) # ((\tL|Data|RegFile|Mux21~15_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & 
-- (\tL|Data|RegFile|regs[1][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datac => \tL|Data|RegFile|regs[1][10]~q\,
	datad => \tL|Data|RegFile|Mux21~15_combout\,
	combout => \tL|Data|RegFile|Mux21~16_combout\);

-- Location: LCCOMB_X44_Y20_N22
\tL|Data|RegFile|Mux21~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux21~17_combout\ = (\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|Mux21~16_combout\ & ((\tL|Data|RegFile|regs[3][10]~q\))) # (!\tL|Data|RegFile|Mux21~16_combout\ & (\tL|Data|RegFile|regs[2][10]~q\)))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & (((\tL|Data|RegFile|Mux21~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[2][10]~q\,
	datab => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datac => \tL|Data|RegFile|regs[3][10]~q\,
	datad => \tL|Data|RegFile|Mux21~16_combout\,
	combout => \tL|Data|RegFile|Mux21~17_combout\);

-- Location: LCCOMB_X41_Y17_N0
\tL|Data|RegFile|regs[31][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][10]~feeder_combout\ = \tL|Data|RegFile|regs[31][10]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][10]~2_combout\,
	combout => \tL|Data|RegFile|regs[31][10]~feeder_combout\);

-- Location: FF_X41_Y17_N1
\tL|Data|RegFile|regs[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][10]~feeder_combout\,
	asdata => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Control|ALT_INV_curr_state.jal_2~q\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][10]~q\);

-- Location: FF_X34_Y21_N7
\tL|Data|RegFile|regs[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][10]~q\);

-- Location: FF_X35_Y21_N21
\tL|Data|RegFile|regs[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][10]~q\);

-- Location: FF_X34_Y21_N17
\tL|Data|RegFile|regs[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][10]~q\);

-- Location: LCCOMB_X34_Y21_N16
\tL|Data|RegFile|Mux21~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux21~11_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[23][10]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[19][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[23][10]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[19][10]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux21~11_combout\);

-- Location: LCCOMB_X34_Y21_N6
\tL|Data|RegFile|Mux21~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux21~12_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|Mux21~11_combout\ & (\tL|Data|RegFile|regs[31][10]~q\)) # (!\tL|Data|RegFile|Mux21~11_combout\ & ((\tL|Data|RegFile|regs[27][10]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|Mux21~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[31][10]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[27][10]~q\,
	datad => \tL|Data|RegFile|Mux21~11_combout\,
	combout => \tL|Data|RegFile|Mux21~12_combout\);

-- Location: FF_X36_Y21_N31
\tL|Data|RegFile|regs[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][10]~q\);

-- Location: FF_X36_Y21_N29
\tL|Data|RegFile|regs[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][10]~q\);

-- Location: LCCOMB_X36_Y21_N28
\tL|Data|RegFile|Mux21~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux21~4_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[25][10]~q\) # ((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|regs[17][10]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[25][10]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[17][10]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux21~4_combout\);

-- Location: FF_X43_Y21_N9
\tL|Data|RegFile|regs[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][10]~q\);

-- Location: FF_X43_Y21_N7
\tL|Data|RegFile|regs[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][10]~q\);

-- Location: LCCOMB_X43_Y21_N6
\tL|Data|RegFile|Mux21~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux21~5_combout\ = (\tL|Data|RegFile|Mux21~4_combout\ & (((\tL|Data|RegFile|regs[29][10]~q\) # (!\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|RegFile|Mux21~4_combout\ & (\tL|Data|RegFile|regs[21][10]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux21~4_combout\,
	datab => \tL|Data|RegFile|regs[21][10]~q\,
	datac => \tL|Data|RegFile|regs[29][10]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux21~5_combout\);

-- Location: FF_X42_Y23_N15
\tL|Data|RegFile|regs[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][10]~q\);

-- Location: FF_X42_Y23_N17
\tL|Data|RegFile|regs[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][10]~q\);

-- Location: LCCOMB_X42_Y23_N14
\tL|Data|RegFile|Mux21~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux21~6_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|InstReg|out25_to_21\(2))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[22][10]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[18][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[18][10]~q\,
	datad => \tL|Data|RegFile|regs[22][10]~q\,
	combout => \tL|Data|RegFile|Mux21~6_combout\);

-- Location: FF_X38_Y25_N23
\tL|Data|RegFile|regs[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][10]~q\);

-- Location: FF_X38_Y25_N21
\tL|Data|RegFile|regs[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][10]~q\);

-- Location: LCCOMB_X38_Y25_N22
\tL|Data|RegFile|Mux21~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux21~7_combout\ = (\tL|Data|RegFile|Mux21~6_combout\ & (((\tL|Data|RegFile|regs[30][10]~q\)) # (!\tL|Data|InstReg|out25_to_21\(3)))) # (!\tL|Data|RegFile|Mux21~6_combout\ & (\tL|Data|InstReg|out25_to_21\(3) & 
-- ((\tL|Data|RegFile|regs[26][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux21~6_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[30][10]~q\,
	datad => \tL|Data|RegFile|regs[26][10]~q\,
	combout => \tL|Data|RegFile|Mux21~7_combout\);

-- Location: FF_X37_Y21_N9
\tL|Data|RegFile|regs[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][10]~q\);

-- Location: FF_X37_Y21_N19
\tL|Data|RegFile|regs[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][10]~q\);

-- Location: FF_X38_Y21_N27
\tL|Data|RegFile|regs[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][10]~q\);

-- Location: FF_X38_Y21_N29
\tL|Data|RegFile|regs[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][10]~q\);

-- Location: LCCOMB_X38_Y21_N26
\tL|Data|RegFile|Mux21~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux21~8_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2)) # ((\tL|Data|RegFile|regs[24][10]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(3) & (!\tL|Data|InstReg|out25_to_21\(2) & 
-- (\tL|Data|RegFile|regs[16][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[16][10]~q\,
	datad => \tL|Data|RegFile|regs[24][10]~q\,
	combout => \tL|Data|RegFile|Mux21~8_combout\);

-- Location: LCCOMB_X37_Y21_N18
\tL|Data|RegFile|Mux21~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux21~9_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux21~8_combout\ & ((\tL|Data|RegFile|regs[28][10]~q\))) # (!\tL|Data|RegFile|Mux21~8_combout\ & (\tL|Data|RegFile|regs[20][10]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|Mux21~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[20][10]~q\,
	datac => \tL|Data|RegFile|regs[28][10]~q\,
	datad => \tL|Data|RegFile|Mux21~8_combout\,
	combout => \tL|Data|RegFile|Mux21~9_combout\);

-- Location: LCCOMB_X38_Y25_N12
\tL|Data|RegFile|Mux21~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux21~10_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux21~7_combout\) # ((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & (((!\tL|Data|InstReg|out25_to_21\(0) & 
-- \tL|Data|RegFile|Mux21~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux21~7_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|InstReg|out25_to_21\(0),
	datad => \tL|Data|RegFile|Mux21~9_combout\,
	combout => \tL|Data|RegFile|Mux21~10_combout\);

-- Location: LCCOMB_X43_Y21_N16
\tL|Data|RegFile|Mux21~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux21~13_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux21~10_combout\ & (\tL|Data|RegFile|Mux21~12_combout\)) # (!\tL|Data|RegFile|Mux21~10_combout\ & ((\tL|Data|RegFile|Mux21~5_combout\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux21~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux21~12_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|Mux21~5_combout\,
	datad => \tL|Data|RegFile|Mux21~10_combout\,
	combout => \tL|Data|RegFile|Mux21~13_combout\);

-- Location: LCCOMB_X44_Y20_N18
\tL|Data|RegFile|Mux21~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux21~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~3_combout\ & (\tL|Data|RegFile|rd_data0[8]~2_combout\)) # (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & ((\tL|Data|RegFile|rd_data0[8]~2_combout\ & ((\tL|Data|RegFile|Mux21~13_combout\))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & (\tL|Data|RegFile|Mux21~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datac => \tL|Data|RegFile|Mux21~17_combout\,
	datad => \tL|Data|RegFile|Mux21~13_combout\,
	combout => \tL|Data|RegFile|Mux21~18_combout\);

-- Location: FF_X40_Y18_N23
\tL|Data|RegFile|regs[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][10]~q\);

-- Location: FF_X44_Y22_N9
\tL|Data|RegFile|regs[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][10]~q\);

-- Location: FF_X39_Y22_N5
\tL|Data|RegFile|regs[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][10]~q\);

-- Location: LCCOMB_X39_Y22_N4
\tL|Data|RegFile|Mux21~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux21~19_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[14][10]~q\) # ((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|regs[12][10]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[14][10]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[12][10]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux21~19_combout\);

-- Location: LCCOMB_X39_Y22_N30
\tL|Data|RegFile|Mux21~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux21~20_combout\ = (\tL|Data|RegFile|Mux21~19_combout\ & ((\tL|Data|RegFile|regs[15][10]~q\) # ((!\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|RegFile|Mux21~19_combout\ & (((\tL|Data|RegFile|regs[13][10]~q\ & 
-- \tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[15][10]~q\,
	datab => \tL|Data|RegFile|Mux21~19_combout\,
	datac => \tL|Data|RegFile|regs[13][10]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux21~20_combout\);

-- Location: LCCOMB_X44_Y20_N12
\tL|Data|RegFile|Mux21~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux21~21_combout\ = (\tL|Data|RegFile|Mux21~18_combout\ & (((\tL|Data|RegFile|Mux21~20_combout\) # (!\tL|Data|RegFile|rd_data0[8]~3_combout\)))) # (!\tL|Data|RegFile|Mux21~18_combout\ & (\tL|Data|RegFile|Mux21~3_combout\ & 
-- (\tL|Data|RegFile|rd_data0[8]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux21~3_combout\,
	datab => \tL|Data|RegFile|Mux21~18_combout\,
	datac => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datad => \tL|Data|RegFile|Mux21~20_combout\,
	combout => \tL|Data|RegFile|Mux21~21_combout\);

-- Location: LCCOMB_X44_Y14_N4
\tL|Data|RegFile|Mux21~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux21~22_combout\ = (\tL|Data|RegFile|Mux21~21_combout\ & ((\tL|Data|InstReg|out25_to_21\(2)) # ((\tL|Data|RegFile|rd_data0[8]~6_combout\) # (\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|Mux21~21_combout\,
	datac => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux21~22_combout\);

-- Location: FF_X44_Y14_N5
\tL|Data|RegFile|rd_data0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux21~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(10));

-- Location: FF_X38_Y13_N17
\tL|Data|ALUOut|output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][10]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(10));

-- Location: LCCOMB_X45_Y13_N0
\tL|Data|ScuffedOut|output[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ScuffedOut|output[10]~feeder_combout\ = \tL|Data|ALUOut|output\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|ALUOut|output\(10),
	combout => \tL|Data|ScuffedOut|output[10]~feeder_combout\);

-- Location: FF_X45_Y13_N1
\tL|Data|ScuffedOut|output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ScuffedOut|output[10]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(10));

-- Location: LCCOMB_X44_Y14_N24
\tL|Data|PCReg|output[10]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[10]~20_combout\ = (\tL|Control|curr_state.branch_2~q\ & ((\tL|Data|ScuffedOut|output\(10)))) # (!\tL|Control|curr_state.branch_2~q\ & (\tL|Data|InstReg|out15_to_0\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(8),
	datab => \tL|Data|ScuffedOut|output\(10),
	datad => \tL|Control|curr_state.branch_2~q\,
	combout => \tL|Data|PCReg|output[10]~20_combout\);

-- Location: FF_X44_Y14_N25
\tL|Data|PCReg|output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[10]~20_combout\,
	asdata => \tL|Data|RegFile|regs[31][10]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Data|PCSourceMux|ALT_INV_Equal1~0_combout\,
	ena => \tL|Data|PCEnable~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(10));

-- Location: LCCOMB_X44_Y14_N6
\tL|Data|RegAMux|output[10]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[10]~1_combout\ = (\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(10)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegFile|rd_data0\(10),
	datac => \tL|Control|WideOr8~combout\,
	datad => \tL|Data|PCReg|output\(10),
	combout => \tL|Data|RegAMux|output[10]~1_combout\);

-- Location: LCCOMB_X36_Y11_N10
\tL|Data|ALU|Mux20~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux20~0_combout\ = (!\tL|Data|InstReg|out15_to_0\(10) & \tL|Data|ALU|ShiftLeft0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|InstReg|out15_to_0\(10),
	datad => \tL|Data|ALU|ShiftLeft0~16_combout\,
	combout => \tL|Data|ALU|Mux20~0_combout\);

-- Location: LCCOMB_X39_Y8_N8
\tL|Data|ALU|ShiftRight1~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~17_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegBMux|output[14]~43_combout\)) # (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegBMux|output[12]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(7),
	datac => \tL|Data|RegBMux|output[14]~43_combout\,
	datad => \tL|Data|RegBMux|output[12]~45_combout\,
	combout => \tL|Data|ALU|ShiftRight1~17_combout\);

-- Location: LCCOMB_X39_Y8_N10
\tL|Data|ALU|ShiftRight1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~18_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegBMux|output[13]~47_combout\)) # (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegBMux|output[11]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegBMux|output[13]~47_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|RegBMux|output[11]~27_combout\,
	combout => \tL|Data|ALU|ShiftRight1~18_combout\);

-- Location: LCCOMB_X39_Y8_N0
\tL|Data|ALU|ShiftRight1~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~19_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|ALU|ShiftRight1~17_combout\)) # (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|ALU|ShiftRight1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|ALU|ShiftRight1~17_combout\,
	datad => \tL|Data|ALU|ShiftRight1~18_combout\,
	combout => \tL|Data|ALU|ShiftRight1~19_combout\);

-- Location: LCCOMB_X35_Y15_N24
\tL|Data|ALU|ShiftRight1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~14_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegBMux|output[18]~34_combout\))) # (!\tL|Data|InstReg|out15_to_0\(7) & (!\tL|Data|RegBMux|output[16]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datab => \tL|Data|RegBMux|output[16]~37_combout\,
	datac => \tL|Data|RegBMux|output[18]~34_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(7),
	combout => \tL|Data|ALU|ShiftRight1~14_combout\);

-- Location: LCCOMB_X35_Y15_N28
\tL|Data|ALU|ShiftRight1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~16_combout\ = (\tL|Data|ALU|ShiftRight1~14_combout\) # ((!\tL|Data|InstReg|out15_to_0\(6) & \tL|Data|ALU|ShiftRight1~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|ALU|ShiftRight1~15_combout\,
	datad => \tL|Data|ALU|ShiftRight1~14_combout\,
	combout => \tL|Data|ALU|ShiftRight1~16_combout\);

-- Location: LCCOMB_X35_Y13_N24
\tL|Data|ALU|ShiftRight0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~6_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftRight1~16_combout\))) # (!\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftRight1~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight1~19_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|ALU|ShiftRight1~16_combout\,
	combout => \tL|Data|ALU|ShiftRight0~6_combout\);

-- Location: LCCOMB_X37_Y9_N6
\tL|Data|ALU|ShiftRight0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~14_combout\ = (!\tL|Data|InstReg|out15_to_0\(9) & \tL|Data|ALU|ShiftRight0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|InstReg|out15_to_0\(9),
	datad => \tL|Data|ALU|ShiftRight0~13_combout\,
	combout => \tL|Data|ALU|ShiftRight0~14_combout\);

-- Location: LCCOMB_X41_Y17_N6
\tL|Data|RegFile|regs[31][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][11]~feeder_combout\ = \tL|Data|RegFile|regs[31][11]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][11]~1_combout\,
	combout => \tL|Data|RegFile|regs[31][11]~feeder_combout\);

-- Location: FF_X41_Y17_N7
\tL|Data|RegFile|regs[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][11]~feeder_combout\,
	asdata => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Control|ALT_INV_curr_state.jal_2~q\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][11]~q\);

-- Location: FF_X35_Y21_N27
\tL|Data|RegFile|regs[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][11]~q\);

-- Location: FF_X35_Y21_N13
\tL|Data|RegFile|regs[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][11]~q\);

-- Location: FF_X34_Y21_N29
\tL|Data|RegFile|regs[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][11]~q\);

-- Location: LCCOMB_X34_Y21_N28
\tL|Data|RegFile|Mux20~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux20~9_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[23][11]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[19][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[23][11]~q\,
	datac => \tL|Data|RegFile|regs[19][11]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux20~9_combout\);

-- Location: LCCOMB_X35_Y21_N26
\tL|Data|RegFile|Mux20~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux20~10_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|Mux20~9_combout\ & (\tL|Data|RegFile|regs[31][11]~q\)) # (!\tL|Data|RegFile|Mux20~9_combout\ & ((\tL|Data|RegFile|regs[27][11]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|Mux20~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[31][11]~q\,
	datac => \tL|Data|RegFile|regs[27][11]~q\,
	datad => \tL|Data|RegFile|Mux20~9_combout\,
	combout => \tL|Data|RegFile|Mux20~10_combout\);

-- Location: FF_X38_Y21_N5
\tL|Data|RegFile|regs[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][11]~q\);

-- Location: FF_X38_Y21_N15
\tL|Data|RegFile|regs[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][11]~q\);

-- Location: LCCOMB_X38_Y21_N14
\tL|Data|RegFile|Mux20~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux20~6_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[24][11]~q\) # ((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|regs[16][11]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[24][11]~q\,
	datac => \tL|Data|RegFile|regs[16][11]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux20~6_combout\);

-- Location: FF_X37_Y21_N13
\tL|Data|RegFile|regs[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][11]~q\);

-- Location: FF_X37_Y21_N31
\tL|Data|RegFile|regs[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][11]~q\);

-- Location: LCCOMB_X37_Y21_N12
\tL|Data|RegFile|Mux20~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux20~7_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux20~6_combout\ & (\tL|Data|RegFile|regs[28][11]~q\)) # (!\tL|Data|RegFile|Mux20~6_combout\ & ((\tL|Data|RegFile|regs[20][11]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|Mux20~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|Mux20~6_combout\,
	datac => \tL|Data|RegFile|regs[28][11]~q\,
	datad => \tL|Data|RegFile|regs[20][11]~q\,
	combout => \tL|Data|RegFile|Mux20~7_combout\);

-- Location: FF_X37_Y23_N25
\tL|Data|RegFile|regs[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][11]~q\);

-- Location: FF_X37_Y23_N3
\tL|Data|RegFile|regs[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][11]~q\);

-- Location: FF_X36_Y21_N27
\tL|Data|RegFile|regs[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][11]~q\);

-- Location: FF_X36_Y21_N9
\tL|Data|RegFile|regs[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][11]~q\);

-- Location: LCCOMB_X36_Y21_N8
\tL|Data|RegFile|Mux20~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux20~4_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[25][11]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[17][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[25][11]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[17][11]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux20~4_combout\);

-- Location: LCCOMB_X37_Y23_N2
\tL|Data|RegFile|Mux20~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux20~5_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux20~4_combout\ & ((\tL|Data|RegFile|regs[29][11]~q\))) # (!\tL|Data|RegFile|Mux20~4_combout\ & (\tL|Data|RegFile|regs[21][11]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[21][11]~q\,
	datac => \tL|Data|RegFile|regs[29][11]~q\,
	datad => \tL|Data|RegFile|Mux20~4_combout\,
	combout => \tL|Data|RegFile|Mux20~5_combout\);

-- Location: LCCOMB_X37_Y23_N20
\tL|Data|RegFile|Mux20~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux20~8_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|InstReg|out25_to_21\(1)) # (\tL|Data|RegFile|Mux20~5_combout\)))) # (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|Mux20~7_combout\ & 
-- (!\tL|Data|InstReg|out25_to_21\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux20~7_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|InstReg|out25_to_21\(1),
	datad => \tL|Data|RegFile|Mux20~5_combout\,
	combout => \tL|Data|RegFile|Mux20~8_combout\);

-- Location: FF_X42_Y23_N7
\tL|Data|RegFile|regs[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][11]~q\);

-- Location: FF_X42_Y23_N1
\tL|Data|RegFile|regs[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][11]~q\);

-- Location: LCCOMB_X42_Y23_N6
\tL|Data|RegFile|Mux20~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux20~2_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|InstReg|out25_to_21\(2))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[22][11]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[18][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[18][11]~q\,
	datad => \tL|Data|RegFile|regs[22][11]~q\,
	combout => \tL|Data|RegFile|Mux20~2_combout\);

-- Location: FF_X38_Y25_N1
\tL|Data|RegFile|regs[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][11]~q\);

-- Location: FF_X38_Y25_N19
\tL|Data|RegFile|regs[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][11]~q\);

-- Location: LCCOMB_X38_Y25_N0
\tL|Data|RegFile|Mux20~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux20~3_combout\ = (\tL|Data|RegFile|Mux20~2_combout\ & (((\tL|Data|RegFile|regs[30][11]~q\)) # (!\tL|Data|InstReg|out25_to_21\(3)))) # (!\tL|Data|RegFile|Mux20~2_combout\ & (\tL|Data|InstReg|out25_to_21\(3) & 
-- (\tL|Data|RegFile|regs[26][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux20~2_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[26][11]~q\,
	datad => \tL|Data|RegFile|regs[30][11]~q\,
	combout => \tL|Data|RegFile|Mux20~3_combout\);

-- Location: LCCOMB_X36_Y21_N18
\tL|Data|RegFile|Mux20~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux20~11_combout\ = (\tL|Data|RegFile|Mux20~8_combout\ & ((\tL|Data|RegFile|Mux20~10_combout\) # ((!\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|RegFile|Mux20~8_combout\ & (((\tL|Data|RegFile|Mux20~3_combout\ & 
-- \tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux20~10_combout\,
	datab => \tL|Data|RegFile|Mux20~8_combout\,
	datac => \tL|Data|RegFile|Mux20~3_combout\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux20~11_combout\);

-- Location: FF_X50_Y20_N1
\tL|Data|RegFile|regs[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][11]~q\);

-- Location: FF_X50_Y20_N31
\tL|Data|RegFile|regs[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][11]~q\);

-- Location: LCCOMB_X50_Y20_N30
\tL|Data|RegFile|Mux20~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux20~14_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[5][11]~q\) # ((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|regs[4][11]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|regs[5][11]~q\,
	datac => \tL|Data|RegFile|regs[4][11]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux20~14_combout\);

-- Location: FF_X47_Y21_N23
\tL|Data|RegFile|regs[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][11]~q\);

-- Location: LCCOMB_X47_Y21_N12
\tL|Data|RegFile|Mux20~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux20~15_combout\ = (\tL|Data|RegFile|Mux20~14_combout\ & (((\tL|Data|RegFile|regs[7][11]~q\) # (!\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|RegFile|Mux20~14_combout\ & (\tL|Data|RegFile|regs[6][11]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux20~14_combout\,
	datab => \tL|Data|RegFile|regs[6][11]~q\,
	datac => \tL|Data|RegFile|regs[7][11]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux20~15_combout\);

-- Location: FF_X47_Y19_N17
\tL|Data|RegFile|regs[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][11]~q\);

-- Location: FF_X49_Y21_N29
\tL|Data|RegFile|regs[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][11]~q\);

-- Location: FF_X49_Y21_N11
\tL|Data|RegFile|regs[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][11]~q\);

-- Location: LCCOMB_X49_Y21_N10
\tL|Data|RegFile|Mux20~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux20~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|regs[2][11]~q\) # ((\tL|Data|RegFile|rd_data0[8]~4_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & (((\tL|Data|RegFile|regs[1][11]~q\ & 
-- !\tL|Data|RegFile|rd_data0[8]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datab => \tL|Data|RegFile|regs[2][11]~q\,
	datac => \tL|Data|RegFile|regs[1][11]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	combout => \tL|Data|RegFile|Mux20~16_combout\);

-- Location: LCCOMB_X47_Y19_N16
\tL|Data|RegFile|Mux20~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux20~17_combout\ = (\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|Mux20~16_combout\ & ((\tL|Data|RegFile|regs[3][11]~q\))) # (!\tL|Data|RegFile|Mux20~16_combout\ & (\tL|Data|RegFile|Mux20~15_combout\)))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & (((\tL|Data|RegFile|Mux20~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	datab => \tL|Data|RegFile|Mux20~15_combout\,
	datac => \tL|Data|RegFile|regs[3][11]~q\,
	datad => \tL|Data|RegFile|Mux20~16_combout\,
	combout => \tL|Data|RegFile|Mux20~17_combout\);

-- Location: FF_X39_Y25_N13
\tL|Data|RegFile|regs[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][11]~q\);

-- Location: FF_X39_Y25_N31
\tL|Data|RegFile|regs[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][11]~q\);

-- Location: LCCOMB_X39_Y25_N30
\tL|Data|RegFile|Mux20~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux20~12_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[10][11]~q\) # ((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|regs[8][11]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[10][11]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[8][11]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux20~12_combout\);

-- Location: FF_X40_Y22_N29
\tL|Data|RegFile|regs[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][11]~q\);

-- Location: FF_X40_Y22_N11
\tL|Data|RegFile|regs[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][11]~q\);

-- Location: LCCOMB_X40_Y22_N28
\tL|Data|RegFile|Mux20~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux20~13_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux20~12_combout\ & (\tL|Data|RegFile|regs[11][11]~q\)) # (!\tL|Data|RegFile|Mux20~12_combout\ & ((\tL|Data|RegFile|regs[9][11]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|Mux20~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|Mux20~12_combout\,
	datac => \tL|Data|RegFile|regs[11][11]~q\,
	datad => \tL|Data|RegFile|regs[9][11]~q\,
	combout => \tL|Data|RegFile|Mux20~13_combout\);

-- Location: LCCOMB_X40_Y19_N12
\tL|Data|RegFile|Mux20~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux20~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~2_combout\ & (((\tL|Data|RegFile|rd_data0[8]~3_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & ((\tL|Data|RegFile|rd_data0[8]~3_combout\ & 
-- ((\tL|Data|RegFile|Mux20~13_combout\))) # (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & (\tL|Data|RegFile|Mux20~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datab => \tL|Data|RegFile|Mux20~17_combout\,
	datac => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datad => \tL|Data|RegFile|Mux20~13_combout\,
	combout => \tL|Data|RegFile|Mux20~18_combout\);

-- Location: FF_X42_Y17_N19
\tL|Data|RegFile|regs[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][11]~q\);

-- Location: FF_X37_Y20_N27
\tL|Data|RegFile|regs[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][11]~q\);

-- Location: FF_X36_Y20_N31
\tL|Data|RegFile|regs[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][11]~q\);

-- Location: FF_X36_Y20_N13
\tL|Data|RegFile|regs[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][11]~q\);

-- Location: LCCOMB_X36_Y20_N30
\tL|Data|RegFile|Mux20~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux20~19_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|InstReg|out25_to_21\(0))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[13][11]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|regs[12][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[12][11]~q\,
	datad => \tL|Data|RegFile|regs[13][11]~q\,
	combout => \tL|Data|RegFile|Mux20~19_combout\);

-- Location: LCCOMB_X37_Y20_N26
\tL|Data|RegFile|Mux20~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux20~20_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux20~19_combout\ & (\tL|Data|RegFile|regs[15][11]~q\)) # (!\tL|Data|RegFile|Mux20~19_combout\ & ((\tL|Data|RegFile|regs[14][11]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux20~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[15][11]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[14][11]~q\,
	datad => \tL|Data|RegFile|Mux20~19_combout\,
	combout => \tL|Data|RegFile|Mux20~20_combout\);

-- Location: LCCOMB_X36_Y17_N20
\tL|Data|RegFile|Mux20~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux20~21_combout\ = (\tL|Data|RegFile|rd_data0[8]~2_combout\ & ((\tL|Data|RegFile|Mux20~18_combout\ & ((\tL|Data|RegFile|Mux20~20_combout\))) # (!\tL|Data|RegFile|Mux20~18_combout\ & (\tL|Data|RegFile|Mux20~11_combout\)))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & (((\tL|Data|RegFile|Mux20~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux20~11_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datac => \tL|Data|RegFile|Mux20~18_combout\,
	datad => \tL|Data|RegFile|Mux20~20_combout\,
	combout => \tL|Data|RegFile|Mux20~21_combout\);

-- Location: LCCOMB_X36_Y12_N8
\tL|Data|RegFile|Mux20~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux20~22_combout\ = (\tL|Data|RegFile|Mux20~21_combout\ & ((\tL|Data|InstReg|out25_to_21\(0)) # ((\tL|Data|RegFile|rd_data0[8]~6_combout\) # (\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux20~21_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux20~22_combout\);

-- Location: FF_X36_Y12_N9
\tL|Data|RegFile|rd_data0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux20~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(11));

-- Location: LCCOMB_X36_Y12_N16
\tL|Data|ALU|Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~8_combout\ = (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(11))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr8~combout\,
	datab => \tL|Data|PCReg|output\(11),
	datac => \tL|Data|RegFile|rd_data0\(11),
	datad => \tL|Data|ALUCtrl|Mux13~2_combout\,
	combout => \tL|Data|ALU|Add0~8_combout\);

-- Location: LCCOMB_X36_Y13_N16
\tL|Data|ALU|Mux20~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux20~2_combout\ = (\tL|Data|ALU|Mux21~12_combout\ & (((\tL|Data|RegBMux|output[11]~27_combout\ & \tL|Data|RegAMux|output[11]~0_combout\)))) # (!\tL|Data|ALU|Mux21~12_combout\ & ((\tL|Data|ALUCtrl|Mux13~2_combout\ & 
-- ((!\tL|Data|RegAMux|output[11]~0_combout\))) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (\tL|Data|RegBMux|output[11]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datab => \tL|Data|RegBMux|output[11]~27_combout\,
	datac => \tL|Data|ALU|Mux21~12_combout\,
	datad => \tL|Data|RegAMux|output[11]~0_combout\,
	combout => \tL|Data|ALU|Mux20~2_combout\);

-- Location: LCCOMB_X45_Y14_N16
\tL|Data|RegBMux|output[24]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[24]~58_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegFile|rd_data1\(24) & \tL|Data|RegBMux|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegFile|rd_data1\(24),
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|RegBMux|output[24]~58_combout\);

-- Location: LCCOMB_X42_Y15_N30
\tL|Data|RegBMux|output[28]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[28]~54_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegFile|rd_data1\(28) & \tL|Data|RegBMux|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(28),
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|RegBMux|output[28]~54_combout\);

-- Location: LCCOMB_X44_Y16_N28
\tL|Data|RegBMux|output[29]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[29]~53_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegFile|rd_data1\(29) & \tL|Data|RegBMux|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(29),
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|RegBMux|output[29]~53_combout\);

-- Location: LCCOMB_X39_Y15_N28
\tL|Data|RegBMux|output[30]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[30]~52_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|RegFile|rd_data1\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|Equal2~2_combout\,
	datab => \tL|Data|RegFile|rd_data1\(30),
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|RegBMux|output[30]~52_combout\);

-- Location: DSPMULT_X28_Y14_N0
\tL|Data|ALU|Mult1|auto_generated|mac_mult3\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => VCC,
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAA_bus\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \tL|Data|ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: DSPOUT_X28_Y14_N2
\tL|Data|ALU|Mult1|auto_generated|mac_out4\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \tL|Data|ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: FF_X37_Y20_N21
\tL|Data|RegFile|regs[14][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][29]~q\);

-- Location: LCCOMB_X36_Y20_N6
\tL|Data|RegFile|Mux2~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux2~19_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0)) # ((\tL|Data|RegFile|regs[14][29]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(1) & (!\tL|Data|InstReg|out25_to_21\(0) & 
-- (\tL|Data|RegFile|regs[12][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[12][29]~q\,
	datad => \tL|Data|RegFile|regs[14][29]~q\,
	combout => \tL|Data|RegFile|Mux2~19_combout\);

-- Location: FF_X36_Y20_N9
\tL|Data|RegFile|regs[13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][29]~q\);

-- Location: FF_X42_Y20_N23
\tL|Data|RegFile|regs[15][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][29]~q\);

-- Location: LCCOMB_X36_Y20_N28
\tL|Data|RegFile|Mux2~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux2~20_combout\ = (\tL|Data|RegFile|Mux2~19_combout\ & (((\tL|Data|RegFile|regs[15][29]~q\)) # (!\tL|Data|InstReg|out25_to_21\(0)))) # (!\tL|Data|RegFile|Mux2~19_combout\ & (\tL|Data|InstReg|out25_to_21\(0) & 
-- (\tL|Data|RegFile|regs[13][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux2~19_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[13][29]~q\,
	datad => \tL|Data|RegFile|regs[15][29]~q\,
	combout => \tL|Data|RegFile|Mux2~20_combout\);

-- Location: FF_X46_Y20_N11
\tL|Data|RegFile|regs[5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][29]~q\);

-- Location: FF_X47_Y20_N21
\tL|Data|RegFile|regs[4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][29]~q\);

-- Location: FF_X46_Y20_N13
\tL|Data|RegFile|regs[6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][29]~q\);

-- Location: LCCOMB_X47_Y20_N20
\tL|Data|RegFile|Mux2~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux2~14_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0)) # ((\tL|Data|RegFile|regs[6][29]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(1) & (!\tL|Data|InstReg|out25_to_21\(0) & 
-- (\tL|Data|RegFile|regs[4][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[4][29]~q\,
	datad => \tL|Data|RegFile|regs[6][29]~q\,
	combout => \tL|Data|RegFile|Mux2~14_combout\);

-- Location: FF_X47_Y20_N3
\tL|Data|RegFile|regs[7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][29]~q\);

-- Location: LCCOMB_X47_Y20_N2
\tL|Data|RegFile|Mux2~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux2~15_combout\ = (\tL|Data|RegFile|Mux2~14_combout\ & (((\tL|Data|RegFile|regs[7][29]~q\) # (!\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|RegFile|Mux2~14_combout\ & (\tL|Data|RegFile|regs[5][29]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[5][29]~q\,
	datab => \tL|Data|RegFile|Mux2~14_combout\,
	datac => \tL|Data|RegFile|regs[7][29]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux2~15_combout\);

-- Location: FF_X45_Y20_N27
\tL|Data|RegFile|regs[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][29]~q\);

-- Location: LCCOMB_X45_Y20_N26
\tL|Data|RegFile|Mux2~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux2~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|Mux2~15_combout\) # ((\tL|Data|RegFile|rd_data0[8]~5_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & (((\tL|Data|RegFile|regs[1][29]~q\ & 
-- !\tL|Data|RegFile|rd_data0[8]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux2~15_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	datac => \tL|Data|RegFile|regs[1][29]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	combout => \tL|Data|RegFile|Mux2~16_combout\);

-- Location: FF_X45_Y19_N7
\tL|Data|RegFile|regs[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][29]~q\);

-- Location: FF_X45_Y19_N17
\tL|Data|RegFile|regs[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][29]~q\);

-- Location: LCCOMB_X45_Y19_N6
\tL|Data|RegFile|Mux2~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux2~17_combout\ = (\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|Mux2~16_combout\ & (\tL|Data|RegFile|regs[3][29]~q\)) # (!\tL|Data|RegFile|Mux2~16_combout\ & ((\tL|Data|RegFile|regs[2][29]~q\))))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & (\tL|Data|RegFile|Mux2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datab => \tL|Data|RegFile|Mux2~16_combout\,
	datac => \tL|Data|RegFile|regs[3][29]~q\,
	datad => \tL|Data|RegFile|regs[2][29]~q\,
	combout => \tL|Data|RegFile|Mux2~17_combout\);

-- Location: FF_X39_Y20_N15
\tL|Data|RegFile|regs[23][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][29]~q\);

-- Location: FF_X39_Y20_N25
\tL|Data|RegFile|regs[19][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][29]~q\);

-- Location: LCCOMB_X39_Y20_N24
\tL|Data|RegFile|Mux2~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux2~11_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[23][29]~q\) # ((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|regs[19][29]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[23][29]~q\,
	datac => \tL|Data|RegFile|regs[19][29]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux2~11_combout\);

-- Location: FF_X36_Y19_N21
\tL|Data|RegFile|regs[27][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][29]~q\);

-- Location: LCCOMB_X43_Y16_N28
\tL|Data|RegFile|regs~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs~32_combout\ = (\tL|Control|curr_state.jal_2~q\ & ((\tL|Data|PCReg|output[29]~2_combout\))) # (!\tL|Control|curr_state.jal_2~q\ & (\tL|Data|MemtoRegMux|output[29]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Control|curr_state.jal_2~q\,
	datac => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	datad => \tL|Data|PCReg|output[29]~2_combout\,
	combout => \tL|Data|RegFile|regs~32_combout\);

-- Location: FF_X43_Y16_N29
\tL|Data|RegFile|regs[31][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][29]~q\);

-- Location: LCCOMB_X36_Y19_N20
\tL|Data|RegFile|Mux2~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux2~12_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|Mux2~11_combout\ & ((\tL|Data|RegFile|regs[31][29]~q\))) # (!\tL|Data|RegFile|Mux2~11_combout\ & (\tL|Data|RegFile|regs[27][29]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|Mux2~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|Mux2~11_combout\,
	datac => \tL|Data|RegFile|regs[27][29]~q\,
	datad => \tL|Data|RegFile|regs[31][29]~q\,
	combout => \tL|Data|RegFile|Mux2~12_combout\);

-- Location: FF_X36_Y21_N1
\tL|Data|RegFile|regs[25][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][29]~q\);

-- Location: FF_X36_Y21_N11
\tL|Data|RegFile|regs[17][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][29]~q\);

-- Location: LCCOMB_X36_Y21_N10
\tL|Data|RegFile|Mux2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux2~4_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[25][29]~q\) # ((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|regs[17][29]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[25][29]~q\,
	datac => \tL|Data|RegFile|regs[17][29]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux2~4_combout\);

-- Location: FF_X40_Y21_N31
\tL|Data|RegFile|regs[29][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][29]~q\);

-- Location: FF_X40_Y21_N13
\tL|Data|RegFile|regs[21][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][29]~q\);

-- Location: LCCOMB_X40_Y21_N30
\tL|Data|RegFile|Mux2~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux2~5_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux2~4_combout\ & (\tL|Data|RegFile|regs[29][29]~q\)) # (!\tL|Data|RegFile|Mux2~4_combout\ & ((\tL|Data|RegFile|regs[21][29]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|Mux2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|Mux2~4_combout\,
	datac => \tL|Data|RegFile|regs[29][29]~q\,
	datad => \tL|Data|RegFile|regs[21][29]~q\,
	combout => \tL|Data|RegFile|Mux2~5_combout\);

-- Location: FF_X43_Y24_N17
\tL|Data|RegFile|regs[24][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][29]~q\);

-- Location: FF_X43_Y24_N7
\tL|Data|RegFile|regs[16][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][29]~q\);

-- Location: LCCOMB_X43_Y24_N6
\tL|Data|RegFile|Mux2~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux2~8_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[24][29]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[16][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[24][29]~q\,
	datac => \tL|Data|RegFile|regs[16][29]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux2~8_combout\);

-- Location: FF_X43_Y20_N11
\tL|Data|RegFile|regs[28][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][29]~q\);

-- Location: FF_X43_Y20_N1
\tL|Data|RegFile|regs[20][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][29]~q\);

-- Location: LCCOMB_X43_Y20_N10
\tL|Data|RegFile|Mux2~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux2~9_combout\ = (\tL|Data|RegFile|Mux2~8_combout\ & (((\tL|Data|RegFile|regs[28][29]~q\)) # (!\tL|Data|InstReg|out25_to_21\(2)))) # (!\tL|Data|RegFile|Mux2~8_combout\ & (\tL|Data|InstReg|out25_to_21\(2) & 
-- ((\tL|Data|RegFile|regs[20][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux2~8_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[28][29]~q\,
	datad => \tL|Data|RegFile|regs[20][29]~q\,
	combout => \tL|Data|RegFile|Mux2~9_combout\);

-- Location: FF_X44_Y24_N15
\tL|Data|RegFile|regs[18][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][29]~q\);

-- Location: FF_X44_Y24_N25
\tL|Data|RegFile|regs[22][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][29]~q\);

-- Location: LCCOMB_X44_Y24_N14
\tL|Data|RegFile|Mux2~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux2~6_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3)) # ((\tL|Data|RegFile|regs[22][29]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(2) & (!\tL|Data|InstReg|out25_to_21\(3) & 
-- (\tL|Data|RegFile|regs[18][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[18][29]~q\,
	datad => \tL|Data|RegFile|regs[22][29]~q\,
	combout => \tL|Data|RegFile|Mux2~6_combout\);

-- Location: FF_X41_Y26_N1
\tL|Data|RegFile|regs[26][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][29]~q\);

-- Location: FF_X41_Y26_N23
\tL|Data|RegFile|regs[30][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][29]~q\);

-- Location: LCCOMB_X41_Y26_N22
\tL|Data|RegFile|Mux2~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux2~7_combout\ = (\tL|Data|RegFile|Mux2~6_combout\ & (((\tL|Data|RegFile|regs[30][29]~q\) # (!\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|RegFile|Mux2~6_combout\ & (\tL|Data|RegFile|regs[26][29]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux2~6_combout\,
	datab => \tL|Data|RegFile|regs[26][29]~q\,
	datac => \tL|Data|RegFile|regs[30][29]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux2~7_combout\);

-- Location: LCCOMB_X43_Y21_N18
\tL|Data|RegFile|Mux2~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux2~10_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0)) # ((\tL|Data|RegFile|Mux2~7_combout\)))) # (!\tL|Data|InstReg|out25_to_21\(1) & (!\tL|Data|InstReg|out25_to_21\(0) & 
-- (\tL|Data|RegFile|Mux2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|Mux2~9_combout\,
	datad => \tL|Data|RegFile|Mux2~7_combout\,
	combout => \tL|Data|RegFile|Mux2~10_combout\);

-- Location: LCCOMB_X43_Y21_N20
\tL|Data|RegFile|Mux2~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux2~13_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux2~10_combout\ & (\tL|Data|RegFile|Mux2~12_combout\)) # (!\tL|Data|RegFile|Mux2~10_combout\ & ((\tL|Data|RegFile|Mux2~5_combout\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux2~12_combout\,
	datab => \tL|Data|RegFile|Mux2~5_combout\,
	datac => \tL|Data|InstReg|out25_to_21\(0),
	datad => \tL|Data|RegFile|Mux2~10_combout\,
	combout => \tL|Data|RegFile|Mux2~13_combout\);

-- Location: LCCOMB_X44_Y21_N8
\tL|Data|RegFile|Mux2~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux2~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~3_combout\ & (\tL|Data|RegFile|rd_data0[8]~2_combout\)) # (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & ((\tL|Data|RegFile|rd_data0[8]~2_combout\ & ((\tL|Data|RegFile|Mux2~13_combout\))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & (\tL|Data|RegFile|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datac => \tL|Data|RegFile|Mux2~17_combout\,
	datad => \tL|Data|RegFile|Mux2~13_combout\,
	combout => \tL|Data|RegFile|Mux2~18_combout\);

-- Location: FF_X43_Y18_N21
\tL|Data|RegFile|regs[11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][29]~q\);

-- Location: FF_X43_Y18_N19
\tL|Data|RegFile|regs[10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][29]~q\);

-- Location: FF_X44_Y18_N21
\tL|Data|RegFile|regs[8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][29]~q\);

-- Location: FF_X44_Y18_N19
\tL|Data|RegFile|regs[9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][29]~q\);

-- Location: LCCOMB_X44_Y18_N18
\tL|Data|RegFile|Mux2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux2~2_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|regs[9][29]~q\) # (\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|regs[8][29]~q\ & 
-- ((!\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[8][29]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[9][29]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux2~2_combout\);

-- Location: LCCOMB_X43_Y18_N18
\tL|Data|RegFile|Mux2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux2~3_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux2~2_combout\ & (\tL|Data|RegFile|regs[11][29]~q\)) # (!\tL|Data|RegFile|Mux2~2_combout\ & ((\tL|Data|RegFile|regs[10][29]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|regs[11][29]~q\,
	datac => \tL|Data|RegFile|regs[10][29]~q\,
	datad => \tL|Data|RegFile|Mux2~2_combout\,
	combout => \tL|Data|RegFile|Mux2~3_combout\);

-- Location: LCCOMB_X43_Y18_N10
\tL|Data|RegFile|Mux2~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux2~21_combout\ = (\tL|Data|RegFile|rd_data0[8]~3_combout\ & ((\tL|Data|RegFile|Mux2~18_combout\ & (\tL|Data|RegFile|Mux2~20_combout\)) # (!\tL|Data|RegFile|Mux2~18_combout\ & ((\tL|Data|RegFile|Mux2~3_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & (((\tL|Data|RegFile|Mux2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datab => \tL|Data|RegFile|Mux2~20_combout\,
	datac => \tL|Data|RegFile|Mux2~18_combout\,
	datad => \tL|Data|RegFile|Mux2~3_combout\,
	combout => \tL|Data|RegFile|Mux2~21_combout\);

-- Location: LCCOMB_X43_Y14_N10
\tL|Data|RegFile|Mux2~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux2~22_combout\ = (\tL|Data|RegFile|Mux2~21_combout\ & ((\tL|Data|InstReg|out25_to_21\(2)) # ((\tL|Data|InstReg|out25_to_21\(0)) # (\tL|Data|RegFile|rd_data0[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	datad => \tL|Data|RegFile|Mux2~21_combout\,
	combout => \tL|Data|RegFile|Mux2~22_combout\);

-- Location: FF_X43_Y14_N11
\tL|Data|RegFile|rd_data0[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux2~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(29));

-- Location: LCCOMB_X43_Y14_N14
\tL|Data|PCReg|output[29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[29]~feeder_combout\ = \tL|Data|PCReg|output[29]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output[29]~2_combout\,
	combout => \tL|Data|PCReg|output[29]~feeder_combout\);

-- Location: FF_X43_Y16_N17
\tL|Data|ALUOut|output[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[29]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(29));

-- Location: LCCOMB_X42_Y22_N18
\tL|Data|ScuffedOut|output[29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ScuffedOut|output[29]~feeder_combout\ = \tL|Data|ALUOut|output\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|ALUOut|output\(29),
	combout => \tL|Data|ScuffedOut|output[29]~feeder_combout\);

-- Location: FF_X42_Y22_N19
\tL|Data|ScuffedOut|output[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ScuffedOut|output[29]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(29));

-- Location: FF_X43_Y14_N15
\tL|Data|PCReg|output[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[29]~feeder_combout\,
	asdata => \tL|Data|ScuffedOut|output\(29),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Data|PCSourceMux|Equal1~0_combout\,
	ena => \tL|Data|PCReg|output[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(29));

-- Location: LCCOMB_X43_Y14_N0
\tL|Data|RegAMux|output[29]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[29]~16_combout\ = (\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(29)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0\(29),
	datab => \tL|Data|PCReg|output\(29),
	datac => \tL|Control|WideOr8~combout\,
	combout => \tL|Data|RegAMux|output[29]~16_combout\);

-- Location: DSPMULT_X28_Y13_N0
\tL|Data|ALU|Mult1|auto_generated|mac_mult7\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAA_bus\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \tL|Data|ALU|Mult1|auto_generated|mac_mult7_DATAOUT_bus\);

-- Location: DSPOUT_X28_Y13_N2
\tL|Data|ALU|Mult1|auto_generated|mac_out8\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \tL|Data|ALU|Mult1|auto_generated|mac_out8_DATAOUT_bus\);

-- Location: DSPMULT_X28_Y15_N0
\tL|Data|ALU|Mult1|auto_generated|mac_mult5\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => VCC,
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAA_bus\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \tL|Data|ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\);

-- Location: DSPOUT_X28_Y15_N2
\tL|Data|ALU|Mult1|auto_generated|mac_out6\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \tL|Data|ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\);

-- Location: LCCOMB_X29_Y15_N2
\tL|Data|ALU|Mult1|auto_generated|add9_result[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[0]~0_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out6~dataout\ & (\tL|Data|ALU|Mult1|auto_generated|mac_out4~dataout\ $ (VCC))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~dataout\ & 
-- (\tL|Data|ALU|Mult1|auto_generated|mac_out4~dataout\ & VCC))
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[0]~1\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out6~dataout\ & \tL|Data|ALU|Mult1|auto_generated|mac_out4~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out6~dataout\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out4~dataout\,
	datad => VCC,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[0]~0_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[0]~1\);

-- Location: LCCOMB_X29_Y15_N4
\tL|Data|ALU|Mult1|auto_generated|add9_result[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[1]~2_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT1\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT1\ & (\tL|Data|ALU|Mult1|auto_generated|add9_result[0]~1\ & VCC)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT1\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[0]~1\)))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT1\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT1\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[0]~1\)) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT1\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[0]~1\) # (GND)))))
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[1]~3\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT1\ & (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT1\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[0]~1\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT1\ & ((!\tL|Data|ALU|Mult1|auto_generated|add9_result[0]~1\) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT1\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT1\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[0]~1\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[1]~2_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[1]~3\);

-- Location: LCCOMB_X29_Y15_N6
\tL|Data|ALU|Mult1|auto_generated|add9_result[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[2]~4_combout\ = ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT2\ $ (\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT2\ $ (!\tL|Data|ALU|Mult1|auto_generated|add9_result[1]~3\)))) # (GND)
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[2]~5\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT2\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT2\) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[1]~3\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT2\ & (\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT2\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT2\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT2\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[1]~3\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[2]~4_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[2]~5\);

-- Location: LCCOMB_X29_Y15_N8
\tL|Data|ALU|Mult1|auto_generated|add9_result[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[3]~6_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT3\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT3\ & (\tL|Data|ALU|Mult1|auto_generated|add9_result[2]~5\ & VCC)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT3\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[2]~5\)))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT3\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT3\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[2]~5\)) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT3\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[2]~5\) # (GND)))))
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[3]~7\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT3\ & (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT3\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[2]~5\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT3\ & ((!\tL|Data|ALU|Mult1|auto_generated|add9_result[2]~5\) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT3\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT3\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[2]~5\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[3]~6_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[3]~7\);

-- Location: LCCOMB_X29_Y15_N10
\tL|Data|ALU|Mult1|auto_generated|add9_result[4]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[4]~8_combout\ = ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT4\ $ (\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT4\ $ (!\tL|Data|ALU|Mult1|auto_generated|add9_result[3]~7\)))) # (GND)
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[4]~9\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT4\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT4\) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[3]~7\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT4\ & (\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT4\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT4\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT4\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[3]~7\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[4]~8_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[4]~9\);

-- Location: LCCOMB_X29_Y15_N12
\tL|Data|ALU|Mult1|auto_generated|add9_result[5]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[5]~10_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT5\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT5\ & (\tL|Data|ALU|Mult1|auto_generated|add9_result[4]~9\ & VCC)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT5\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[4]~9\)))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT5\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT5\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[4]~9\)) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[4]~9\) # (GND)))))
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[5]~11\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT5\ & (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT5\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[4]~9\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT5\ & ((!\tL|Data|ALU|Mult1|auto_generated|add9_result[4]~9\) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT5\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT5\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[4]~9\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[5]~10_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[5]~11\);

-- Location: LCCOMB_X29_Y15_N14
\tL|Data|ALU|Mult1|auto_generated|add9_result[6]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[6]~12_combout\ = ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT6\ $ (\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT6\ $ (!\tL|Data|ALU|Mult1|auto_generated|add9_result[5]~11\)))) # (GND)
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[6]~13\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT6\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT6\) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[5]~11\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT6\ & (\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT6\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT6\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT6\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[5]~11\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[6]~12_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[6]~13\);

-- Location: LCCOMB_X29_Y15_N16
\tL|Data|ALU|Mult1|auto_generated|add9_result[7]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[7]~14_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT7\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT7\ & (\tL|Data|ALU|Mult1|auto_generated|add9_result[6]~13\ & VCC)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT7\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[6]~13\)))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT7\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT7\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[6]~13\)) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT7\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[6]~13\) # (GND)))))
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[7]~15\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT7\ & (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT7\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[6]~13\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT7\ & ((!\tL|Data|ALU|Mult1|auto_generated|add9_result[6]~13\) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT7\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[6]~13\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[7]~14_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[7]~15\);

-- Location: LCCOMB_X29_Y15_N18
\tL|Data|ALU|Mult1|auto_generated|add9_result[8]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[8]~16_combout\ = ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT8\ $ (\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT8\ $ (!\tL|Data|ALU|Mult1|auto_generated|add9_result[7]~15\)))) # (GND)
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[8]~17\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT8\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT8\) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[7]~15\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT8\ & (\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT8\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT8\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT8\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[7]~15\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[8]~16_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[8]~17\);

-- Location: LCCOMB_X29_Y15_N20
\tL|Data|ALU|Mult1|auto_generated|add9_result[9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[9]~18_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT9\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT9\ & (\tL|Data|ALU|Mult1|auto_generated|add9_result[8]~17\ & VCC)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT9\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[8]~17\)))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT9\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT9\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[8]~17\)) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT9\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[8]~17\) # (GND)))))
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[9]~19\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT9\ & (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT9\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[8]~17\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT9\ & ((!\tL|Data|ALU|Mult1|auto_generated|add9_result[8]~17\) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT9\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT9\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[8]~17\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[9]~18_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[9]~19\);

-- Location: LCCOMB_X29_Y15_N22
\tL|Data|ALU|Mult1|auto_generated|add9_result[10]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[10]~20_combout\ = ((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT10\ $ (\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT10\ $ (!\tL|Data|ALU|Mult1|auto_generated|add9_result[9]~19\)))) # (GND)
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[10]~21\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT10\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT10\) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[9]~19\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT10\ & (\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT10\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT10\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[9]~19\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[10]~20_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[10]~21\);

-- Location: LCCOMB_X29_Y15_N24
\tL|Data|ALU|Mult1|auto_generated|add9_result[11]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[11]~22_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT11\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT11\ & (\tL|Data|ALU|Mult1|auto_generated|add9_result[10]~21\ & VCC)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT11\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[10]~21\)))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT11\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT11\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[10]~21\)) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT11\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[10]~21\) # (GND)))))
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[11]~23\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT11\ & (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT11\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[10]~21\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT11\ & ((!\tL|Data|ALU|Mult1|auto_generated|add9_result[10]~21\) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT11\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT11\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[10]~21\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[11]~22_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[11]~23\);

-- Location: LCCOMB_X29_Y15_N26
\tL|Data|ALU|Mult1|auto_generated|add9_result[12]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[12]~24_combout\ = ((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT12\ $ (\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT12\ $ (!\tL|Data|ALU|Mult1|auto_generated|add9_result[11]~23\)))) # (GND)
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[12]~25\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT12\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT12\) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[11]~23\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT12\ & (\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT12\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT12\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[11]~23\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[12]~24_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[12]~25\);

-- Location: LCCOMB_X29_Y15_N28
\tL|Data|ALU|Mult1|auto_generated|add9_result[13]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[13]~26_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT13\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT13\ & (\tL|Data|ALU|Mult1|auto_generated|add9_result[12]~25\ & VCC)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT13\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[12]~25\)))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT13\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT13\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[12]~25\)) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT13\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[12]~25\) # (GND)))))
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[13]~27\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT13\ & (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT13\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[12]~25\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT13\ & ((!\tL|Data|ALU|Mult1|auto_generated|add9_result[12]~25\) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT13\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT13\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[12]~25\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[13]~26_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[13]~27\);

-- Location: LCCOMB_X29_Y15_N30
\tL|Data|ALU|Mult1|auto_generated|add9_result[14]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[14]~28_combout\ = ((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT14\ $ (\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT14\ $ (!\tL|Data|ALU|Mult1|auto_generated|add9_result[13]~27\)))) # (GND)
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[14]~29\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT14\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT14\) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[13]~27\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT14\ & (\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT14\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT14\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT14\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[13]~27\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[14]~28_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[14]~29\);

-- Location: LCCOMB_X29_Y14_N0
\tL|Data|ALU|Mult1|auto_generated|add9_result[15]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[15]~30_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT15\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT15\ & (\tL|Data|ALU|Mult1|auto_generated|add9_result[14]~29\ & VCC)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT15\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[14]~29\)))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT15\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT15\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[14]~29\)) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT15\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[14]~29\) # (GND)))))
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[15]~31\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT15\ & (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT15\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[14]~29\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT15\ & ((!\tL|Data|ALU|Mult1|auto_generated|add9_result[14]~29\) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT15\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT15\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[14]~29\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[15]~30_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[15]~31\);

-- Location: LCCOMB_X29_Y14_N2
\tL|Data|ALU|Mult1|auto_generated|add9_result[16]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[16]~32_combout\ = ((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT16\ $ (\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT16\ $ (!\tL|Data|ALU|Mult1|auto_generated|add9_result[15]~31\)))) # (GND)
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[16]~33\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT16\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT16\) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[15]~31\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT16\ & (\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT16\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT16\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT16\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[15]~31\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[16]~32_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[16]~33\);

-- Location: LCCOMB_X29_Y14_N4
\tL|Data|ALU|Mult1|auto_generated|add9_result[17]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[17]~34_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT17\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT17\ & (\tL|Data|ALU|Mult1|auto_generated|add9_result[16]~33\ & VCC)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT17\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[16]~33\)))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT17\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT17\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[16]~33\)) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT17\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[16]~33\) # (GND)))))
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[17]~35\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT17\ & (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT17\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[16]~33\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT17\ & ((!\tL|Data|ALU|Mult1|auto_generated|add9_result[16]~33\) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT17\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT17\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[16]~33\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[17]~34_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[17]~35\);

-- Location: LCCOMB_X29_Y14_N6
\tL|Data|ALU|Mult1|auto_generated|add9_result[18]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[18]~36_combout\ = ((\tL|Data|ALU|Mult1|auto_generated|mac_out8~dataout\ $ (\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT18\ $ (!\tL|Data|ALU|Mult1|auto_generated|add9_result[17]~35\)))) # (GND)
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[18]~37\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out8~dataout\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT18\) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[17]~35\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~dataout\ & (\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT18\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out8~dataout\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT18\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[17]~35\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[18]~36_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[18]~37\);

-- Location: LCCOMB_X29_Y14_N8
\tL|Data|ALU|Mult1|auto_generated|add9_result[19]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[19]~38_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT1\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT19\ & (\tL|Data|ALU|Mult1|auto_generated|add9_result[18]~37\ & VCC)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT19\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[18]~37\)))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT1\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT19\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[18]~37\)) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT19\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[18]~37\) # (GND)))))
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[19]~39\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT1\ & (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT19\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[18]~37\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT1\ & ((!\tL|Data|ALU|Mult1|auto_generated|add9_result[18]~37\) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT1\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT19\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[18]~37\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[19]~38_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[19]~39\);

-- Location: LCCOMB_X29_Y14_N10
\tL|Data|ALU|Mult1|auto_generated|add9_result[20]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[20]~40_combout\ = ((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT20\ $ (\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT2\ $ (!\tL|Data|ALU|Mult1|auto_generated|add9_result[19]~39\)))) # (GND)
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[20]~41\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT20\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT2\) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[19]~39\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT20\ & (\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT2\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT20\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT2\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[19]~39\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[20]~40_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[20]~41\);

-- Location: LCCOMB_X29_Y14_N12
\tL|Data|ALU|Mult1|auto_generated|add9_result[21]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[21]~42_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT21\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT3\ & (\tL|Data|ALU|Mult1|auto_generated|add9_result[20]~41\ & VCC)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT3\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[20]~41\)))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT21\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT3\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[20]~41\)) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT3\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[20]~41\) # (GND)))))
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[21]~43\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT21\ & (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT3\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[20]~41\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT21\ & ((!\tL|Data|ALU|Mult1|auto_generated|add9_result[20]~41\) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT21\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT3\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[20]~41\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[21]~42_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[21]~43\);

-- Location: LCCOMB_X29_Y14_N14
\tL|Data|ALU|Mult1|auto_generated|add9_result[22]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[22]~44_combout\ = ((\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT4\ $ (\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT22\ $ (!\tL|Data|ALU|Mult1|auto_generated|add9_result[21]~43\)))) # (GND)
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[22]~45\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT4\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT22\) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[21]~43\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT4\ & (\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT22\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT4\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT22\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[21]~43\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[22]~44_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[22]~45\);

-- Location: LCCOMB_X29_Y14_N16
\tL|Data|ALU|Mult1|auto_generated|add9_result[23]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[23]~46_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT23\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT5\ & (\tL|Data|ALU|Mult1|auto_generated|add9_result[22]~45\ & VCC)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT5\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[22]~45\)))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT23\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT5\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[22]~45\)) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT5\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[22]~45\) # (GND)))))
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[23]~47\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT23\ & (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT5\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[22]~45\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT23\ & ((!\tL|Data|ALU|Mult1|auto_generated|add9_result[22]~45\) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT23\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT5\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[22]~45\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[23]~46_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[23]~47\);

-- Location: LCCOMB_X29_Y14_N18
\tL|Data|ALU|Mult1|auto_generated|add9_result[24]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[24]~48_combout\ = ((\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT6\ $ (\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT24\ $ (!\tL|Data|ALU|Mult1|auto_generated|add9_result[23]~47\)))) # (GND)
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[24]~49\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT6\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT24\) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[23]~47\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT6\ & (\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT24\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[23]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT6\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT24\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[23]~47\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[24]~48_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[24]~49\);

-- Location: LCCOMB_X29_Y14_N20
\tL|Data|ALU|Mult1|auto_generated|add9_result[25]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[25]~50_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT7\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT25\ & (\tL|Data|ALU|Mult1|auto_generated|add9_result[24]~49\ & VCC)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT25\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[24]~49\)))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT7\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT25\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[24]~49\)) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT25\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[24]~49\) # (GND)))))
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[25]~51\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT7\ & (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT25\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[24]~49\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT7\ & ((!\tL|Data|ALU|Mult1|auto_generated|add9_result[24]~49\) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT7\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT25\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[24]~49\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[25]~50_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[25]~51\);

-- Location: LCCOMB_X29_Y14_N22
\tL|Data|ALU|Mult1|auto_generated|add9_result[26]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[26]~52_combout\ = ((\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT8\ $ (\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT26\ $ (!\tL|Data|ALU|Mult1|auto_generated|add9_result[25]~51\)))) # (GND)
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[26]~53\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT8\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT26\) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[25]~51\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT8\ & (\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT26\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[25]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT8\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT26\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[25]~51\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[26]~52_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[26]~53\);

-- Location: DSPMULT_X28_Y12_N0
\tL|Data|ALU|Mult1|auto_generated|mac_mult1\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAA_bus\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \tL|Data|ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X28_Y12_N2
\tL|Data|ALU|Mult1|auto_generated|mac_out2\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \tL|Data|ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X30_Y15_N2
\tL|Data|ALU|Mult1|auto_generated|op_1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~0_combout\ = (\tL|Data|ALU|Mult1|auto_generated|add9_result[0]~0_combout\ & (\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT18\ $ (VCC))) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[0]~0_combout\ & 
-- (\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT18\ & VCC))
-- \tL|Data|ALU|Mult1|auto_generated|op_1~1\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|add9_result[0]~0_combout\ & \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|add9_result[0]~0_combout\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~0_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~1\);

-- Location: LCCOMB_X30_Y15_N4
\tL|Data|ALU|Mult1|auto_generated|op_1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~2_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT19\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[1]~2_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~1\ & VCC)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[1]~2_combout\ & (!\tL|Data|ALU|Mult1|auto_generated|op_1~1\)))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT19\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[1]~2_combout\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|op_1~1\)) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[1]~2_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~1\) # (GND)))))
-- \tL|Data|ALU|Mult1|auto_generated|op_1~3\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT19\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[1]~2_combout\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~1\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT19\ & ((!\tL|Data|ALU|Mult1|auto_generated|op_1~1\) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT19\,
	datab => \tL|Data|ALU|Mult1|auto_generated|add9_result[1]~2_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~1\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~2_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~3\);

-- Location: LCCOMB_X30_Y15_N6
\tL|Data|ALU|Mult1|auto_generated|op_1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~4_combout\ = ((\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT20\ $ (\tL|Data|ALU|Mult1|auto_generated|add9_result[2]~4_combout\ $ (!\tL|Data|ALU|Mult1|auto_generated|op_1~3\)))) # (GND)
-- \tL|Data|ALU|Mult1|auto_generated|op_1~5\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT20\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[2]~4_combout\) # (!\tL|Data|ALU|Mult1|auto_generated|op_1~3\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT20\ & (\tL|Data|ALU|Mult1|auto_generated|add9_result[2]~4_combout\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT20\,
	datab => \tL|Data|ALU|Mult1|auto_generated|add9_result[2]~4_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~3\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~4_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~5\);

-- Location: LCCOMB_X30_Y15_N8
\tL|Data|ALU|Mult1|auto_generated|op_1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~6_combout\ = (\tL|Data|ALU|Mult1|auto_generated|add9_result[3]~6_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT21\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~5\ & VCC)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT21\ & (!\tL|Data|ALU|Mult1|auto_generated|op_1~5\)))) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[3]~6_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT21\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|op_1~5\)) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~5\) # (GND)))))
-- \tL|Data|ALU|Mult1|auto_generated|op_1~7\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|add9_result[3]~6_combout\ & (!\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT21\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~5\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[3]~6_combout\ & ((!\tL|Data|ALU|Mult1|auto_generated|op_1~5\) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|add9_result[3]~6_combout\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~5\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~6_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~7\);

-- Location: LCCOMB_X30_Y15_N10
\tL|Data|ALU|Mult1|auto_generated|op_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~8_combout\ = ((\tL|Data|ALU|Mult1|auto_generated|add9_result[4]~8_combout\ $ (\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT22\ $ (!\tL|Data|ALU|Mult1|auto_generated|op_1~7\)))) # (GND)
-- \tL|Data|ALU|Mult1|auto_generated|op_1~9\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|add9_result[4]~8_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT22\) # (!\tL|Data|ALU|Mult1|auto_generated|op_1~7\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[4]~8_combout\ & (\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT22\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|add9_result[4]~8_combout\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~7\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~8_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~9\);

-- Location: LCCOMB_X30_Y15_N12
\tL|Data|ALU|Mult1|auto_generated|op_1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~10_combout\ = (\tL|Data|ALU|Mult1|auto_generated|add9_result[5]~10_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT23\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~9\ & VCC)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT23\ & (!\tL|Data|ALU|Mult1|auto_generated|op_1~9\)))) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[5]~10_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT23\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|op_1~9\)) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT23\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~9\) # (GND)))))
-- \tL|Data|ALU|Mult1|auto_generated|op_1~11\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|add9_result[5]~10_combout\ & (!\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT23\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~9\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[5]~10_combout\ & ((!\tL|Data|ALU|Mult1|auto_generated|op_1~9\) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|add9_result[5]~10_combout\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~9\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~10_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~11\);

-- Location: LCCOMB_X30_Y15_N14
\tL|Data|ALU|Mult1|auto_generated|op_1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~12_combout\ = ((\tL|Data|ALU|Mult1|auto_generated|add9_result[6]~12_combout\ $ (\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT24\ $ (!\tL|Data|ALU|Mult1|auto_generated|op_1~11\)))) # (GND)
-- \tL|Data|ALU|Mult1|auto_generated|op_1~13\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|add9_result[6]~12_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT24\) # (!\tL|Data|ALU|Mult1|auto_generated|op_1~11\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[6]~12_combout\ & (\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT24\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|add9_result[6]~12_combout\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~11\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~12_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~13\);

-- Location: LCCOMB_X30_Y15_N16
\tL|Data|ALU|Mult1|auto_generated|op_1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~14_combout\ = (\tL|Data|ALU|Mult1|auto_generated|add9_result[7]~14_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT25\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~13\ & VCC)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT25\ & (!\tL|Data|ALU|Mult1|auto_generated|op_1~13\)))) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[7]~14_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT25\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|op_1~13\)) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT25\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~13\) # (GND)))))
-- \tL|Data|ALU|Mult1|auto_generated|op_1~15\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|add9_result[7]~14_combout\ & (!\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT25\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~13\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[7]~14_combout\ & ((!\tL|Data|ALU|Mult1|auto_generated|op_1~13\) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|add9_result[7]~14_combout\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~13\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~14_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~15\);

-- Location: LCCOMB_X30_Y15_N18
\tL|Data|ALU|Mult1|auto_generated|op_1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~16_combout\ = ((\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT26\ $ (\tL|Data|ALU|Mult1|auto_generated|add9_result[8]~16_combout\ $ (!\tL|Data|ALU|Mult1|auto_generated|op_1~15\)))) # (GND)
-- \tL|Data|ALU|Mult1|auto_generated|op_1~17\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT26\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[8]~16_combout\) # (!\tL|Data|ALU|Mult1|auto_generated|op_1~15\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT26\ & (\tL|Data|ALU|Mult1|auto_generated|add9_result[8]~16_combout\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT26\,
	datab => \tL|Data|ALU|Mult1|auto_generated|add9_result[8]~16_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~15\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~16_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~17\);

-- Location: LCCOMB_X30_Y15_N20
\tL|Data|ALU|Mult1|auto_generated|op_1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~18_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT27\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[9]~18_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~17\ & VCC)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[9]~18_combout\ & (!\tL|Data|ALU|Mult1|auto_generated|op_1~17\)))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT27\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[9]~18_combout\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|op_1~17\)) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[9]~18_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~17\) # (GND)))))
-- \tL|Data|ALU|Mult1|auto_generated|op_1~19\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT27\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[9]~18_combout\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~17\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT27\ & ((!\tL|Data|ALU|Mult1|auto_generated|op_1~17\) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT27\,
	datab => \tL|Data|ALU|Mult1|auto_generated|add9_result[9]~18_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~17\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~18_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~19\);

-- Location: LCCOMB_X30_Y15_N22
\tL|Data|ALU|Mult1|auto_generated|op_1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~20_combout\ = ((\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT28\ $ (\tL|Data|ALU|Mult1|auto_generated|add9_result[10]~20_combout\ $ (!\tL|Data|ALU|Mult1|auto_generated|op_1~19\)))) # (GND)
-- \tL|Data|ALU|Mult1|auto_generated|op_1~21\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT28\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[10]~20_combout\) # (!\tL|Data|ALU|Mult1|auto_generated|op_1~19\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT28\ & (\tL|Data|ALU|Mult1|auto_generated|add9_result[10]~20_combout\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT28\,
	datab => \tL|Data|ALU|Mult1|auto_generated|add9_result[10]~20_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~19\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~20_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~21\);

-- Location: LCCOMB_X30_Y15_N24
\tL|Data|ALU|Mult1|auto_generated|op_1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~22_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT29\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[11]~22_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~21\ & VCC)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[11]~22_combout\ & (!\tL|Data|ALU|Mult1|auto_generated|op_1~21\)))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT29\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[11]~22_combout\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|op_1~21\)) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[11]~22_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~21\) # (GND)))))
-- \tL|Data|ALU|Mult1|auto_generated|op_1~23\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT29\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[11]~22_combout\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~21\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT29\ & ((!\tL|Data|ALU|Mult1|auto_generated|op_1~21\) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT29\,
	datab => \tL|Data|ALU|Mult1|auto_generated|add9_result[11]~22_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~21\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~22_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~23\);

-- Location: LCCOMB_X30_Y15_N26
\tL|Data|ALU|Mult1|auto_generated|op_1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~24_combout\ = ((\tL|Data|ALU|Mult1|auto_generated|add9_result[12]~24_combout\ $ (\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT30\ $ (!\tL|Data|ALU|Mult1|auto_generated|op_1~23\)))) # (GND)
-- \tL|Data|ALU|Mult1|auto_generated|op_1~25\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|add9_result[12]~24_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT30\) # (!\tL|Data|ALU|Mult1|auto_generated|op_1~23\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[12]~24_combout\ & (\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT30\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|add9_result[12]~24_combout\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT30\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~23\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~24_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~25\);

-- Location: LCCOMB_X30_Y15_N28
\tL|Data|ALU|Mult1|auto_generated|op_1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~26_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT31\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[13]~26_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~25\ & VCC)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[13]~26_combout\ & (!\tL|Data|ALU|Mult1|auto_generated|op_1~25\)))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT31\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[13]~26_combout\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|op_1~25\)) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[13]~26_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~25\) # (GND)))))
-- \tL|Data|ALU|Mult1|auto_generated|op_1~27\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT31\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[13]~26_combout\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~25\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT31\ & ((!\tL|Data|ALU|Mult1|auto_generated|op_1~25\) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[13]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT31\,
	datab => \tL|Data|ALU|Mult1|auto_generated|add9_result[13]~26_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~25\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~26_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~27\);

-- Location: LCCOMB_X30_Y15_N30
\tL|Data|ALU|Mult1|auto_generated|op_1~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~28_combout\ = ((\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT32\ $ (\tL|Data|ALU|Mult1|auto_generated|add9_result[14]~28_combout\ $ (!\tL|Data|ALU|Mult1|auto_generated|op_1~27\)))) # (GND)
-- \tL|Data|ALU|Mult1|auto_generated|op_1~29\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT32\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[14]~28_combout\) # (!\tL|Data|ALU|Mult1|auto_generated|op_1~27\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT32\ & (\tL|Data|ALU|Mult1|auto_generated|add9_result[14]~28_combout\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT32\,
	datab => \tL|Data|ALU|Mult1|auto_generated|add9_result[14]~28_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~27\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~28_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~29\);

-- Location: LCCOMB_X30_Y14_N0
\tL|Data|ALU|Mult1|auto_generated|op_1~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~30_combout\ = (\tL|Data|ALU|Mult1|auto_generated|add9_result[15]~30_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT33\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~29\ & VCC)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT33\ & (!\tL|Data|ALU|Mult1|auto_generated|op_1~29\)))) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[15]~30_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT33\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|op_1~29\)) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT33\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~29\) # (GND)))))
-- \tL|Data|ALU|Mult1|auto_generated|op_1~31\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|add9_result[15]~30_combout\ & (!\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT33\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~29\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[15]~30_combout\ & ((!\tL|Data|ALU|Mult1|auto_generated|op_1~29\) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|add9_result[15]~30_combout\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT33\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~29\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~30_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~31\);

-- Location: LCCOMB_X30_Y14_N2
\tL|Data|ALU|Mult1|auto_generated|op_1~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~32_combout\ = ((\tL|Data|ALU|Mult1|auto_generated|add9_result[16]~32_combout\ $ (\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT34\ $ (!\tL|Data|ALU|Mult1|auto_generated|op_1~31\)))) # (GND)
-- \tL|Data|ALU|Mult1|auto_generated|op_1~33\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|add9_result[16]~32_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT34\) # (!\tL|Data|ALU|Mult1|auto_generated|op_1~31\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[16]~32_combout\ & (\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT34\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|add9_result[16]~32_combout\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT34\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~31\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~32_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~33\);

-- Location: LCCOMB_X30_Y14_N4
\tL|Data|ALU|Mult1|auto_generated|op_1~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~34_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT35\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[17]~34_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~33\ & VCC)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[17]~34_combout\ & (!\tL|Data|ALU|Mult1|auto_generated|op_1~33\)))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT35\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[17]~34_combout\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|op_1~33\)) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[17]~34_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~33\) # (GND)))))
-- \tL|Data|ALU|Mult1|auto_generated|op_1~35\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT35\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[17]~34_combout\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~33\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT35\ & ((!\tL|Data|ALU|Mult1|auto_generated|op_1~33\) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[17]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out2~DATAOUT35\,
	datab => \tL|Data|ALU|Mult1|auto_generated|add9_result[17]~34_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~33\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~34_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~35\);

-- Location: LCCOMB_X30_Y14_N6
\tL|Data|ALU|Mult1|auto_generated|op_1~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~36_combout\ = ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT18\ $ (\tL|Data|ALU|Mult1|auto_generated|add9_result[18]~36_combout\ $ (!\tL|Data|ALU|Mult1|auto_generated|op_1~35\)))) # (GND)
-- \tL|Data|ALU|Mult1|auto_generated|op_1~37\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT18\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[18]~36_combout\) # (!\tL|Data|ALU|Mult1|auto_generated|op_1~35\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT18\ & (\tL|Data|ALU|Mult1|auto_generated|add9_result[18]~36_combout\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT18\,
	datab => \tL|Data|ALU|Mult1|auto_generated|add9_result[18]~36_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~35\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~36_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~37\);

-- Location: LCCOMB_X30_Y14_N8
\tL|Data|ALU|Mult1|auto_generated|op_1~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~38_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT19\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[19]~38_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~37\ & VCC)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[19]~38_combout\ & (!\tL|Data|ALU|Mult1|auto_generated|op_1~37\)))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT19\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[19]~38_combout\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|op_1~37\)) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[19]~38_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~37\) # (GND)))))
-- \tL|Data|ALU|Mult1|auto_generated|op_1~39\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT19\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[19]~38_combout\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~37\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT19\ & ((!\tL|Data|ALU|Mult1|auto_generated|op_1~37\) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[19]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT19\,
	datab => \tL|Data|ALU|Mult1|auto_generated|add9_result[19]~38_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~37\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~38_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~39\);

-- Location: LCCOMB_X30_Y14_N10
\tL|Data|ALU|Mult1|auto_generated|op_1~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~40_combout\ = ((\tL|Data|ALU|Mult1|auto_generated|add9_result[20]~40_combout\ $ (\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT20\ $ (!\tL|Data|ALU|Mult1|auto_generated|op_1~39\)))) # (GND)
-- \tL|Data|ALU|Mult1|auto_generated|op_1~41\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|add9_result[20]~40_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT20\) # (!\tL|Data|ALU|Mult1|auto_generated|op_1~39\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[20]~40_combout\ & (\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT20\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|add9_result[20]~40_combout\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT20\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~39\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~40_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~41\);

-- Location: LCCOMB_X30_Y14_N12
\tL|Data|ALU|Mult1|auto_generated|op_1~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~42_combout\ = (\tL|Data|ALU|Mult1|auto_generated|add9_result[21]~42_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT21\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~41\ & VCC)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT21\ & (!\tL|Data|ALU|Mult1|auto_generated|op_1~41\)))) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[21]~42_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT21\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|op_1~41\)) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT21\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~41\) # (GND)))))
-- \tL|Data|ALU|Mult1|auto_generated|op_1~43\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|add9_result[21]~42_combout\ & (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT21\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~41\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[21]~42_combout\ & ((!\tL|Data|ALU|Mult1|auto_generated|op_1~41\) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|add9_result[21]~42_combout\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT21\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~41\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~42_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~43\);

-- Location: LCCOMB_X30_Y14_N14
\tL|Data|ALU|Mult1|auto_generated|op_1~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~44_combout\ = ((\tL|Data|ALU|Mult1|auto_generated|add9_result[22]~44_combout\ $ (\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT22\ $ (!\tL|Data|ALU|Mult1|auto_generated|op_1~43\)))) # (GND)
-- \tL|Data|ALU|Mult1|auto_generated|op_1~45\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|add9_result[22]~44_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT22\) # (!\tL|Data|ALU|Mult1|auto_generated|op_1~43\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[22]~44_combout\ & (\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT22\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|add9_result[22]~44_combout\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT22\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~43\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~44_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~45\);

-- Location: LCCOMB_X30_Y14_N16
\tL|Data|ALU|Mult1|auto_generated|op_1~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~46_combout\ = (\tL|Data|ALU|Mult1|auto_generated|add9_result[23]~46_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT23\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~45\ & VCC)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT23\ & (!\tL|Data|ALU|Mult1|auto_generated|op_1~45\)))) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[23]~46_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT23\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|op_1~45\)) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT23\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~45\) # (GND)))))
-- \tL|Data|ALU|Mult1|auto_generated|op_1~47\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|add9_result[23]~46_combout\ & (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT23\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~45\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[23]~46_combout\ & ((!\tL|Data|ALU|Mult1|auto_generated|op_1~45\) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|add9_result[23]~46_combout\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT23\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~45\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~46_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~47\);

-- Location: LCCOMB_X30_Y14_N18
\tL|Data|ALU|Mult1|auto_generated|op_1~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~48_combout\ = ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT24\ $ (\tL|Data|ALU|Mult1|auto_generated|add9_result[24]~48_combout\ $ (!\tL|Data|ALU|Mult1|auto_generated|op_1~47\)))) # (GND)
-- \tL|Data|ALU|Mult1|auto_generated|op_1~49\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT24\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[24]~48_combout\) # (!\tL|Data|ALU|Mult1|auto_generated|op_1~47\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT24\ & (\tL|Data|ALU|Mult1|auto_generated|add9_result[24]~48_combout\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT24\,
	datab => \tL|Data|ALU|Mult1|auto_generated|add9_result[24]~48_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~47\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~48_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~49\);

-- Location: LCCOMB_X30_Y14_N20
\tL|Data|ALU|Mult1|auto_generated|op_1~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~50_combout\ = (\tL|Data|ALU|Mult1|auto_generated|add9_result[25]~50_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT25\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~49\ & VCC)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT25\ & (!\tL|Data|ALU|Mult1|auto_generated|op_1~49\)))) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[25]~50_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT25\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|op_1~49\)) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT25\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~49\) # (GND)))))
-- \tL|Data|ALU|Mult1|auto_generated|op_1~51\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|add9_result[25]~50_combout\ & (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT25\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~49\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[25]~50_combout\ & ((!\tL|Data|ALU|Mult1|auto_generated|op_1~49\) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|add9_result[25]~50_combout\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT25\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~49\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~50_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~51\);

-- Location: LCCOMB_X30_Y14_N22
\tL|Data|ALU|Mult1|auto_generated|op_1~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~52_combout\ = ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT26\ $ (\tL|Data|ALU|Mult1|auto_generated|add9_result[26]~52_combout\ $ (!\tL|Data|ALU|Mult1|auto_generated|op_1~51\)))) # (GND)
-- \tL|Data|ALU|Mult1|auto_generated|op_1~53\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT26\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[26]~52_combout\) # (!\tL|Data|ALU|Mult1|auto_generated|op_1~51\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT26\ & (\tL|Data|ALU|Mult1|auto_generated|add9_result[26]~52_combout\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT26\,
	datab => \tL|Data|ALU|Mult1|auto_generated|add9_result[26]~52_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~51\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~52_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~53\);

-- Location: DSPMULT_X48_Y12_N0
\tL|Data|ALU|Mult0|auto_generated|mac_mult3\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAA_bus\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \tL|Data|ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: DSPOUT_X48_Y12_N2
\tL|Data|ALU|Mult0|auto_generated|mac_out4\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \tL|Data|ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: DSPMULT_X48_Y15_N0
\tL|Data|ALU|Mult0|auto_generated|mac_mult5\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAA_bus\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \tL|Data|ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\);

-- Location: DSPOUT_X48_Y15_N2
\tL|Data|ALU|Mult0|auto_generated|mac_out6\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \tL|Data|ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\);

-- Location: DSPMULT_X48_Y11_N0
\tL|Data|ALU|Mult0|auto_generated|mac_mult7\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAA_bus\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \tL|Data|ALU|Mult0|auto_generated|mac_mult7_DATAOUT_bus\);

-- Location: DSPOUT_X48_Y11_N2
\tL|Data|ALU|Mult0|auto_generated|mac_out8\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \tL|Data|ALU|Mult0|auto_generated|mac_out8_DATAOUT_bus\);

-- Location: LCCOMB_X47_Y13_N16
\tL|Data|ALU|Mult0|auto_generated|add9_result[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[0]~0_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out6~dataout\ & (\tL|Data|ALU|Mult0|auto_generated|mac_out4~dataout\ $ (VCC))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~dataout\ & 
-- (\tL|Data|ALU|Mult0|auto_generated|mac_out4~dataout\ & VCC))
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[0]~1\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out6~dataout\ & \tL|Data|ALU|Mult0|auto_generated|mac_out4~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out6~dataout\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out4~dataout\,
	datad => VCC,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[0]~0_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[0]~1\);

-- Location: LCCOMB_X47_Y13_N18
\tL|Data|ALU|Mult0|auto_generated|add9_result[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[1]~2_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT1\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT1\ & (\tL|Data|ALU|Mult0|auto_generated|add9_result[0]~1\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT1\ & (!\tL|Data|ALU|Mult0|auto_generated|add9_result[0]~1\)))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT1\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT1\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[0]~1\)) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[0]~1\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[1]~3\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT1\ & (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT1\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[0]~1\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT1\ & ((!\tL|Data|ALU|Mult0|auto_generated|add9_result[0]~1\) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT1\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT1\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[0]~1\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[1]~2_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[1]~3\);

-- Location: LCCOMB_X47_Y13_N20
\tL|Data|ALU|Mult0|auto_generated|add9_result[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[2]~4_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT2\ $ (\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT2\ $ (!\tL|Data|ALU|Mult0|auto_generated|add9_result[1]~3\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[2]~5\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT2\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT2\) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[1]~3\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT2\ & (\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT2\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT2\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT2\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[1]~3\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[2]~4_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[2]~5\);

-- Location: LCCOMB_X47_Y13_N22
\tL|Data|ALU|Mult0|auto_generated|add9_result[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[3]~6_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT3\ & (\tL|Data|ALU|Mult0|auto_generated|add9_result[2]~5\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT3\ & (!\tL|Data|ALU|Mult0|auto_generated|add9_result[2]~5\)))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT3\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[2]~5\)) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT3\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[2]~5\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[3]~7\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT3\ & (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT3\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[2]~5\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((!\tL|Data|ALU|Mult0|auto_generated|add9_result[2]~5\) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT3\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT3\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[2]~5\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[3]~6_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[3]~7\);

-- Location: LCCOMB_X47_Y13_N24
\tL|Data|ALU|Mult0|auto_generated|add9_result[4]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[4]~8_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT4\ $ (\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT4\ $ (!\tL|Data|ALU|Mult0|auto_generated|add9_result[3]~7\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[4]~9\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT4\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT4\) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[3]~7\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT4\ & (\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT4\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT4\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[3]~7\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[4]~8_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[4]~9\);

-- Location: LCCOMB_X47_Y13_N26
\tL|Data|ALU|Mult0|auto_generated|add9_result[5]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[5]~10_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT5\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT5\ & (\tL|Data|ALU|Mult0|auto_generated|add9_result[4]~9\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT5\ & (!\tL|Data|ALU|Mult0|auto_generated|add9_result[4]~9\)))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT5\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT5\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[4]~9\)) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[4]~9\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[5]~11\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT5\ & (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT5\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[4]~9\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT5\ & ((!\tL|Data|ALU|Mult0|auto_generated|add9_result[4]~9\) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT5\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT5\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[4]~9\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[5]~10_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[5]~11\);

-- Location: LCCOMB_X47_Y13_N28
\tL|Data|ALU|Mult0|auto_generated|add9_result[6]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[6]~12_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT6\ $ (\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT6\ $ (!\tL|Data|ALU|Mult0|auto_generated|add9_result[5]~11\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[6]~13\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT6\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT6\) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[5]~11\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT6\ & (\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT6\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT6\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT6\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[5]~11\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[6]~12_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[6]~13\);

-- Location: LCCOMB_X47_Y13_N30
\tL|Data|ALU|Mult0|auto_generated|add9_result[7]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[7]~14_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT7\ & (\tL|Data|ALU|Mult0|auto_generated|add9_result[6]~13\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT7\ & (!\tL|Data|ALU|Mult0|auto_generated|add9_result[6]~13\)))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT7\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[6]~13\)) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[6]~13\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[7]~15\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT7\ & (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT7\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[6]~13\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((!\tL|Data|ALU|Mult0|auto_generated|add9_result[6]~13\) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT7\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[6]~13\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[7]~14_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[7]~15\);

-- Location: LCCOMB_X47_Y12_N0
\tL|Data|ALU|Mult0|auto_generated|add9_result[8]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[8]~16_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT8\ $ (\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT8\ $ (!\tL|Data|ALU|Mult0|auto_generated|add9_result[7]~15\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[8]~17\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT8\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT8\) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[7]~15\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT8\ & (\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT8\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT8\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT8\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[7]~15\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[8]~16_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[8]~17\);

-- Location: LCCOMB_X47_Y12_N2
\tL|Data|ALU|Mult0|auto_generated|add9_result[9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[9]~18_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT9\ & (\tL|Data|ALU|Mult0|auto_generated|add9_result[8]~17\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT9\ & (!\tL|Data|ALU|Mult0|auto_generated|add9_result[8]~17\)))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT9\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[8]~17\)) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT9\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[8]~17\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[9]~19\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT9\ & (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT9\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[8]~17\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((!\tL|Data|ALU|Mult0|auto_generated|add9_result[8]~17\) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT9\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT9\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[8]~17\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[9]~18_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[9]~19\);

-- Location: LCCOMB_X47_Y12_N4
\tL|Data|ALU|Mult0|auto_generated|add9_result[10]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[10]~20_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT10\ $ (\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT10\ $ (!\tL|Data|ALU|Mult0|auto_generated|add9_result[9]~19\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[10]~21\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT10\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT10\) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[9]~19\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT10\ & (\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT10\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT10\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[9]~19\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[10]~20_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[10]~21\);

-- Location: LCCOMB_X47_Y12_N6
\tL|Data|ALU|Mult0|auto_generated|add9_result[11]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[11]~22_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT11\ & (\tL|Data|ALU|Mult0|auto_generated|add9_result[10]~21\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT11\ & (!\tL|Data|ALU|Mult0|auto_generated|add9_result[10]~21\)))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT11\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[10]~21\)) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT11\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[10]~21\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[11]~23\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT11\ & (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT11\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[10]~21\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((!\tL|Data|ALU|Mult0|auto_generated|add9_result[10]~21\) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT11\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT11\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[10]~21\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[11]~22_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[11]~23\);

-- Location: LCCOMB_X47_Y12_N8
\tL|Data|ALU|Mult0|auto_generated|add9_result[12]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[12]~24_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT12\ $ (\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT12\ $ (!\tL|Data|ALU|Mult0|auto_generated|add9_result[11]~23\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[12]~25\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT12\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT12\) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[11]~23\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT12\ & (\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT12\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT12\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[11]~23\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[12]~24_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[12]~25\);

-- Location: LCCOMB_X47_Y12_N10
\tL|Data|ALU|Mult0|auto_generated|add9_result[13]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[13]~26_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT13\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT13\ & (\tL|Data|ALU|Mult0|auto_generated|add9_result[12]~25\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT13\ & (!\tL|Data|ALU|Mult0|auto_generated|add9_result[12]~25\)))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT13\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT13\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[12]~25\)) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT13\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[12]~25\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[13]~27\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT13\ & (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT13\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[12]~25\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT13\ & ((!\tL|Data|ALU|Mult0|auto_generated|add9_result[12]~25\) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT13\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT13\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[12]~25\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[13]~26_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[13]~27\);

-- Location: LCCOMB_X47_Y12_N12
\tL|Data|ALU|Mult0|auto_generated|add9_result[14]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[14]~28_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT14\ $ (\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT14\ $ (!\tL|Data|ALU|Mult0|auto_generated|add9_result[13]~27\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[14]~29\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT14\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT14\) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[13]~27\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT14\ & (\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT14\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT14\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT14\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[13]~27\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[14]~28_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[14]~29\);

-- Location: LCCOMB_X47_Y12_N14
\tL|Data|ALU|Mult0|auto_generated|add9_result[15]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[15]~30_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT15\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT15\ & (\tL|Data|ALU|Mult0|auto_generated|add9_result[14]~29\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT15\ & (!\tL|Data|ALU|Mult0|auto_generated|add9_result[14]~29\)))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT15\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT15\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[14]~29\)) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT15\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[14]~29\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[15]~31\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT15\ & (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT15\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[14]~29\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT15\ & ((!\tL|Data|ALU|Mult0|auto_generated|add9_result[14]~29\) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT15\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT15\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[14]~29\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[15]~30_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[15]~31\);

-- Location: LCCOMB_X47_Y12_N16
\tL|Data|ALU|Mult0|auto_generated|add9_result[16]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[16]~32_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT16\ $ (\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT16\ $ (!\tL|Data|ALU|Mult0|auto_generated|add9_result[15]~31\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[16]~33\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT16\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT16\) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[15]~31\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT16\ & (\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT16\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT16\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT16\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[15]~31\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[16]~32_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[16]~33\);

-- Location: LCCOMB_X47_Y12_N18
\tL|Data|ALU|Mult0|auto_generated|add9_result[17]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[17]~34_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT17\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT17\ & (\tL|Data|ALU|Mult0|auto_generated|add9_result[16]~33\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT17\ & (!\tL|Data|ALU|Mult0|auto_generated|add9_result[16]~33\)))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT17\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT17\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[16]~33\)) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT17\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[16]~33\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[17]~35\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT17\ & (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT17\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[16]~33\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT17\ & ((!\tL|Data|ALU|Mult0|auto_generated|add9_result[16]~33\) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT17\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT17\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[16]~33\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[17]~34_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[17]~35\);

-- Location: LCCOMB_X47_Y12_N20
\tL|Data|ALU|Mult0|auto_generated|add9_result[18]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[18]~36_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT18\ $ (\tL|Data|ALU|Mult0|auto_generated|mac_out8~dataout\ $ (!\tL|Data|ALU|Mult0|auto_generated|add9_result[17]~35\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[18]~37\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT18\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out8~dataout\) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[17]~35\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT18\ & (\tL|Data|ALU|Mult0|auto_generated|mac_out8~dataout\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT18\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out8~dataout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[17]~35\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[18]~36_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[18]~37\);

-- Location: LCCOMB_X47_Y12_N22
\tL|Data|ALU|Mult0|auto_generated|add9_result[19]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[19]~38_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT19\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT1\ & (\tL|Data|ALU|Mult0|auto_generated|add9_result[18]~37\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT1\ & (!\tL|Data|ALU|Mult0|auto_generated|add9_result[18]~37\)))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT19\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT1\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[18]~37\)) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT1\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[18]~37\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[19]~39\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT19\ & (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT1\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[18]~37\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT19\ & ((!\tL|Data|ALU|Mult0|auto_generated|add9_result[18]~37\) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT19\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT1\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[18]~37\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[19]~38_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[19]~39\);

-- Location: LCCOMB_X47_Y12_N24
\tL|Data|ALU|Mult0|auto_generated|add9_result[20]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[20]~40_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT20\ $ (\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT2\ $ (!\tL|Data|ALU|Mult0|auto_generated|add9_result[19]~39\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[20]~41\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT20\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT2\) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[19]~39\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT20\ & (\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT2\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT20\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT2\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[19]~39\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[20]~40_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[20]~41\);

-- Location: LCCOMB_X47_Y12_N26
\tL|Data|ALU|Mult0|auto_generated|add9_result[21]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[21]~42_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT21\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT3\ & (\tL|Data|ALU|Mult0|auto_generated|add9_result[20]~41\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT3\ & (!\tL|Data|ALU|Mult0|auto_generated|add9_result[20]~41\)))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT21\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT3\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[20]~41\)) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT3\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[20]~41\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[21]~43\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT21\ & (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT3\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[20]~41\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT21\ & ((!\tL|Data|ALU|Mult0|auto_generated|add9_result[20]~41\) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT21\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT3\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[20]~41\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[21]~42_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[21]~43\);

-- Location: LCCOMB_X47_Y12_N28
\tL|Data|ALU|Mult0|auto_generated|add9_result[22]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[22]~44_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT4\ $ (\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT22\ $ (!\tL|Data|ALU|Mult0|auto_generated|add9_result[21]~43\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[22]~45\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT4\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT22\) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[21]~43\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT4\ & (\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT22\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT4\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT22\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[21]~43\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[22]~44_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[22]~45\);

-- Location: LCCOMB_X47_Y12_N30
\tL|Data|ALU|Mult0|auto_generated|add9_result[23]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[23]~46_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT5\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT23\ & (\tL|Data|ALU|Mult0|auto_generated|add9_result[22]~45\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT23\ & (!\tL|Data|ALU|Mult0|auto_generated|add9_result[22]~45\)))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT5\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT23\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[22]~45\)) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT23\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[22]~45\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[23]~47\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT5\ & (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT23\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[22]~45\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT5\ & ((!\tL|Data|ALU|Mult0|auto_generated|add9_result[22]~45\) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT5\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT23\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[22]~45\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[23]~46_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[23]~47\);

-- Location: LCCOMB_X47_Y11_N0
\tL|Data|ALU|Mult0|auto_generated|add9_result[24]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[24]~48_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT24\ $ (\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT6\ $ (!\tL|Data|ALU|Mult0|auto_generated|add9_result[23]~47\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[24]~49\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT24\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT6\) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[23]~47\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT24\ & (\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT6\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[23]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT24\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT6\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[23]~47\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[24]~48_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[24]~49\);

-- Location: LCCOMB_X47_Y11_N2
\tL|Data|ALU|Mult0|auto_generated|add9_result[25]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[25]~50_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT7\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT25\ & (\tL|Data|ALU|Mult0|auto_generated|add9_result[24]~49\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT25\ & (!\tL|Data|ALU|Mult0|auto_generated|add9_result[24]~49\)))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT7\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT25\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[24]~49\)) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT25\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[24]~49\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[25]~51\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT7\ & (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT25\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[24]~49\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT7\ & ((!\tL|Data|ALU|Mult0|auto_generated|add9_result[24]~49\) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT7\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT25\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[24]~49\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[25]~50_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[25]~51\);

-- Location: LCCOMB_X47_Y11_N4
\tL|Data|ALU|Mult0|auto_generated|add9_result[26]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[26]~52_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT26\ $ (\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT8\ $ (!\tL|Data|ALU|Mult0|auto_generated|add9_result[25]~51\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[26]~53\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT26\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT8\) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[25]~51\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT26\ & (\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT8\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[25]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT26\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT8\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[25]~51\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[26]~52_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[26]~53\);

-- Location: DSPMULT_X48_Y13_N0
\tL|Data|ALU|Mult0|auto_generated|mac_mult1\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \tL|Data|ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X48_Y13_N2
\tL|Data|ALU|Mult0|auto_generated|mac_out2\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \tL|Data|ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X46_Y13_N2
\tL|Data|ALU|Mult0|auto_generated|op_1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~0_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT18\ & (\tL|Data|ALU|Mult0|auto_generated|add9_result[0]~0_combout\ $ (VCC))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT18\ & 
-- (\tL|Data|ALU|Mult0|auto_generated|add9_result[0]~0_combout\ & VCC))
-- \tL|Data|ALU|Mult0|auto_generated|op_1~1\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT18\ & \tL|Data|ALU|Mult0|auto_generated|add9_result[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datab => \tL|Data|ALU|Mult0|auto_generated|add9_result[0]~0_combout\,
	datad => VCC,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~0_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~1\);

-- Location: LCCOMB_X46_Y13_N4
\tL|Data|ALU|Mult0|auto_generated|op_1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~2_combout\ = (\tL|Data|ALU|Mult0|auto_generated|add9_result[1]~2_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT19\ & (\tL|Data|ALU|Mult0|auto_generated|op_1~1\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\tL|Data|ALU|Mult0|auto_generated|op_1~1\)))) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[1]~2_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT19\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|op_1~1\)) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\tL|Data|ALU|Mult0|auto_generated|op_1~1\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|op_1~3\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|add9_result[1]~2_combout\ & (!\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT19\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~1\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[1]~2_combout\ & ((!\tL|Data|ALU|Mult0|auto_generated|op_1~1\) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|add9_result[1]~2_combout\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~1\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~2_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~3\);

-- Location: LCCOMB_X46_Y13_N6
\tL|Data|ALU|Mult0|auto_generated|op_1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~4_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|add9_result[2]~4_combout\ $ (\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT20\ $ (!\tL|Data|ALU|Mult0|auto_generated|op_1~3\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|op_1~5\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|add9_result[2]~4_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT20\) # (!\tL|Data|ALU|Mult0|auto_generated|op_1~3\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[2]~4_combout\ & (\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT20\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|add9_result[2]~4_combout\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~3\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~4_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~5\);

-- Location: LCCOMB_X46_Y13_N8
\tL|Data|ALU|Mult0|auto_generated|op_1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~6_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[3]~6_combout\ & (\tL|Data|ALU|Mult0|auto_generated|op_1~5\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[3]~6_combout\ & (!\tL|Data|ALU|Mult0|auto_generated|op_1~5\)))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[3]~6_combout\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|op_1~5\)) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[3]~6_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|op_1~5\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|op_1~7\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\tL|Data|ALU|Mult0|auto_generated|add9_result[3]~6_combout\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~5\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((!\tL|Data|ALU|Mult0|auto_generated|op_1~5\) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datab => \tL|Data|ALU|Mult0|auto_generated|add9_result[3]~6_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~5\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~6_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~7\);

-- Location: LCCOMB_X46_Y13_N10
\tL|Data|ALU|Mult0|auto_generated|op_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~8_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT22\ $ (\tL|Data|ALU|Mult0|auto_generated|add9_result[4]~8_combout\ $ (!\tL|Data|ALU|Mult0|auto_generated|op_1~7\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|op_1~9\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT22\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[4]~8_combout\) # (!\tL|Data|ALU|Mult0|auto_generated|op_1~7\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT22\ & (\tL|Data|ALU|Mult0|auto_generated|add9_result[4]~8_combout\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datab => \tL|Data|ALU|Mult0|auto_generated|add9_result[4]~8_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~7\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~8_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~9\);

-- Location: LCCOMB_X46_Y13_N12
\tL|Data|ALU|Mult0|auto_generated|op_1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~10_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[5]~10_combout\ & (\tL|Data|ALU|Mult0|auto_generated|op_1~9\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[5]~10_combout\ & (!\tL|Data|ALU|Mult0|auto_generated|op_1~9\)))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[5]~10_combout\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|op_1~9\)) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[5]~10_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|op_1~9\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|op_1~11\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\tL|Data|ALU|Mult0|auto_generated|add9_result[5]~10_combout\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~9\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((!\tL|Data|ALU|Mult0|auto_generated|op_1~9\) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datab => \tL|Data|ALU|Mult0|auto_generated|add9_result[5]~10_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~9\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~10_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~11\);

-- Location: LCCOMB_X46_Y13_N14
\tL|Data|ALU|Mult0|auto_generated|op_1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~12_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT24\ $ (\tL|Data|ALU|Mult0|auto_generated|add9_result[6]~12_combout\ $ (!\tL|Data|ALU|Mult0|auto_generated|op_1~11\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|op_1~13\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT24\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[6]~12_combout\) # (!\tL|Data|ALU|Mult0|auto_generated|op_1~11\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT24\ & (\tL|Data|ALU|Mult0|auto_generated|add9_result[6]~12_combout\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datab => \tL|Data|ALU|Mult0|auto_generated|add9_result[6]~12_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~11\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~12_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~13\);

-- Location: LCCOMB_X46_Y13_N16
\tL|Data|ALU|Mult0|auto_generated|op_1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~14_combout\ = (\tL|Data|ALU|Mult0|auto_generated|add9_result[7]~14_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT25\ & (\tL|Data|ALU|Mult0|auto_generated|op_1~13\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\tL|Data|ALU|Mult0|auto_generated|op_1~13\)))) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[7]~14_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT25\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|op_1~13\)) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\tL|Data|ALU|Mult0|auto_generated|op_1~13\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|op_1~15\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|add9_result[7]~14_combout\ & (!\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT25\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~13\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[7]~14_combout\ & ((!\tL|Data|ALU|Mult0|auto_generated|op_1~13\) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|add9_result[7]~14_combout\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~13\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~14_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~15\);

-- Location: LCCOMB_X46_Y13_N18
\tL|Data|ALU|Mult0|auto_generated|op_1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~16_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\tL|Data|ALU|Mult0|auto_generated|add9_result[8]~16_combout\ $ (!\tL|Data|ALU|Mult0|auto_generated|op_1~15\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|op_1~17\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[8]~16_combout\) # (!\tL|Data|ALU|Mult0|auto_generated|op_1~15\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT26\ & (\tL|Data|ALU|Mult0|auto_generated|add9_result[8]~16_combout\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \tL|Data|ALU|Mult0|auto_generated|add9_result[8]~16_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~15\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~16_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~17\);

-- Location: LCCOMB_X46_Y13_N20
\tL|Data|ALU|Mult0|auto_generated|op_1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~18_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[9]~18_combout\ & (\tL|Data|ALU|Mult0|auto_generated|op_1~17\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[9]~18_combout\ & (!\tL|Data|ALU|Mult0|auto_generated|op_1~17\)))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[9]~18_combout\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|op_1~17\)) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[9]~18_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|op_1~17\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|op_1~19\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT27\ & (!\tL|Data|ALU|Mult0|auto_generated|add9_result[9]~18_combout\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~17\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((!\tL|Data|ALU|Mult0|auto_generated|op_1~17\) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datab => \tL|Data|ALU|Mult0|auto_generated|add9_result[9]~18_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~17\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~18_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~19\);

-- Location: LCCOMB_X46_Y13_N22
\tL|Data|ALU|Mult0|auto_generated|op_1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~20_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|add9_result[10]~20_combout\ $ (\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT28\ $ (!\tL|Data|ALU|Mult0|auto_generated|op_1~19\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|op_1~21\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|add9_result[10]~20_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT28\) # (!\tL|Data|ALU|Mult0|auto_generated|op_1~19\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[10]~20_combout\ & (\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT28\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|add9_result[10]~20_combout\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~19\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~20_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~21\);

-- Location: LCCOMB_X46_Y13_N24
\tL|Data|ALU|Mult0|auto_generated|op_1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~22_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[11]~22_combout\ & (\tL|Data|ALU|Mult0|auto_generated|op_1~21\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[11]~22_combout\ & (!\tL|Data|ALU|Mult0|auto_generated|op_1~21\)))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[11]~22_combout\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|op_1~21\)) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[11]~22_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|op_1~21\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|op_1~23\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT29\ & (!\tL|Data|ALU|Mult0|auto_generated|add9_result[11]~22_combout\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~21\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((!\tL|Data|ALU|Mult0|auto_generated|op_1~21\) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datab => \tL|Data|ALU|Mult0|auto_generated|add9_result[11]~22_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~21\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~22_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~23\);

-- Location: LCCOMB_X46_Y13_N26
\tL|Data|ALU|Mult0|auto_generated|op_1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~24_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT30\ $ (\tL|Data|ALU|Mult0|auto_generated|add9_result[12]~24_combout\ $ (!\tL|Data|ALU|Mult0|auto_generated|op_1~23\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|op_1~25\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT30\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[12]~24_combout\) # (!\tL|Data|ALU|Mult0|auto_generated|op_1~23\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT30\ & (\tL|Data|ALU|Mult0|auto_generated|add9_result[12]~24_combout\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datab => \tL|Data|ALU|Mult0|auto_generated|add9_result[12]~24_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~23\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~24_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~25\);

-- Location: LCCOMB_X46_Y13_N28
\tL|Data|ALU|Mult0|auto_generated|op_1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~26_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[13]~26_combout\ & (\tL|Data|ALU|Mult0|auto_generated|op_1~25\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[13]~26_combout\ & (!\tL|Data|ALU|Mult0|auto_generated|op_1~25\)))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[13]~26_combout\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|op_1~25\)) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[13]~26_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|op_1~25\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|op_1~27\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT31\ & (!\tL|Data|ALU|Mult0|auto_generated|add9_result[13]~26_combout\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~25\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((!\tL|Data|ALU|Mult0|auto_generated|op_1~25\) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[13]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datab => \tL|Data|ALU|Mult0|auto_generated|add9_result[13]~26_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~25\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~26_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~27\);

-- Location: LCCOMB_X46_Y13_N30
\tL|Data|ALU|Mult0|auto_generated|op_1~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~28_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT32\ $ (\tL|Data|ALU|Mult0|auto_generated|add9_result[14]~28_combout\ $ (!\tL|Data|ALU|Mult0|auto_generated|op_1~27\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|op_1~29\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT32\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[14]~28_combout\) # (!\tL|Data|ALU|Mult0|auto_generated|op_1~27\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT32\ & (\tL|Data|ALU|Mult0|auto_generated|add9_result[14]~28_combout\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT32\,
	datab => \tL|Data|ALU|Mult0|auto_generated|add9_result[14]~28_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~27\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~28_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~29\);

-- Location: LCCOMB_X46_Y12_N0
\tL|Data|ALU|Mult0|auto_generated|op_1~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~30_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT33\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[15]~30_combout\ & (\tL|Data|ALU|Mult0|auto_generated|op_1~29\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[15]~30_combout\ & (!\tL|Data|ALU|Mult0|auto_generated|op_1~29\)))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT33\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[15]~30_combout\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|op_1~29\)) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[15]~30_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|op_1~29\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|op_1~31\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT33\ & (!\tL|Data|ALU|Mult0|auto_generated|add9_result[15]~30_combout\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~29\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT33\ & ((!\tL|Data|ALU|Mult0|auto_generated|op_1~29\) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[15]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT33\,
	datab => \tL|Data|ALU|Mult0|auto_generated|add9_result[15]~30_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~29\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~30_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~31\);

-- Location: LCCOMB_X46_Y12_N2
\tL|Data|ALU|Mult0|auto_generated|op_1~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~32_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT34\ $ (\tL|Data|ALU|Mult0|auto_generated|add9_result[16]~32_combout\ $ (!\tL|Data|ALU|Mult0|auto_generated|op_1~31\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|op_1~33\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT34\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[16]~32_combout\) # (!\tL|Data|ALU|Mult0|auto_generated|op_1~31\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT34\ & (\tL|Data|ALU|Mult0|auto_generated|add9_result[16]~32_combout\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT34\,
	datab => \tL|Data|ALU|Mult0|auto_generated|add9_result[16]~32_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~31\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~32_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~33\);

-- Location: LCCOMB_X46_Y12_N4
\tL|Data|ALU|Mult0|auto_generated|op_1~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~34_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT35\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[17]~34_combout\ & (\tL|Data|ALU|Mult0|auto_generated|op_1~33\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[17]~34_combout\ & (!\tL|Data|ALU|Mult0|auto_generated|op_1~33\)))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT35\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[17]~34_combout\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|op_1~33\)) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[17]~34_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|op_1~33\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|op_1~35\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT35\ & (!\tL|Data|ALU|Mult0|auto_generated|add9_result[17]~34_combout\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~33\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT35\ & ((!\tL|Data|ALU|Mult0|auto_generated|op_1~33\) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[17]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out2~DATAOUT35\,
	datab => \tL|Data|ALU|Mult0|auto_generated|add9_result[17]~34_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~33\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~34_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~35\);

-- Location: LCCOMB_X46_Y12_N6
\tL|Data|ALU|Mult0|auto_generated|op_1~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~36_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|add9_result[18]~36_combout\ $ (\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT18\ $ (!\tL|Data|ALU|Mult0|auto_generated|op_1~35\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|op_1~37\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|add9_result[18]~36_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT18\) # (!\tL|Data|ALU|Mult0|auto_generated|op_1~35\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[18]~36_combout\ & (\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT18\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|add9_result[18]~36_combout\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT18\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~35\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~36_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~37\);

-- Location: LCCOMB_X46_Y12_N8
\tL|Data|ALU|Mult0|auto_generated|op_1~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~38_combout\ = (\tL|Data|ALU|Mult0|auto_generated|add9_result[19]~38_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT19\ & (\tL|Data|ALU|Mult0|auto_generated|op_1~37\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT19\ & (!\tL|Data|ALU|Mult0|auto_generated|op_1~37\)))) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[19]~38_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT19\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|op_1~37\)) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT19\ & ((\tL|Data|ALU|Mult0|auto_generated|op_1~37\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|op_1~39\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|add9_result[19]~38_combout\ & (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT19\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~37\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[19]~38_combout\ & ((!\tL|Data|ALU|Mult0|auto_generated|op_1~37\) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|add9_result[19]~38_combout\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT19\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~37\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~38_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~39\);

-- Location: LCCOMB_X46_Y12_N10
\tL|Data|ALU|Mult0|auto_generated|op_1~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~40_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|add9_result[20]~40_combout\ $ (\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT20\ $ (!\tL|Data|ALU|Mult0|auto_generated|op_1~39\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|op_1~41\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|add9_result[20]~40_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT20\) # (!\tL|Data|ALU|Mult0|auto_generated|op_1~39\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[20]~40_combout\ & (\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT20\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|add9_result[20]~40_combout\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT20\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~39\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~40_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~41\);

-- Location: LCCOMB_X46_Y12_N12
\tL|Data|ALU|Mult0|auto_generated|op_1~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~42_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT21\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[21]~42_combout\ & (\tL|Data|ALU|Mult0|auto_generated|op_1~41\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[21]~42_combout\ & (!\tL|Data|ALU|Mult0|auto_generated|op_1~41\)))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT21\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[21]~42_combout\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|op_1~41\)) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[21]~42_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|op_1~41\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|op_1~43\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT21\ & (!\tL|Data|ALU|Mult0|auto_generated|add9_result[21]~42_combout\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~41\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT21\ & ((!\tL|Data|ALU|Mult0|auto_generated|op_1~41\) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[21]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT21\,
	datab => \tL|Data|ALU|Mult0|auto_generated|add9_result[21]~42_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~41\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~42_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~43\);

-- Location: LCCOMB_X46_Y12_N14
\tL|Data|ALU|Mult0|auto_generated|op_1~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~44_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT22\ $ (\tL|Data|ALU|Mult0|auto_generated|add9_result[22]~44_combout\ $ (!\tL|Data|ALU|Mult0|auto_generated|op_1~43\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|op_1~45\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT22\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[22]~44_combout\) # (!\tL|Data|ALU|Mult0|auto_generated|op_1~43\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT22\ & (\tL|Data|ALU|Mult0|auto_generated|add9_result[22]~44_combout\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT22\,
	datab => \tL|Data|ALU|Mult0|auto_generated|add9_result[22]~44_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~43\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~44_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~45\);

-- Location: LCCOMB_X46_Y12_N16
\tL|Data|ALU|Mult0|auto_generated|op_1~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~46_combout\ = (\tL|Data|ALU|Mult0|auto_generated|add9_result[23]~46_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT23\ & (\tL|Data|ALU|Mult0|auto_generated|op_1~45\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT23\ & (!\tL|Data|ALU|Mult0|auto_generated|op_1~45\)))) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[23]~46_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT23\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|op_1~45\)) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT23\ & ((\tL|Data|ALU|Mult0|auto_generated|op_1~45\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|op_1~47\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|add9_result[23]~46_combout\ & (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT23\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~45\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[23]~46_combout\ & ((!\tL|Data|ALU|Mult0|auto_generated|op_1~45\) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|add9_result[23]~46_combout\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT23\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~45\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~46_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~47\);

-- Location: LCCOMB_X46_Y12_N18
\tL|Data|ALU|Mult0|auto_generated|op_1~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~48_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|add9_result[24]~48_combout\ $ (\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT24\ $ (!\tL|Data|ALU|Mult0|auto_generated|op_1~47\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|op_1~49\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|add9_result[24]~48_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT24\) # (!\tL|Data|ALU|Mult0|auto_generated|op_1~47\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[24]~48_combout\ & (\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT24\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|add9_result[24]~48_combout\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT24\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~47\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~48_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~49\);

-- Location: LCCOMB_X46_Y12_N20
\tL|Data|ALU|Mult0|auto_generated|op_1~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~50_combout\ = (\tL|Data|ALU|Mult0|auto_generated|add9_result[25]~50_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT25\ & (\tL|Data|ALU|Mult0|auto_generated|op_1~49\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT25\ & (!\tL|Data|ALU|Mult0|auto_generated|op_1~49\)))) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[25]~50_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT25\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|op_1~49\)) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT25\ & ((\tL|Data|ALU|Mult0|auto_generated|op_1~49\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|op_1~51\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|add9_result[25]~50_combout\ & (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT25\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~49\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[25]~50_combout\ & ((!\tL|Data|ALU|Mult0|auto_generated|op_1~49\) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|add9_result[25]~50_combout\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT25\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~49\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~50_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~51\);

-- Location: LCCOMB_X46_Y12_N22
\tL|Data|ALU|Mult0|auto_generated|op_1~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~52_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT26\ $ (\tL|Data|ALU|Mult0|auto_generated|add9_result[26]~52_combout\ $ (!\tL|Data|ALU|Mult0|auto_generated|op_1~51\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|op_1~53\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT26\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[26]~52_combout\) # (!\tL|Data|ALU|Mult0|auto_generated|op_1~51\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT26\ & (\tL|Data|ALU|Mult0|auto_generated|add9_result[26]~52_combout\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT26\,
	datab => \tL|Data|ALU|Mult0|auto_generated|add9_result[26]~52_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~51\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~52_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~53\);

-- Location: LCCOMB_X34_Y14_N18
\tL|Data|ALU|Mux52~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux52~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~52_combout\)) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- ((\tL|Data|ALU|Mult0|auto_generated|op_1~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output[19]~1_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Mult1|auto_generated|op_1~52_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|op_1~52_combout\,
	combout => \tL|Data|ALU|Mux52~0_combout\);

-- Location: FF_X34_Y14_N19
\tL|Data|RegHigh|output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux52~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(12));

-- Location: LCCOMB_X35_Y12_N2
\tL|Data|ALU|Mux19~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux19~0_combout\ = (!\tL|Data|InstReg|out15_to_0\(10) & ((\tL|Data|InstReg|out15_to_0\(9) & (\tL|Data|ALU|ShiftLeft0~19_combout\)) # (!\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|ALU|ShiftLeft0~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(10),
	datab => \tL|Data|InstReg|out15_to_0\(9),
	datac => \tL|Data|ALU|ShiftLeft0~19_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~24_combout\,
	combout => \tL|Data|ALU|Mux19~0_combout\);

-- Location: LCCOMB_X39_Y8_N24
\tL|Data|ALU|ShiftRight0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~16_combout\ = (\tL|Data|RegBMux|Equal2~2_combout\ & ((\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|RegFile|rd_data1\(19))) # (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|RegFile|rd_data1\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(19),
	datab => \tL|Data|RegFile|rd_data1\(18),
	datac => \tL|Data|InstReg|out15_to_0\(6),
	datad => \tL|Data|RegBMux|Equal2~2_combout\,
	combout => \tL|Data|ALU|ShiftRight0~16_combout\);

-- Location: LCCOMB_X39_Y8_N22
\tL|Data|ALU|ShiftRight0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~15_combout\ = (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|RegBMux|output[17]~39_combout\)) # (!\tL|Data|InstReg|out15_to_0\(6) & ((!\tL|Data|RegBMux|output[16]~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datab => \tL|Data|RegBMux|output[17]~39_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|RegBMux|output[16]~37_combout\,
	combout => \tL|Data|ALU|ShiftRight0~15_combout\);

-- Location: LCCOMB_X39_Y8_N26
\tL|Data|ALU|ShiftRight0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~17_combout\ = (\tL|Data|ALU|ShiftRight0~15_combout\) # ((\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegBMux|output[18]~48_combout\) # (\tL|Data|ALU|ShiftRight0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[18]~48_combout\,
	datab => \tL|Data|ALU|ShiftRight0~16_combout\,
	datac => \tL|Data|ALU|ShiftRight0~15_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(7),
	combout => \tL|Data|ALU|ShiftRight0~17_combout\);

-- Location: LCCOMB_X39_Y8_N16
\tL|Data|ALU|ShiftRight0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~18_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegBMux|output[15]~41_combout\))) # (!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegBMux|output[13]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datab => \tL|Data|RegBMux|output[13]~47_combout\,
	datac => \tL|Data|RegBMux|output[15]~41_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(7),
	combout => \tL|Data|ALU|ShiftRight0~18_combout\);

-- Location: LCCOMB_X39_Y8_N6
\tL|Data|ALU|ShiftRight0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~19_combout\ = (\tL|Data|ALU|ShiftRight0~18_combout\) # ((!\tL|Data|InstReg|out15_to_0\(6) & \tL|Data|ALU|ShiftRight1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|ALU|ShiftRight1~17_combout\,
	datad => \tL|Data|ALU|ShiftRight0~18_combout\,
	combout => \tL|Data|ALU|ShiftRight0~19_combout\);

-- Location: LCCOMB_X39_Y8_N12
\tL|Data|ALU|ShiftRight0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~20_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftRight0~17_combout\)) # (!\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftRight0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~17_combout\,
	datac => \tL|Data|ALU|ShiftRight0~19_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(8),
	combout => \tL|Data|ALU|ShiftRight0~20_combout\);

-- Location: LCCOMB_X35_Y10_N18
\tL|Data|ALU|ShiftRight0~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~29_combout\ = (\tL|Data|ALU|ShiftRight0~28_combout\) # (\tL|Data|ALU|ShiftRight0~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~28_combout\,
	datad => \tL|Data|ALU|ShiftRight0~27_combout\,
	combout => \tL|Data|ALU|ShiftRight0~29_combout\);

-- Location: LCCOMB_X34_Y10_N8
\tL|Data|ALU|ShiftRight0~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~30_combout\ = (!\tL|Data|ALU|ShiftRight1~27_combout\ & ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|ALU|ShiftRight0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|Equal2~2_combout\,
	datab => \tL|Data|ALU|ShiftRight1~27_combout\,
	datac => \tL|Data|RegBMux|output[18]~48_combout\,
	datad => \tL|Data|ALU|ShiftRight0~29_combout\,
	combout => \tL|Data|ALU|ShiftRight0~30_combout\);

-- Location: LCCOMB_X40_Y10_N0
\tL|Data|ALU|Add0~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~62_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Mux21~14_combout\ & (!\tL|Data|RegAMux|output[12]~13_combout\)) # (!\tL|Data|ALU|Mux21~14_combout\ & ((\tL|Data|RegBMux|output[12]~45_combout\))))) # 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (((!\tL|Data|RegBMux|output[12]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~14_combout\,
	datab => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datac => \tL|Data|RegAMux|output[12]~13_combout\,
	datad => \tL|Data|RegBMux|output[12]~45_combout\,
	combout => \tL|Data|ALU|Add0~62_combout\);

-- Location: LCCOMB_X40_Y10_N6
\tL|Data|ALU|Add0~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~63_combout\ = (\tL|Data|RegAMux|output[12]~13_combout\ & (((!\tL|Data|ALUCtrl|Mux17~3_combout\) # (!\tL|Data|ALUCtrl|Mux15~2_combout\)) # (!\tL|Data|ALUCtrl|Mux13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[12]~13_combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datad => \tL|Data|ALUCtrl|Mux17~3_combout\,
	combout => \tL|Data|ALU|Add0~63_combout\);

-- Location: LCCOMB_X40_Y10_N8
\tL|Data|ALU|Add0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~9_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Mux21~14_combout\ & ((!\tL|Data|RegAMux|output[11]~0_combout\))) # (!\tL|Data|ALU|Mux21~14_combout\ & (\tL|Data|RegBMux|output[11]~27_combout\)))) # 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (((!\tL|Data|RegBMux|output[11]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~14_combout\,
	datab => \tL|Data|RegBMux|output[11]~27_combout\,
	datac => \tL|Data|RegAMux|output[11]~0_combout\,
	datad => \tL|Data|ALUCtrl|Mux15~2_combout\,
	combout => \tL|Data|ALU|Add0~9_combout\);

-- Location: LCCOMB_X40_Y10_N18
\tL|Data|ALU|Add0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~10_combout\ = (\tL|Data|RegAMux|output[11]~0_combout\ & (((!\tL|Data|ALUCtrl|Mux17~3_combout\) # (!\tL|Data|ALUCtrl|Mux15~2_combout\)) # (!\tL|Data|ALUCtrl|Mux13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datac => \tL|Data|RegAMux|output[11]~0_combout\,
	datad => \tL|Data|ALUCtrl|Mux17~3_combout\,
	combout => \tL|Data|ALU|Add0~10_combout\);

-- Location: LCCOMB_X42_Y10_N6
\tL|Data|ALU|Add0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~12_combout\ = (\tL|Data|RegAMux|output[10]~1_combout\ & (((!\tL|Data|ALUCtrl|Mux13~2_combout\) # (!\tL|Data|ALUCtrl|Mux17~3_combout\)) # (!\tL|Data|ALUCtrl|Mux15~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|RegAMux|output[10]~1_combout\,
	datac => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datad => \tL|Data|ALUCtrl|Mux13~2_combout\,
	combout => \tL|Data|ALU|Add0~12_combout\);

-- Location: LCCOMB_X42_Y10_N8
\tL|Data|ALU|Add0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~11_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Mux21~14_combout\ & ((!\tL|Data|RegAMux|output[10]~1_combout\))) # (!\tL|Data|ALU|Mux21~14_combout\ & (\tL|Data|RegBMux|output[10]~23_combout\)))) # 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (!\tL|Data|RegBMux|output[10]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[10]~23_combout\,
	datab => \tL|Data|ALU|Mux21~14_combout\,
	datac => \tL|Data|RegAMux|output[10]~1_combout\,
	datad => \tL|Data|ALUCtrl|Mux15~2_combout\,
	combout => \tL|Data|ALU|Add0~11_combout\);

-- Location: LCCOMB_X40_Y10_N10
\tL|Data|ALU|Add0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~14_combout\ = (\tL|Data|RegAMux|output[9]~2_combout\ & (((!\tL|Data|ALUCtrl|Mux15~2_combout\) # (!\tL|Data|ALUCtrl|Mux17~3_combout\)) # (!\tL|Data|ALUCtrl|Mux13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datac => \tL|Data|RegAMux|output[9]~2_combout\,
	datad => \tL|Data|ALUCtrl|Mux15~2_combout\,
	combout => \tL|Data|ALU|Add0~14_combout\);

-- Location: LCCOMB_X40_Y10_N24
\tL|Data|ALU|Add0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~13_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Mux21~14_combout\ & ((!\tL|Data|RegAMux|output[9]~2_combout\))) # (!\tL|Data|ALU|Mux21~14_combout\ & (\tL|Data|RegBMux|output[9]~25_combout\)))) # 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (((!\tL|Data|RegBMux|output[9]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~14_combout\,
	datab => \tL|Data|RegBMux|output[9]~25_combout\,
	datac => \tL|Data|RegAMux|output[9]~2_combout\,
	datad => \tL|Data|ALUCtrl|Mux15~2_combout\,
	combout => \tL|Data|ALU|Add0~13_combout\);

-- Location: LCCOMB_X40_Y12_N26
\tL|Data|ALU|Add0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~15_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Mux21~14_combout\ & ((!\tL|Data|RegAMux|output[8]~3_combout\))) # (!\tL|Data|ALU|Mux21~14_combout\ & (\tL|Data|RegBMux|output[8]~21_combout\)))) # 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (!\tL|Data|RegBMux|output[8]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[8]~21_combout\,
	datab => \tL|Data|RegAMux|output[8]~3_combout\,
	datac => \tL|Data|ALU|Mux21~14_combout\,
	datad => \tL|Data|ALUCtrl|Mux15~2_combout\,
	combout => \tL|Data|ALU|Add0~15_combout\);

-- Location: LCCOMB_X40_Y10_N28
\tL|Data|ALU|Add0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~16_combout\ = (\tL|Data|RegAMux|output[8]~3_combout\ & (((!\tL|Data|ALUCtrl|Mux17~3_combout\) # (!\tL|Data|ALUCtrl|Mux13~2_combout\)) # (!\tL|Data|ALUCtrl|Mux15~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|RegAMux|output[8]~3_combout\,
	datad => \tL|Data|ALUCtrl|Mux17~3_combout\,
	combout => \tL|Data|ALU|Add0~16_combout\);

-- Location: LCCOMB_X44_Y13_N28
\tL|Data|ALU|Add0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~17_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Mux21~14_combout\ & ((!\tL|Data|RegAMux|output[7]~4_combout\))) # (!\tL|Data|ALU|Mux21~14_combout\ & (\tL|Data|RegBMux|output[7]~19_combout\)))) # 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (!\tL|Data|RegBMux|output[7]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[7]~19_combout\,
	datab => \tL|Data|RegAMux|output[7]~4_combout\,
	datac => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datad => \tL|Data|ALU|Mux21~14_combout\,
	combout => \tL|Data|ALU|Add0~17_combout\);

-- Location: LCCOMB_X42_Y10_N12
\tL|Data|ALU|Add0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~18_combout\ = (\tL|Data|RegAMux|output[7]~4_combout\ & (((!\tL|Data|ALUCtrl|Mux17~3_combout\) # (!\tL|Data|ALUCtrl|Mux13~2_combout\)) # (!\tL|Data|ALUCtrl|Mux15~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datad => \tL|Data|RegAMux|output[7]~4_combout\,
	combout => \tL|Data|ALU|Add0~18_combout\);

-- Location: LCCOMB_X41_Y11_N10
\tL|Data|ALU|Add0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~19_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Mux21~14_combout\ & (!\tL|Data|RegAMux|output[6]~5_combout\)) # (!\tL|Data|ALU|Mux21~14_combout\ & ((\tL|Data|RegBMux|output[6]~15_combout\))))) # 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (((!\tL|Data|RegBMux|output[6]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[6]~5_combout\,
	datab => \tL|Data|ALU|Mux21~14_combout\,
	datac => \tL|Data|RegBMux|output[6]~15_combout\,
	datad => \tL|Data|ALUCtrl|Mux15~2_combout\,
	combout => \tL|Data|ALU|Add0~19_combout\);

-- Location: LCCOMB_X41_Y11_N8
\tL|Data|ALU|Add0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~20_combout\ = (\tL|Data|RegAMux|output[6]~5_combout\ & (((!\tL|Data|ALUCtrl|Mux15~2_combout\) # (!\tL|Data|ALUCtrl|Mux13~2_combout\)) # (!\tL|Data|ALUCtrl|Mux17~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|RegAMux|output[6]~5_combout\,
	datad => \tL|Data|ALUCtrl|Mux15~2_combout\,
	combout => \tL|Data|ALU|Add0~20_combout\);

-- Location: LCCOMB_X41_Y14_N4
\tL|Data|ALU|Add0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~22_combout\ = (\tL|Data|RegAMux|output[5]~6_combout\ & (((!\tL|Data|ALUCtrl|Mux13~2_combout\) # (!\tL|Data|ALUCtrl|Mux15~2_combout\)) # (!\tL|Data|ALUCtrl|Mux17~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datab => \tL|Data|RegAMux|output[5]~6_combout\,
	datac => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datad => \tL|Data|ALUCtrl|Mux13~2_combout\,
	combout => \tL|Data|ALU|Add0~22_combout\);

-- Location: LCCOMB_X40_Y10_N22
\tL|Data|ALU|Add0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~21_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Mux21~14_combout\ & ((!\tL|Data|RegAMux|output[5]~6_combout\))) # (!\tL|Data|ALU|Mux21~14_combout\ & (\tL|Data|RegBMux|output[5]~17_combout\)))) # 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (!\tL|Data|RegBMux|output[5]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[5]~17_combout\,
	datab => \tL|Data|RegAMux|output[5]~6_combout\,
	datac => \tL|Data|ALU|Mux21~14_combout\,
	datad => \tL|Data|ALUCtrl|Mux15~2_combout\,
	combout => \tL|Data|ALU|Add0~21_combout\);

-- Location: LCCOMB_X41_Y11_N12
\tL|Data|ALU|Add0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~24_combout\ = (\tL|Data|RegAMux|output[4]~7_combout\ & (((!\tL|Data|ALUCtrl|Mux15~2_combout\) # (!\tL|Data|ALUCtrl|Mux13~2_combout\)) # (!\tL|Data|ALUCtrl|Mux17~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[4]~7_combout\,
	datab => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datac => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datad => \tL|Data|ALUCtrl|Mux15~2_combout\,
	combout => \tL|Data|ALU|Add0~24_combout\);

-- Location: LCCOMB_X41_Y11_N14
\tL|Data|ALU|Add0~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~23_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Mux21~14_combout\ & (!\tL|Data|RegAMux|output[4]~7_combout\)) # (!\tL|Data|ALU|Mux21~14_combout\ & ((\tL|Data|RegBMux|output[4]~13_combout\))))) # 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (((!\tL|Data|RegBMux|output[4]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[4]~7_combout\,
	datab => \tL|Data|ALU|Mux21~14_combout\,
	datac => \tL|Data|RegBMux|output[4]~13_combout\,
	datad => \tL|Data|ALUCtrl|Mux15~2_combout\,
	combout => \tL|Data|ALU|Add0~23_combout\);

-- Location: LCCOMB_X41_Y11_N6
\tL|Data|ALU|Add0~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~25_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Mux21~14_combout\ & ((!\tL|Data|RegAMux|output[3]~8_combout\))) # (!\tL|Data|ALU|Mux21~14_combout\ & (\tL|Data|RegBMux|output[3]~33_combout\)))) # 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (!\tL|Data|RegBMux|output[3]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|RegBMux|output[3]~33_combout\,
	datac => \tL|Data|RegAMux|output[3]~8_combout\,
	datad => \tL|Data|ALU|Mux21~14_combout\,
	combout => \tL|Data|ALU|Add0~25_combout\);

-- Location: LCCOMB_X40_Y11_N6
\tL|Data|ALU|Add0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~26_combout\ = (\tL|Data|RegAMux|output[3]~8_combout\ & (((!\tL|Data|ALUCtrl|Mux13~2_combout\) # (!\tL|Data|ALUCtrl|Mux17~3_combout\)) # (!\tL|Data|ALUCtrl|Mux15~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[3]~8_combout\,
	datab => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datac => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datad => \tL|Data|ALUCtrl|Mux13~2_combout\,
	combout => \tL|Data|ALU|Add0~26_combout\);

-- Location: LCCOMB_X40_Y11_N0
\tL|Data|ALU|Add0~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~27_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Mux21~14_combout\ & ((!\tL|Data|RegAMux|output[2]~9_combout\))) # (!\tL|Data|ALU|Mux21~14_combout\ & (\tL|Data|RegBMux|output[2]~31_combout\)))) # 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (!\tL|Data|RegBMux|output[2]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010111100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[2]~31_combout\,
	datab => \tL|Data|ALU|Mux21~14_combout\,
	datac => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datad => \tL|Data|RegAMux|output[2]~9_combout\,
	combout => \tL|Data|ALU|Add0~27_combout\);

-- Location: LCCOMB_X41_Y11_N4
\tL|Data|ALU|Add0~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~28_combout\ = (\tL|Data|RegAMux|output[2]~9_combout\ & (((!\tL|Data|ALUCtrl|Mux15~2_combout\) # (!\tL|Data|ALUCtrl|Mux13~2_combout\)) # (!\tL|Data|ALUCtrl|Mux17~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[2]~9_combout\,
	datab => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datac => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datad => \tL|Data|ALUCtrl|Mux15~2_combout\,
	combout => \tL|Data|ALU|Add0~28_combout\);

-- Location: LCCOMB_X42_Y11_N6
\tL|Data|ALU|Add0~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~31_combout\ = (\tL|Data|RegAMux|output[1]~10_combout\ & (((!\tL|Data|ALUCtrl|Mux13~2_combout\) # (!\tL|Data|ALUCtrl|Mux17~3_combout\)) # (!\tL|Data|ALUCtrl|Mux15~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datac => \tL|Data|RegAMux|output[1]~10_combout\,
	datad => \tL|Data|ALUCtrl|Mux13~2_combout\,
	combout => \tL|Data|ALU|Add0~31_combout\);

-- Location: LCCOMB_X39_Y12_N30
\tL|Data|ALU|Add0~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~29_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\ & (!\tL|Data|RegAMux|output[1]~10_combout\ & ((\tL|Data|ALUCtrl|Mux17~3_combout\) # (!\tL|Data|RegBMux|output[1]~49_combout\)))) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & 
-- (((!\tL|Data|RegBMux|output[1]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datab => \tL|Data|RegAMux|output[1]~10_combout\,
	datac => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datad => \tL|Data|RegBMux|output[1]~49_combout\,
	combout => \tL|Data|ALU|Add0~29_combout\);

-- Location: LCCOMB_X41_Y11_N2
\tL|Data|ALU|Add0~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~30_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Add0~29_combout\) # ((!\tL|Data|RegBMux|output[1]~49_combout\ & !\tL|Data|ALUCtrl|Mux17~3_combout\)))) # (!\tL|Data|ALUCtrl|Mux15~2_combout\ & 
-- (((\tL|Data|RegBMux|output[1]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~29_combout\,
	datab => \tL|Data|RegBMux|output[1]~49_combout\,
	datac => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datad => \tL|Data|ALUCtrl|Mux17~3_combout\,
	combout => \tL|Data|ALU|Add0~30_combout\);

-- Location: LCCOMB_X42_Y11_N20
\tL|Data|ALU|Add0~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~32_combout\ = (\tL|Data|RegAMux|output[0]~12_combout\) # (\tL|Data|ALUCtrl|Mux13~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|RegAMux|output[0]~12_combout\,
	datad => \tL|Data|ALUCtrl|Mux13~2_combout\,
	combout => \tL|Data|ALU|Add0~32_combout\);

-- Location: LCCOMB_X42_Y11_N12
\tL|Data|ALU|Add0~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~33_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\ & (((\tL|Data|RegAMux|output[0]~12_combout\)))) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (\tL|Data|ALUCtrl|Mux15~2_combout\ $ (((!\tL|Data|RegBMux|output[0]~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|RegAMux|output[0]~12_combout\,
	datac => \tL|Data|RegBMux|output[0]~50_combout\,
	datad => \tL|Data|ALUCtrl|Mux13~2_combout\,
	combout => \tL|Data|ALU|Add0~33_combout\);

-- Location: LCCOMB_X41_Y11_N16
\tL|Data|ALU|Add0~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~35_cout\ = CARRY((!\tL|Data|ALUCtrl|Mux17~3_combout\ & !\tL|Data|ALUCtrl|Mux16~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datad => VCC,
	cout => \tL|Data|ALU|Add0~35_cout\);

-- Location: LCCOMB_X41_Y11_N18
\tL|Data|ALU|Add0~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~36_combout\ = (\tL|Data|ALU|Add0~32_combout\ & ((\tL|Data|ALU|Add0~33_combout\ & (!\tL|Data|ALU|Add0~35_cout\)) # (!\tL|Data|ALU|Add0~33_combout\ & (\tL|Data|ALU|Add0~35_cout\ & VCC)))) # (!\tL|Data|ALU|Add0~32_combout\ & 
-- ((\tL|Data|ALU|Add0~33_combout\ & ((\tL|Data|ALU|Add0~35_cout\) # (GND))) # (!\tL|Data|ALU|Add0~33_combout\ & (!\tL|Data|ALU|Add0~35_cout\))))
-- \tL|Data|ALU|Add0~37\ = CARRY((\tL|Data|ALU|Add0~32_combout\ & (\tL|Data|ALU|Add0~33_combout\ & !\tL|Data|ALU|Add0~35_cout\)) # (!\tL|Data|ALU|Add0~32_combout\ & ((\tL|Data|ALU|Add0~33_combout\) # (!\tL|Data|ALU|Add0~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~32_combout\,
	datab => \tL|Data|ALU|Add0~33_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~35_cout\,
	combout => \tL|Data|ALU|Add0~36_combout\,
	cout => \tL|Data|ALU|Add0~37\);

-- Location: LCCOMB_X41_Y11_N20
\tL|Data|ALU|Add0~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~38_combout\ = ((\tL|Data|ALU|Add0~31_combout\ $ (\tL|Data|ALU|Add0~30_combout\ $ (!\tL|Data|ALU|Add0~37\)))) # (GND)
-- \tL|Data|ALU|Add0~39\ = CARRY((\tL|Data|ALU|Add0~31_combout\ & ((\tL|Data|ALU|Add0~30_combout\) # (!\tL|Data|ALU|Add0~37\))) # (!\tL|Data|ALU|Add0~31_combout\ & (\tL|Data|ALU|Add0~30_combout\ & !\tL|Data|ALU|Add0~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~31_combout\,
	datab => \tL|Data|ALU|Add0~30_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~37\,
	combout => \tL|Data|ALU|Add0~38_combout\,
	cout => \tL|Data|ALU|Add0~39\);

-- Location: LCCOMB_X41_Y11_N22
\tL|Data|ALU|Add0~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~40_combout\ = (\tL|Data|ALU|Add0~27_combout\ & ((\tL|Data|ALU|Add0~28_combout\ & (\tL|Data|ALU|Add0~39\ & VCC)) # (!\tL|Data|ALU|Add0~28_combout\ & (!\tL|Data|ALU|Add0~39\)))) # (!\tL|Data|ALU|Add0~27_combout\ & 
-- ((\tL|Data|ALU|Add0~28_combout\ & (!\tL|Data|ALU|Add0~39\)) # (!\tL|Data|ALU|Add0~28_combout\ & ((\tL|Data|ALU|Add0~39\) # (GND)))))
-- \tL|Data|ALU|Add0~41\ = CARRY((\tL|Data|ALU|Add0~27_combout\ & (!\tL|Data|ALU|Add0~28_combout\ & !\tL|Data|ALU|Add0~39\)) # (!\tL|Data|ALU|Add0~27_combout\ & ((!\tL|Data|ALU|Add0~39\) # (!\tL|Data|ALU|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~27_combout\,
	datab => \tL|Data|ALU|Add0~28_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~39\,
	combout => \tL|Data|ALU|Add0~40_combout\,
	cout => \tL|Data|ALU|Add0~41\);

-- Location: LCCOMB_X41_Y11_N24
\tL|Data|ALU|Add0~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~42_combout\ = ((\tL|Data|ALU|Add0~25_combout\ $ (\tL|Data|ALU|Add0~26_combout\ $ (!\tL|Data|ALU|Add0~41\)))) # (GND)
-- \tL|Data|ALU|Add0~43\ = CARRY((\tL|Data|ALU|Add0~25_combout\ & ((\tL|Data|ALU|Add0~26_combout\) # (!\tL|Data|ALU|Add0~41\))) # (!\tL|Data|ALU|Add0~25_combout\ & (\tL|Data|ALU|Add0~26_combout\ & !\tL|Data|ALU|Add0~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~25_combout\,
	datab => \tL|Data|ALU|Add0~26_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~41\,
	combout => \tL|Data|ALU|Add0~42_combout\,
	cout => \tL|Data|ALU|Add0~43\);

-- Location: LCCOMB_X41_Y11_N26
\tL|Data|ALU|Add0~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~44_combout\ = (\tL|Data|ALU|Add0~24_combout\ & ((\tL|Data|ALU|Add0~23_combout\ & (\tL|Data|ALU|Add0~43\ & VCC)) # (!\tL|Data|ALU|Add0~23_combout\ & (!\tL|Data|ALU|Add0~43\)))) # (!\tL|Data|ALU|Add0~24_combout\ & 
-- ((\tL|Data|ALU|Add0~23_combout\ & (!\tL|Data|ALU|Add0~43\)) # (!\tL|Data|ALU|Add0~23_combout\ & ((\tL|Data|ALU|Add0~43\) # (GND)))))
-- \tL|Data|ALU|Add0~45\ = CARRY((\tL|Data|ALU|Add0~24_combout\ & (!\tL|Data|ALU|Add0~23_combout\ & !\tL|Data|ALU|Add0~43\)) # (!\tL|Data|ALU|Add0~24_combout\ & ((!\tL|Data|ALU|Add0~43\) # (!\tL|Data|ALU|Add0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~24_combout\,
	datab => \tL|Data|ALU|Add0~23_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~43\,
	combout => \tL|Data|ALU|Add0~44_combout\,
	cout => \tL|Data|ALU|Add0~45\);

-- Location: LCCOMB_X41_Y11_N28
\tL|Data|ALU|Add0~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~46_combout\ = ((\tL|Data|ALU|Add0~22_combout\ $ (\tL|Data|ALU|Add0~21_combout\ $ (!\tL|Data|ALU|Add0~45\)))) # (GND)
-- \tL|Data|ALU|Add0~47\ = CARRY((\tL|Data|ALU|Add0~22_combout\ & ((\tL|Data|ALU|Add0~21_combout\) # (!\tL|Data|ALU|Add0~45\))) # (!\tL|Data|ALU|Add0~22_combout\ & (\tL|Data|ALU|Add0~21_combout\ & !\tL|Data|ALU|Add0~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~22_combout\,
	datab => \tL|Data|ALU|Add0~21_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~45\,
	combout => \tL|Data|ALU|Add0~46_combout\,
	cout => \tL|Data|ALU|Add0~47\);

-- Location: LCCOMB_X41_Y11_N30
\tL|Data|ALU|Add0~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~48_combout\ = (\tL|Data|ALU|Add0~19_combout\ & ((\tL|Data|ALU|Add0~20_combout\ & (\tL|Data|ALU|Add0~47\ & VCC)) # (!\tL|Data|ALU|Add0~20_combout\ & (!\tL|Data|ALU|Add0~47\)))) # (!\tL|Data|ALU|Add0~19_combout\ & 
-- ((\tL|Data|ALU|Add0~20_combout\ & (!\tL|Data|ALU|Add0~47\)) # (!\tL|Data|ALU|Add0~20_combout\ & ((\tL|Data|ALU|Add0~47\) # (GND)))))
-- \tL|Data|ALU|Add0~49\ = CARRY((\tL|Data|ALU|Add0~19_combout\ & (!\tL|Data|ALU|Add0~20_combout\ & !\tL|Data|ALU|Add0~47\)) # (!\tL|Data|ALU|Add0~19_combout\ & ((!\tL|Data|ALU|Add0~47\) # (!\tL|Data|ALU|Add0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~19_combout\,
	datab => \tL|Data|ALU|Add0~20_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~47\,
	combout => \tL|Data|ALU|Add0~48_combout\,
	cout => \tL|Data|ALU|Add0~49\);

-- Location: LCCOMB_X41_Y10_N0
\tL|Data|ALU|Add0~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~50_combout\ = ((\tL|Data|ALU|Add0~17_combout\ $ (\tL|Data|ALU|Add0~18_combout\ $ (!\tL|Data|ALU|Add0~49\)))) # (GND)
-- \tL|Data|ALU|Add0~51\ = CARRY((\tL|Data|ALU|Add0~17_combout\ & ((\tL|Data|ALU|Add0~18_combout\) # (!\tL|Data|ALU|Add0~49\))) # (!\tL|Data|ALU|Add0~17_combout\ & (\tL|Data|ALU|Add0~18_combout\ & !\tL|Data|ALU|Add0~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~17_combout\,
	datab => \tL|Data|ALU|Add0~18_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~49\,
	combout => \tL|Data|ALU|Add0~50_combout\,
	cout => \tL|Data|ALU|Add0~51\);

-- Location: LCCOMB_X41_Y10_N2
\tL|Data|ALU|Add0~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~52_combout\ = (\tL|Data|ALU|Add0~15_combout\ & ((\tL|Data|ALU|Add0~16_combout\ & (\tL|Data|ALU|Add0~51\ & VCC)) # (!\tL|Data|ALU|Add0~16_combout\ & (!\tL|Data|ALU|Add0~51\)))) # (!\tL|Data|ALU|Add0~15_combout\ & 
-- ((\tL|Data|ALU|Add0~16_combout\ & (!\tL|Data|ALU|Add0~51\)) # (!\tL|Data|ALU|Add0~16_combout\ & ((\tL|Data|ALU|Add0~51\) # (GND)))))
-- \tL|Data|ALU|Add0~53\ = CARRY((\tL|Data|ALU|Add0~15_combout\ & (!\tL|Data|ALU|Add0~16_combout\ & !\tL|Data|ALU|Add0~51\)) # (!\tL|Data|ALU|Add0~15_combout\ & ((!\tL|Data|ALU|Add0~51\) # (!\tL|Data|ALU|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~15_combout\,
	datab => \tL|Data|ALU|Add0~16_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~51\,
	combout => \tL|Data|ALU|Add0~52_combout\,
	cout => \tL|Data|ALU|Add0~53\);

-- Location: LCCOMB_X41_Y10_N4
\tL|Data|ALU|Add0~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~54_combout\ = ((\tL|Data|ALU|Add0~14_combout\ $ (\tL|Data|ALU|Add0~13_combout\ $ (!\tL|Data|ALU|Add0~53\)))) # (GND)
-- \tL|Data|ALU|Add0~55\ = CARRY((\tL|Data|ALU|Add0~14_combout\ & ((\tL|Data|ALU|Add0~13_combout\) # (!\tL|Data|ALU|Add0~53\))) # (!\tL|Data|ALU|Add0~14_combout\ & (\tL|Data|ALU|Add0~13_combout\ & !\tL|Data|ALU|Add0~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~14_combout\,
	datab => \tL|Data|ALU|Add0~13_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~53\,
	combout => \tL|Data|ALU|Add0~54_combout\,
	cout => \tL|Data|ALU|Add0~55\);

-- Location: LCCOMB_X41_Y10_N6
\tL|Data|ALU|Add0~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~56_combout\ = (\tL|Data|ALU|Add0~12_combout\ & ((\tL|Data|ALU|Add0~11_combout\ & (\tL|Data|ALU|Add0~55\ & VCC)) # (!\tL|Data|ALU|Add0~11_combout\ & (!\tL|Data|ALU|Add0~55\)))) # (!\tL|Data|ALU|Add0~12_combout\ & 
-- ((\tL|Data|ALU|Add0~11_combout\ & (!\tL|Data|ALU|Add0~55\)) # (!\tL|Data|ALU|Add0~11_combout\ & ((\tL|Data|ALU|Add0~55\) # (GND)))))
-- \tL|Data|ALU|Add0~57\ = CARRY((\tL|Data|ALU|Add0~12_combout\ & (!\tL|Data|ALU|Add0~11_combout\ & !\tL|Data|ALU|Add0~55\)) # (!\tL|Data|ALU|Add0~12_combout\ & ((!\tL|Data|ALU|Add0~55\) # (!\tL|Data|ALU|Add0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~12_combout\,
	datab => \tL|Data|ALU|Add0~11_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~55\,
	combout => \tL|Data|ALU|Add0~56_combout\,
	cout => \tL|Data|ALU|Add0~57\);

-- Location: LCCOMB_X41_Y10_N8
\tL|Data|ALU|Add0~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~58_combout\ = ((\tL|Data|ALU|Add0~9_combout\ $ (\tL|Data|ALU|Add0~10_combout\ $ (!\tL|Data|ALU|Add0~57\)))) # (GND)
-- \tL|Data|ALU|Add0~59\ = CARRY((\tL|Data|ALU|Add0~9_combout\ & ((\tL|Data|ALU|Add0~10_combout\) # (!\tL|Data|ALU|Add0~57\))) # (!\tL|Data|ALU|Add0~9_combout\ & (\tL|Data|ALU|Add0~10_combout\ & !\tL|Data|ALU|Add0~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~9_combout\,
	datab => \tL|Data|ALU|Add0~10_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~57\,
	combout => \tL|Data|ALU|Add0~58_combout\,
	cout => \tL|Data|ALU|Add0~59\);

-- Location: LCCOMB_X41_Y10_N10
\tL|Data|ALU|Add0~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~64_combout\ = (\tL|Data|ALU|Add0~62_combout\ & ((\tL|Data|ALU|Add0~63_combout\ & (\tL|Data|ALU|Add0~59\ & VCC)) # (!\tL|Data|ALU|Add0~63_combout\ & (!\tL|Data|ALU|Add0~59\)))) # (!\tL|Data|ALU|Add0~62_combout\ & 
-- ((\tL|Data|ALU|Add0~63_combout\ & (!\tL|Data|ALU|Add0~59\)) # (!\tL|Data|ALU|Add0~63_combout\ & ((\tL|Data|ALU|Add0~59\) # (GND)))))
-- \tL|Data|ALU|Add0~65\ = CARRY((\tL|Data|ALU|Add0~62_combout\ & (!\tL|Data|ALU|Add0~63_combout\ & !\tL|Data|ALU|Add0~59\)) # (!\tL|Data|ALU|Add0~62_combout\ & ((!\tL|Data|ALU|Add0~59\) # (!\tL|Data|ALU|Add0~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~62_combout\,
	datab => \tL|Data|ALU|Add0~63_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~59\,
	combout => \tL|Data|ALU|Add0~64_combout\,
	cout => \tL|Data|ALU|Add0~65\);

-- Location: LCCOMB_X43_Y13_N30
\tL|Data|ALU|Add0~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~60_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\ & (!\tL|Data|RegAMux|output[12]~13_combout\)) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Data|RegBMux|output[12]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[12]~13_combout\,
	datac => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datad => \tL|Data|RegBMux|output[12]~45_combout\,
	combout => \tL|Data|ALU|Add0~60_combout\);

-- Location: FF_X36_Y16_N29
\tL|Data|ALUOut|output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][12]~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(12));

-- Location: LCCOMB_X36_Y16_N24
\tL|Data|ScuffedOut|output[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ScuffedOut|output[12]~feeder_combout\ = \tL|Data|ALUOut|output\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|ALUOut|output\(12),
	combout => \tL|Data|ScuffedOut|output[12]~feeder_combout\);

-- Location: FF_X36_Y16_N25
\tL|Data|ScuffedOut|output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ScuffedOut|output[12]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(12));

-- Location: LCCOMB_X36_Y12_N22
\tL|Data|PCReg|output[12]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[12]~0_combout\ = (\tL|Control|curr_state.branch_2~q\ & (\tL|Data|ScuffedOut|output\(12))) # (!\tL|Control|curr_state.branch_2~q\ & ((\tL|Data|InstReg|out15_to_0\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ScuffedOut|output\(12),
	datab => \tL|Data|InstReg|out15_to_0\(10),
	datad => \tL|Control|curr_state.branch_2~q\,
	combout => \tL|Data|PCReg|output[12]~0_combout\);

-- Location: FF_X36_Y12_N23
\tL|Data|PCReg|output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[12]~0_combout\,
	asdata => \tL|Data|RegFile|regs[31][12]~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Data|PCSourceMux|ALT_INV_Equal1~0_combout\,
	ena => \tL|Data|PCEnable~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(12));

-- Location: LCCOMB_X36_Y12_N14
\tL|Data|ALU|Add0~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~61_combout\ = (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(12)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0\(12),
	datab => \tL|Control|WideOr8~combout\,
	datac => \tL|Data|PCReg|output\(12),
	datad => \tL|Data|ALUCtrl|Mux13~2_combout\,
	combout => \tL|Data|ALU|Add0~61_combout\);

-- Location: LCCOMB_X36_Y12_N30
\tL|Data|ALU|SIG_Result_Low~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~4_combout\ = (\tL|Data|RegBMux|output[12]~45_combout\ & ((\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(12)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0\(12),
	datab => \tL|Data|RegBMux|output[12]~45_combout\,
	datac => \tL|Data|PCReg|output\(12),
	datad => \tL|Control|WideOr8~combout\,
	combout => \tL|Data|ALU|SIG_Result_Low~4_combout\);

-- Location: LCCOMB_X38_Y14_N0
\tL|Data|ALU|Mux21~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux21~11_combout\ = (!\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALUCtrl|Mux17~3_combout\) # (!\tL|Data|ALUCtrl|Mux16~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datad => \tL|Data|ALUCtrl|Mux17~3_combout\,
	combout => \tL|Data|ALU|Mux21~11_combout\);

-- Location: LCCOMB_X38_Y14_N22
\tL|Data|ALU|Mux21~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux21~10_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\) # ((!\tL|Data|ALUCtrl|Mux16~4_combout\ & (\tL|Data|ALUCtrl|Mux13~2_combout\ & \tL|Data|ALUCtrl|Mux17~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datad => \tL|Data|ALUCtrl|Mux17~3_combout\,
	combout => \tL|Data|ALU|Mux21~10_combout\);

-- Location: LCCOMB_X37_Y13_N30
\tL|Data|ALU|Mux19~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux19~1_combout\ = (\tL|Data|ALU|Mux21~11_combout\ & (\tL|Data|ALU|Mux21~10_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|w513w\(12))))) # (!\tL|Data|ALU|Mux21~11_combout\ & (((!\tL|Data|RegBMux|output[12]~45_combout\)) # 
-- (!\tL|Data|ALU|Mux21~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~11_combout\,
	datab => \tL|Data|ALU|Mux21~10_combout\,
	datac => \tL|Data|RegBMux|output[12]~45_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|w513w\(12),
	combout => \tL|Data|ALU|Mux19~1_combout\);

-- Location: LCCOMB_X36_Y12_N24
\tL|Data|ALU|Mux19~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux19~2_combout\ = (\tL|Data|ALU|Mux21~9_combout\ & ((\tL|Data|ALU|Mux19~1_combout\ & (\tL|Data|ALU|Mult1|auto_generated|w569w\(12))) # (!\tL|Data|ALU|Mux19~1_combout\ & ((\tL|Data|ALU|SIG_Result_Low~4_combout\))))) # 
-- (!\tL|Data|ALU|Mux21~9_combout\ & (((\tL|Data|ALU|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|w569w\(12),
	datab => \tL|Data|ALU|Mux21~9_combout\,
	datac => \tL|Data|ALU|SIG_Result_Low~4_combout\,
	datad => \tL|Data|ALU|Mux19~1_combout\,
	combout => \tL|Data|ALU|Mux19~2_combout\);

-- Location: LCCOMB_X36_Y12_N20
\tL|Data|ALU|Mux19~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux19~3_combout\ = (\tL|Data|ALU|Mux21~12_combout\ & (((\tL|Data|ALU|Mux21~13_combout\) # (\tL|Data|ALU|Mux19~2_combout\)))) # (!\tL|Data|ALU|Mux21~12_combout\ & (\tL|Data|ALU|Add0~61_combout\ & (!\tL|Data|ALU|Mux21~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~12_combout\,
	datab => \tL|Data|ALU|Add0~61_combout\,
	datac => \tL|Data|ALU|Mux21~13_combout\,
	datad => \tL|Data|ALU|Mux19~2_combout\,
	combout => \tL|Data|ALU|Mux19~3_combout\);

-- Location: LCCOMB_X36_Y12_N18
\tL|Data|ALU|Mux19~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux19~4_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux19~3_combout\ & (\tL|Data|ALU|Add0~64_combout\)) # (!\tL|Data|ALU|Mux19~3_combout\ & ((\tL|Data|ALU|Add0~60_combout\))))) # (!\tL|Data|ALU|Mux21~13_combout\ & 
-- (((\tL|Data|ALU|Mux19~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~13_combout\,
	datab => \tL|Data|ALU|Add0~64_combout\,
	datac => \tL|Data|ALU|Add0~60_combout\,
	datad => \tL|Data|ALU|Mux19~3_combout\,
	combout => \tL|Data|ALU|Mux19~4_combout\);

-- Location: LCCOMB_X36_Y12_N28
\tL|Data|ALU|Mux19~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux19~5_combout\ = (\tL|Data|ALU|Mux21~31_combout\ & ((\tL|Data|ALU|Mux21~15_combout\ & (\tL|Data|ALU|ShiftRight1~30_combout\)) # (!\tL|Data|ALU|Mux21~15_combout\ & ((\tL|Data|ALU|Mux19~4_combout\))))) # (!\tL|Data|ALU|Mux21~31_combout\ & 
-- (!\tL|Data|ALU|Mux21~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~31_combout\,
	datab => \tL|Data|ALU|Mux21~15_combout\,
	datac => \tL|Data|ALU|ShiftRight1~30_combout\,
	datad => \tL|Data|ALU|Mux19~4_combout\,
	combout => \tL|Data|ALU|Mux19~5_combout\);

-- Location: LCCOMB_X36_Y12_N10
\tL|Data|ALU|Mux19~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux19~6_combout\ = (\tL|Data|ALU|Mux21~16_combout\ & (((\tL|Data|ALU|Mux19~5_combout\)))) # (!\tL|Data|ALU|Mux21~16_combout\ & ((\tL|Data|RegAMux|output[12]~13_combout\ & ((\tL|Data|ALU|Mux19~5_combout\) # 
-- (!\tL|Data|RegBMux|output[12]~45_combout\))) # (!\tL|Data|RegAMux|output[12]~13_combout\ & (\tL|Data|RegBMux|output[12]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[12]~13_combout\,
	datab => \tL|Data|RegBMux|output[12]~45_combout\,
	datac => \tL|Data|ALU|Mux21~16_combout\,
	datad => \tL|Data|ALU|Mux19~5_combout\,
	combout => \tL|Data|ALU|Mux19~6_combout\);

-- Location: LCCOMB_X36_Y12_N12
\tL|Data|ALU|Mux19~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux19~7_combout\ = (\tL|Data|ALU|Mux21~18_combout\ & ((\tL|Data|ALU|Mux21~17_combout\ & (\tL|Data|ALU|ShiftRight0~30_combout\)) # (!\tL|Data|ALU|Mux21~17_combout\ & ((\tL|Data|ALU|Mux19~6_combout\))))) # (!\tL|Data|ALU|Mux21~18_combout\ & 
-- (((\tL|Data|ALU|Mux21~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~30_combout\,
	datab => \tL|Data|ALU|Mux21~18_combout\,
	datac => \tL|Data|ALU|Mux21~17_combout\,
	datad => \tL|Data|ALU|Mux19~6_combout\,
	combout => \tL|Data|ALU|Mux19~7_combout\);

-- Location: LCCOMB_X36_Y12_N2
\tL|Data|ALU|Mux19~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux19~8_combout\ = (\tL|Data|ALU|Mux21~8_combout\ & (((\tL|Data|ALU|Mux19~7_combout\)))) # (!\tL|Data|ALU|Mux21~8_combout\ & ((\tL|Data|ALU|Mux19~7_combout\ & (\tL|Data|ALU|ShiftRight0~26_combout\)) # (!\tL|Data|ALU|Mux19~7_combout\ & 
-- ((\tL|Data|ALU|ShiftRight0~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~8_combout\,
	datab => \tL|Data|ALU|ShiftRight0~26_combout\,
	datac => \tL|Data|ALU|ShiftRight0~20_combout\,
	datad => \tL|Data|ALU|Mux19~7_combout\,
	combout => \tL|Data|ALU|Mux19~8_combout\);

-- Location: LCCOMB_X36_Y16_N28
\tL|Data|RegFile|regs[31][12]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][12]~0_combout\ = (\tL|Data|ALU|Mux21~19_combout\ & ((\tL|Data|ALU|Mux19~8_combout\))) # (!\tL|Data|ALU|Mux21~19_combout\ & (\tL|Data|ALU|Mux19~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mux21~19_combout\,
	datac => \tL|Data|ALU|Mux19~0_combout\,
	datad => \tL|Data|ALU|Mux19~8_combout\,
	combout => \tL|Data|RegFile|regs[31][12]~0_combout\);

-- Location: LCCOMB_X35_Y16_N18
\tL|Data|RegLow|output[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegLow|output[12]~feeder_combout\ = \tL|Data|RegFile|regs[31][12]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|RegFile|regs[31][12]~0_combout\,
	combout => \tL|Data|RegLow|output[12]~feeder_combout\);

-- Location: FF_X35_Y16_N19
\tL|Data|RegLow|output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegLow|output[12]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(12));

-- Location: FF_X41_Y15_N7
\tL|Data|MemDataReg|output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[12]~33_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(12));

-- Location: LCCOMB_X36_Y16_N22
\tL|Data|MemtoRegMux|output[12]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[12]~35_combout\ = (\tL|Data|ALUMux|Equal1~0_combout\ & (\tL|Data|MemtoRegMux|output[20]~0_combout\)) # (!\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|MemtoRegMux|output[20]~0_combout\ & (\tL|Data|MemDataReg|output\(12))) # 
-- (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|RegFile|regs[31][12]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUMux|Equal1~0_combout\,
	datab => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datac => \tL|Data|MemDataReg|output\(12),
	datad => \tL|Data|RegFile|regs[31][12]~0_combout\,
	combout => \tL|Data|MemtoRegMux|output[12]~35_combout\);

-- Location: LCCOMB_X36_Y16_N26
\tL|Data|MemtoRegMux|output[12]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[12]~36_combout\ = (\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|MemtoRegMux|output[12]~35_combout\ & ((\tL|Data|RegLow|output\(12)))) # (!\tL|Data|MemtoRegMux|output[12]~35_combout\ & (\tL|Data|RegHigh|output\(12))))) # 
-- (!\tL|Data|ALUMux|Equal1~0_combout\ & (((\tL|Data|MemtoRegMux|output[12]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output\(12),
	datab => \tL|Data|RegLow|output\(12),
	datac => \tL|Data|ALUMux|Equal1~0_combout\,
	datad => \tL|Data|MemtoRegMux|output[12]~35_combout\,
	combout => \tL|Data|MemtoRegMux|output[12]~36_combout\);

-- Location: FF_X36_Y16_N27
\tL|Data|RegFile|regs[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][12]~q\);

-- Location: FF_X37_Y20_N31
\tL|Data|RegFile|regs[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][12]~q\);

-- Location: FF_X36_Y20_N21
\tL|Data|RegFile|regs[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][12]~q\);

-- Location: FF_X36_Y20_N15
\tL|Data|RegFile|regs[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][12]~q\);

-- Location: LCCOMB_X36_Y20_N20
\tL|Data|RegFile|Mux19~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux19~19_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|InstReg|out25_to_21\(0))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[13][12]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|regs[12][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[12][12]~q\,
	datad => \tL|Data|RegFile|regs[13][12]~q\,
	combout => \tL|Data|RegFile|Mux19~19_combout\);

-- Location: LCCOMB_X37_Y20_N30
\tL|Data|RegFile|Mux19~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux19~20_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux19~19_combout\ & (\tL|Data|RegFile|regs[15][12]~q\)) # (!\tL|Data|RegFile|Mux19~19_combout\ & ((\tL|Data|RegFile|regs[14][12]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux19~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[15][12]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[14][12]~q\,
	datad => \tL|Data|RegFile|Mux19~19_combout\,
	combout => \tL|Data|RegFile|Mux19~20_combout\);

-- Location: FF_X46_Y24_N31
\tL|Data|RegFile|regs[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][12]~q\);

-- Location: FF_X46_Y24_N13
\tL|Data|RegFile|regs[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][12]~q\);

-- Location: LCCOMB_X46_Y24_N30
\tL|Data|RegFile|Mux19~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux19~2_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|InstReg|out25_to_21\(2))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[22][12]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[18][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[18][12]~q\,
	datad => \tL|Data|RegFile|regs[22][12]~q\,
	combout => \tL|Data|RegFile|Mux19~2_combout\);

-- Location: FF_X45_Y24_N3
\tL|Data|RegFile|regs[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][12]~q\);

-- Location: FF_X45_Y24_N5
\tL|Data|RegFile|regs[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][12]~q\);

-- Location: LCCOMB_X45_Y24_N4
\tL|Data|RegFile|Mux19~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux19~3_combout\ = (\tL|Data|RegFile|Mux19~2_combout\ & ((\tL|Data|RegFile|regs[30][12]~q\) # ((!\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|RegFile|Mux19~2_combout\ & (((\tL|Data|RegFile|regs[26][12]~q\ & 
-- \tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux19~2_combout\,
	datab => \tL|Data|RegFile|regs[30][12]~q\,
	datac => \tL|Data|RegFile|regs[26][12]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux19~3_combout\);

-- Location: LCCOMB_X37_Y16_N12
\tL|Data|RegFile|regs[31][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][12]~feeder_combout\ = \tL|Data|RegFile|regs[31][12]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][12]~0_combout\,
	combout => \tL|Data|RegFile|regs[31][12]~feeder_combout\);

-- Location: FF_X37_Y16_N13
\tL|Data|RegFile|regs[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][12]~feeder_combout\,
	asdata => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Control|ALT_INV_curr_state.jal_2~q\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][12]~q\);

-- Location: FF_X36_Y19_N23
\tL|Data|RegFile|regs[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][12]~q\);

-- Location: FF_X35_Y19_N19
\tL|Data|RegFile|regs[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][12]~q\);

-- Location: FF_X36_Y19_N25
\tL|Data|RegFile|regs[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][12]~q\);

-- Location: LCCOMB_X36_Y19_N24
\tL|Data|RegFile|Mux19~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux19~9_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[23][12]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[19][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[23][12]~q\,
	datac => \tL|Data|RegFile|regs[19][12]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux19~9_combout\);

-- Location: LCCOMB_X36_Y19_N22
\tL|Data|RegFile|Mux19~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux19~10_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|Mux19~9_combout\ & (\tL|Data|RegFile|regs[31][12]~q\)) # (!\tL|Data|RegFile|Mux19~9_combout\ & ((\tL|Data|RegFile|regs[27][12]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|Mux19~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[31][12]~q\,
	datac => \tL|Data|RegFile|regs[27][12]~q\,
	datad => \tL|Data|RegFile|Mux19~9_combout\,
	combout => \tL|Data|RegFile|Mux19~10_combout\);

-- Location: FF_X41_Y21_N25
\tL|Data|RegFile|regs[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][12]~q\);

-- Location: FF_X41_Y21_N19
\tL|Data|RegFile|regs[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][12]~q\);

-- Location: LCCOMB_X41_Y21_N18
\tL|Data|RegFile|Mux19~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux19~4_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[25][12]~q\) # ((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|regs[17][12]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[25][12]~q\,
	datac => \tL|Data|RegFile|regs[17][12]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux19~4_combout\);

-- Location: FF_X40_Y21_N23
\tL|Data|RegFile|regs[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][12]~q\);

-- Location: FF_X40_Y21_N21
\tL|Data|RegFile|regs[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][12]~q\);

-- Location: LCCOMB_X40_Y21_N22
\tL|Data|RegFile|Mux19~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux19~5_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux19~4_combout\ & (\tL|Data|RegFile|regs[29][12]~q\)) # (!\tL|Data|RegFile|Mux19~4_combout\ & ((\tL|Data|RegFile|regs[21][12]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|Mux19~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|Mux19~4_combout\,
	datac => \tL|Data|RegFile|regs[29][12]~q\,
	datad => \tL|Data|RegFile|regs[21][12]~q\,
	combout => \tL|Data|RegFile|Mux19~5_combout\);

-- Location: FF_X42_Y24_N3
\tL|Data|RegFile|regs[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][12]~q\);

-- Location: FF_X41_Y24_N3
\tL|Data|RegFile|regs[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][12]~q\);

-- Location: LCCOMB_X42_Y24_N2
\tL|Data|RegFile|Mux19~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux19~6_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3)) # ((\tL|Data|RegFile|regs[20][12]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(2) & (!\tL|Data|InstReg|out25_to_21\(3) & 
-- (\tL|Data|RegFile|regs[16][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[16][12]~q\,
	datad => \tL|Data|RegFile|regs[20][12]~q\,
	combout => \tL|Data|RegFile|Mux19~6_combout\);

-- Location: FF_X41_Y24_N25
\tL|Data|RegFile|regs[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][12]~q\);

-- Location: FF_X42_Y24_N5
\tL|Data|RegFile|regs[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][12]~q\);

-- Location: LCCOMB_X41_Y24_N24
\tL|Data|RegFile|Mux19~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux19~7_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|Mux19~6_combout\ & (\tL|Data|RegFile|regs[28][12]~q\)) # (!\tL|Data|RegFile|Mux19~6_combout\ & ((\tL|Data|RegFile|regs[24][12]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|Mux19~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|Mux19~6_combout\,
	datac => \tL|Data|RegFile|regs[28][12]~q\,
	datad => \tL|Data|RegFile|regs[24][12]~q\,
	combout => \tL|Data|RegFile|Mux19~7_combout\);

-- Location: LCCOMB_X41_Y24_N26
\tL|Data|RegFile|Mux19~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux19~8_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux19~5_combout\) # ((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux19~7_combout\ & 
-- !\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux19~5_combout\,
	datab => \tL|Data|RegFile|Mux19~7_combout\,
	datac => \tL|Data|InstReg|out25_to_21\(0),
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux19~8_combout\);

-- Location: LCCOMB_X41_Y20_N26
\tL|Data|RegFile|Mux19~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux19~11_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux19~8_combout\ & ((\tL|Data|RegFile|Mux19~10_combout\))) # (!\tL|Data|RegFile|Mux19~8_combout\ & (\tL|Data|RegFile|Mux19~3_combout\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux19~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux19~3_combout\,
	datab => \tL|Data|RegFile|Mux19~10_combout\,
	datac => \tL|Data|InstReg|out25_to_21\(1),
	datad => \tL|Data|RegFile|Mux19~8_combout\,
	combout => \tL|Data|RegFile|Mux19~11_combout\);

-- Location: FF_X44_Y20_N21
\tL|Data|RegFile|regs[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][12]~q\);

-- Location: FF_X45_Y20_N17
\tL|Data|RegFile|regs[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][12]~q\);

-- Location: LCCOMB_X44_Y20_N20
\tL|Data|RegFile|Mux19~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux19~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~4_combout\ & (\tL|Data|RegFile|rd_data0[8]~5_combout\)) # (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|regs[2][12]~q\))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & (\tL|Data|RegFile|regs[1][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datac => \tL|Data|RegFile|regs[1][12]~q\,
	datad => \tL|Data|RegFile|regs[2][12]~q\,
	combout => \tL|Data|RegFile|Mux19~16_combout\);

-- Location: FF_X44_Y20_N27
\tL|Data|RegFile|regs[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][12]~q\);

-- Location: FF_X46_Y20_N21
\tL|Data|RegFile|regs[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][12]~q\);

-- Location: FF_X47_Y20_N31
\tL|Data|RegFile|regs[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][12]~q\);

-- Location: FF_X47_Y20_N1
\tL|Data|RegFile|regs[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][12]~q\);

-- Location: FF_X46_Y20_N19
\tL|Data|RegFile|regs[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][12]~q\);

-- Location: LCCOMB_X47_Y20_N0
\tL|Data|RegFile|Mux19~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux19~14_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|InstReg|out25_to_21\(0))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[5][12]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|regs[4][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[4][12]~q\,
	datad => \tL|Data|RegFile|regs[5][12]~q\,
	combout => \tL|Data|RegFile|Mux19~14_combout\);

-- Location: LCCOMB_X47_Y20_N30
\tL|Data|RegFile|Mux19~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux19~15_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux19~14_combout\ & ((\tL|Data|RegFile|regs[7][12]~q\))) # (!\tL|Data|RegFile|Mux19~14_combout\ & (\tL|Data|RegFile|regs[6][12]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|regs[6][12]~q\,
	datac => \tL|Data|RegFile|regs[7][12]~q\,
	datad => \tL|Data|RegFile|Mux19~14_combout\,
	combout => \tL|Data|RegFile|Mux19~15_combout\);

-- Location: LCCOMB_X44_Y20_N26
\tL|Data|RegFile|Mux19~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux19~17_combout\ = (\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|Mux19~16_combout\ & (\tL|Data|RegFile|regs[3][12]~q\)) # (!\tL|Data|RegFile|Mux19~16_combout\ & ((\tL|Data|RegFile|Mux19~15_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & (\tL|Data|RegFile|Mux19~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	datab => \tL|Data|RegFile|Mux19~16_combout\,
	datac => \tL|Data|RegFile|regs[3][12]~q\,
	datad => \tL|Data|RegFile|Mux19~15_combout\,
	combout => \tL|Data|RegFile|Mux19~17_combout\);

-- Location: FF_X40_Y22_N23
\tL|Data|RegFile|regs[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][12]~q\);

-- Location: FF_X41_Y22_N7
\tL|Data|RegFile|regs[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][12]~q\);

-- Location: FF_X41_Y18_N25
\tL|Data|RegFile|regs[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][12]~q\);

-- Location: LCCOMB_X41_Y18_N24
\tL|Data|RegFile|Mux19~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux19~12_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|regs[10][12]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[8][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[10][12]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[8][12]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux19~12_combout\);

-- Location: FF_X42_Y18_N13
\tL|Data|RegFile|regs[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[12]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][12]~q\);

-- Location: LCCOMB_X42_Y18_N12
\tL|Data|RegFile|Mux19~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux19~13_combout\ = (\tL|Data|RegFile|Mux19~12_combout\ & (((\tL|Data|RegFile|regs[11][12]~q\) # (!\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|RegFile|Mux19~12_combout\ & (\tL|Data|RegFile|regs[9][12]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[9][12]~q\,
	datab => \tL|Data|RegFile|Mux19~12_combout\,
	datac => \tL|Data|RegFile|regs[11][12]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux19~13_combout\);

-- Location: LCCOMB_X41_Y20_N0
\tL|Data|RegFile|Mux19~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux19~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~3_combout\ & (((\tL|Data|RegFile|Mux19~13_combout\) # (\tL|Data|RegFile|rd_data0[8]~2_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & (\tL|Data|RegFile|Mux19~17_combout\ & 
-- ((!\tL|Data|RegFile|rd_data0[8]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux19~17_combout\,
	datab => \tL|Data|RegFile|Mux19~13_combout\,
	datac => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datad => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	combout => \tL|Data|RegFile|Mux19~18_combout\);

-- Location: LCCOMB_X41_Y20_N18
\tL|Data|RegFile|Mux19~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux19~21_combout\ = (\tL|Data|RegFile|rd_data0[8]~2_combout\ & ((\tL|Data|RegFile|Mux19~18_combout\ & (\tL|Data|RegFile|Mux19~20_combout\)) # (!\tL|Data|RegFile|Mux19~18_combout\ & ((\tL|Data|RegFile|Mux19~11_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & (((\tL|Data|RegFile|Mux19~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datab => \tL|Data|RegFile|Mux19~20_combout\,
	datac => \tL|Data|RegFile|Mux19~11_combout\,
	datad => \tL|Data|RegFile|Mux19~18_combout\,
	combout => \tL|Data|RegFile|Mux19~21_combout\);

-- Location: LCCOMB_X36_Y12_N6
\tL|Data|RegFile|Mux19~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux19~22_combout\ = (\tL|Data|RegFile|Mux19~21_combout\ & ((\tL|Data|RegFile|rd_data0[8]~6_combout\) # ((\tL|Data|InstReg|out25_to_21\(0)) # (\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|Mux19~21_combout\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux19~22_combout\);

-- Location: FF_X36_Y12_N7
\tL|Data|RegFile|rd_data0[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux19~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(12));

-- Location: LCCOMB_X36_Y12_N0
\tL|Data|RegAMux|output[12]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[12]~13_combout\ = (\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(12)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0\(12),
	datac => \tL|Data|PCReg|output\(12),
	datad => \tL|Control|WideOr8~combout\,
	combout => \tL|Data|RegAMux|output[12]~13_combout\);

-- Location: LCCOMB_X36_Y13_N2
\tL|Data|ALU|Mux20~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux20~1_combout\ = (\tL|Data|ALU|Mux21~11_combout\ & (((\tL|Data|ALU|Mult0|auto_generated|w513w\(11) & \tL|Data|ALU|Mux21~10_combout\)))) # (!\tL|Data|ALU|Mux21~11_combout\ & (((!\tL|Data|ALU|Mux21~10_combout\)) # 
-- (!\tL|Data|RegBMux|output[11]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~11_combout\,
	datab => \tL|Data|RegBMux|output[11]~27_combout\,
	datac => \tL|Data|ALU|Mult0|auto_generated|w513w\(11),
	datad => \tL|Data|ALU|Mux21~10_combout\,
	combout => \tL|Data|ALU|Mux20~1_combout\);

-- Location: LCCOMB_X36_Y13_N22
\tL|Data|ALU|Mux20~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux20~3_combout\ = (\tL|Data|ALU|Mux21~9_combout\ & ((\tL|Data|ALU|Mux20~1_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|w569w\(11)))) # (!\tL|Data|ALU|Mux20~1_combout\ & (\tL|Data|ALU|Mux20~2_combout\)))) # (!\tL|Data|ALU|Mux21~9_combout\ & 
-- (((\tL|Data|ALU|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~9_combout\,
	datab => \tL|Data|ALU|Mux20~2_combout\,
	datac => \tL|Data|ALU|Mult1|auto_generated|w569w\(11),
	datad => \tL|Data|ALU|Mux20~1_combout\,
	combout => \tL|Data|ALU|Mux20~3_combout\);

-- Location: LCCOMB_X36_Y13_N24
\tL|Data|ALU|Mux20~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux20~4_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux21~12_combout\ & (\tL|Data|ALU|Add0~58_combout\)) # (!\tL|Data|ALU|Mux21~12_combout\ & ((\tL|Data|ALU|Mux20~2_combout\))))) # (!\tL|Data|ALU|Mux21~13_combout\ & 
-- (\tL|Data|ALU|Mux21~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~13_combout\,
	datab => \tL|Data|ALU|Mux21~12_combout\,
	datac => \tL|Data|ALU|Add0~58_combout\,
	datad => \tL|Data|ALU|Mux20~2_combout\,
	combout => \tL|Data|ALU|Mux20~4_combout\);

-- Location: LCCOMB_X36_Y13_N6
\tL|Data|ALU|Mux20~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux20~5_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & (((\tL|Data|ALU|Mux20~4_combout\)))) # (!\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux20~4_combout\ & ((\tL|Data|ALU|Mux20~3_combout\))) # (!\tL|Data|ALU|Mux20~4_combout\ & 
-- (\tL|Data|ALU|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~8_combout\,
	datab => \tL|Data|ALU|Mux21~13_combout\,
	datac => \tL|Data|ALU|Mux20~3_combout\,
	datad => \tL|Data|ALU|Mux20~4_combout\,
	combout => \tL|Data|ALU|Mux20~5_combout\);

-- Location: LCCOMB_X36_Y13_N4
\tL|Data|ALU|Mux20~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux20~6_combout\ = (\tL|Data|ALU|Mux21~15_combout\ & (\tL|Data|ALU|ShiftRight1~28_combout\ & (\tL|Data|ALU|Mux21~31_combout\))) # (!\tL|Data|ALU|Mux21~15_combout\ & (((\tL|Data|ALU|Mux20~5_combout\) # (!\tL|Data|ALU|Mux21~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~15_combout\,
	datab => \tL|Data|ALU|ShiftRight1~28_combout\,
	datac => \tL|Data|ALU|Mux21~31_combout\,
	datad => \tL|Data|ALU|Mux20~5_combout\,
	combout => \tL|Data|ALU|Mux20~6_combout\);

-- Location: LCCOMB_X36_Y13_N14
\tL|Data|ALU|Mux20~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux20~7_combout\ = (\tL|Data|ALU|Mux21~16_combout\ & (((\tL|Data|ALU|Mux20~6_combout\)))) # (!\tL|Data|ALU|Mux21~16_combout\ & ((\tL|Data|RegBMux|output[11]~27_combout\ & ((\tL|Data|ALU|Mux20~6_combout\) # 
-- (!\tL|Data|RegAMux|output[11]~0_combout\))) # (!\tL|Data|RegBMux|output[11]~27_combout\ & ((\tL|Data|RegAMux|output[11]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[11]~27_combout\,
	datab => \tL|Data|ALU|Mux21~16_combout\,
	datac => \tL|Data|ALU|Mux20~6_combout\,
	datad => \tL|Data|RegAMux|output[11]~0_combout\,
	combout => \tL|Data|ALU|Mux20~7_combout\);

-- Location: LCCOMB_X37_Y17_N20
\tL|Data|ALU|Mux20~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux20~8_combout\ = (\tL|Data|ALU|Mux21~17_combout\ & (((\tL|Data|ALU|ShiftRight0~14_combout\)) # (!\tL|Data|ALU|Mux21~18_combout\))) # (!\tL|Data|ALU|Mux21~17_combout\ & (\tL|Data|ALU|Mux21~18_combout\ & ((\tL|Data|ALU|Mux20~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~17_combout\,
	datab => \tL|Data|ALU|Mux21~18_combout\,
	datac => \tL|Data|ALU|ShiftRight0~14_combout\,
	datad => \tL|Data|ALU|Mux20~7_combout\,
	combout => \tL|Data|ALU|Mux20~8_combout\);

-- Location: LCCOMB_X37_Y17_N24
\tL|Data|ALU|Mux20~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux20~9_combout\ = (\tL|Data|ALU|Mux21~8_combout\ & (((\tL|Data|ALU|Mux20~8_combout\)))) # (!\tL|Data|ALU|Mux21~8_combout\ & ((\tL|Data|ALU|Mux20~8_combout\ & ((\tL|Data|ALU|ShiftRight0~10_combout\))) # (!\tL|Data|ALU|Mux20~8_combout\ & 
-- (\tL|Data|ALU|ShiftRight0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~6_combout\,
	datab => \tL|Data|ALU|ShiftRight0~10_combout\,
	datac => \tL|Data|ALU|Mux21~8_combout\,
	datad => \tL|Data|ALU|Mux20~8_combout\,
	combout => \tL|Data|ALU|Mux20~9_combout\);

-- Location: LCCOMB_X37_Y17_N16
\tL|Data|RegFile|regs[31][11]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][11]~1_combout\ = (\tL|Data|ALU|Mux21~19_combout\ & ((\tL|Data|ALU|Mux20~9_combout\))) # (!\tL|Data|ALU|Mux21~19_combout\ & (\tL|Data|ALU|Mux20~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux20~0_combout\,
	datac => \tL|Data|ALU|Mux21~19_combout\,
	datad => \tL|Data|ALU|Mux20~9_combout\,
	combout => \tL|Data|RegFile|regs[31][11]~1_combout\);

-- Location: LCCOMB_X37_Y17_N4
\tL|Data|ALUOut|output[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUOut|output[11]~feeder_combout\ = \tL|Data|RegFile|regs[31][11]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][11]~1_combout\,
	combout => \tL|Data|ALUOut|output[11]~feeder_combout\);

-- Location: FF_X37_Y17_N5
\tL|Data|ALUOut|output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALUOut|output[11]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(11));

-- Location: FF_X37_Y17_N9
\tL|Data|ScuffedOut|output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|ALUOut|output\(11),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(11));

-- Location: LCCOMB_X36_Y12_N4
\tL|Data|PCReg|output[11]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[11]~19_combout\ = (\tL|Control|curr_state.branch_2~q\ & ((\tL|Data|ScuffedOut|output\(11)))) # (!\tL|Control|curr_state.branch_2~q\ & (\tL|Data|InstReg|out15_to_0\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datab => \tL|Data|ScuffedOut|output\(11),
	datad => \tL|Control|curr_state.branch_2~q\,
	combout => \tL|Data|PCReg|output[11]~19_combout\);

-- Location: FF_X36_Y12_N5
\tL|Data|PCReg|output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[11]~19_combout\,
	asdata => \tL|Data|RegFile|regs[31][11]~1_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Data|PCSourceMux|ALT_INV_Equal1~0_combout\,
	ena => \tL|Data|PCEnable~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(11));

-- Location: LCCOMB_X36_Y12_N26
\tL|Data|RegAMux|output[11]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[11]~0_combout\ = (\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(11))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|PCReg|output\(11),
	datac => \tL|Data|RegFile|rd_data0\(11),
	datad => \tL|Control|WideOr8~combout\,
	combout => \tL|Data|RegAMux|output[11]~0_combout\);

-- Location: LCCOMB_X34_Y12_N4
\tL|Data|ALU|Mux61~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux61~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~34_combout\))) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- (\tL|Data|ALU|Mult0|auto_generated|op_1~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output[19]~1_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Mult0|auto_generated|op_1~34_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|op_1~34_combout\,
	combout => \tL|Data|ALU|Mux61~0_combout\);

-- Location: FF_X34_Y12_N5
\tL|Data|RegHigh|output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux61~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(3));

-- Location: LCCOMB_X42_Y20_N8
\tL|Data|RegLow|output[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegLow|output[3]~feeder_combout\ = \tL|Data|ALU|Mux28~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|ALU|Mux28~12_combout\,
	combout => \tL|Data|RegLow|output[3]~feeder_combout\);

-- Location: FF_X42_Y20_N9
\tL|Data|RegLow|output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegLow|output[3]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(3));

-- Location: FF_X42_Y14_N31
\tL|Data|MemDataReg|output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[3]~11_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(3));

-- Location: LCCOMB_X42_Y20_N10
\tL|Data|MemtoRegMux|output[3]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[3]~23_combout\ = (\tL|Data|ALUMux|Equal1~0_combout\ & (((\tL|Data|MemtoRegMux|output[20]~0_combout\)))) # (!\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|MemtoRegMux|output[20]~0_combout\ & (\tL|Data|MemDataReg|output\(3))) # 
-- (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|ALU|Mux28~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUMux|Equal1~0_combout\,
	datab => \tL|Data|MemDataReg|output\(3),
	datac => \tL|Data|ALU|Mux28~12_combout\,
	datad => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	combout => \tL|Data|MemtoRegMux|output[3]~23_combout\);

-- Location: LCCOMB_X42_Y20_N12
\tL|Data|MemtoRegMux|output[3]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[3]~24_combout\ = (\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|MemtoRegMux|output[3]~23_combout\ & ((\tL|Data|RegLow|output\(3)))) # (!\tL|Data|MemtoRegMux|output[3]~23_combout\ & (\tL|Data|RegHigh|output\(3))))) # 
-- (!\tL|Data|ALUMux|Equal1~0_combout\ & (((\tL|Data|MemtoRegMux|output[3]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUMux|Equal1~0_combout\,
	datab => \tL|Data|RegHigh|output\(3),
	datac => \tL|Data|RegLow|output\(3),
	datad => \tL|Data|MemtoRegMux|output[3]~23_combout\,
	combout => \tL|Data|MemtoRegMux|output[3]~24_combout\);

-- Location: FF_X37_Y24_N31
\tL|Data|RegFile|regs[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][3]~q\);

-- Location: FF_X37_Y24_N9
\tL|Data|RegFile|regs[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][3]~q\);

-- Location: LCCOMB_X37_Y24_N8
\tL|Data|RegFile|Mux28~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux28~19_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[13][3]~q\) # ((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|regs[12][3]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[13][3]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[12][3]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux28~19_combout\);

-- Location: FF_X37_Y20_N15
\tL|Data|RegFile|regs[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][3]~q\);

-- Location: FF_X42_Y20_N13
\tL|Data|RegFile|regs[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][3]~q\);

-- Location: LCCOMB_X37_Y20_N14
\tL|Data|RegFile|Mux28~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux28~20_combout\ = (\tL|Data|RegFile|Mux28~19_combout\ & (((\tL|Data|RegFile|regs[15][3]~q\)) # (!\tL|Data|InstReg|out25_to_21\(1)))) # (!\tL|Data|RegFile|Mux28~19_combout\ & (\tL|Data|InstReg|out25_to_21\(1) & 
-- (\tL|Data|RegFile|regs[14][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux28~19_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[14][3]~q\,
	datad => \tL|Data|RegFile|regs[15][3]~q\,
	combout => \tL|Data|RegFile|Mux28~20_combout\);

-- Location: FF_X41_Y18_N21
\tL|Data|RegFile|regs[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][3]~q\);

-- Location: FF_X43_Y18_N5
\tL|Data|RegFile|regs[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][3]~q\);

-- Location: LCCOMB_X41_Y18_N20
\tL|Data|RegFile|Mux28~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux28~12_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0)) # ((\tL|Data|RegFile|regs[10][3]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(1) & (!\tL|Data|InstReg|out25_to_21\(0) & 
-- (\tL|Data|RegFile|regs[8][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[8][3]~q\,
	datad => \tL|Data|RegFile|regs[10][3]~q\,
	combout => \tL|Data|RegFile|Mux28~12_combout\);

-- Location: FF_X44_Y21_N27
\tL|Data|RegFile|regs[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][3]~q\);

-- Location: FF_X44_Y21_N29
\tL|Data|RegFile|regs[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][3]~q\);

-- Location: LCCOMB_X44_Y21_N26
\tL|Data|RegFile|Mux28~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux28~13_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux28~12_combout\ & (\tL|Data|RegFile|regs[11][3]~q\)) # (!\tL|Data|RegFile|Mux28~12_combout\ & ((\tL|Data|RegFile|regs[9][3]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|Mux28~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|Mux28~12_combout\,
	datac => \tL|Data|RegFile|regs[11][3]~q\,
	datad => \tL|Data|RegFile|regs[9][3]~q\,
	combout => \tL|Data|RegFile|Mux28~13_combout\);

-- Location: FF_X49_Y21_N31
\tL|Data|RegFile|regs[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][3]~q\);

-- Location: FF_X49_Y21_N5
\tL|Data|RegFile|regs[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][3]~q\);

-- Location: LCCOMB_X49_Y21_N4
\tL|Data|RegFile|Mux28~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux28~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|regs[2][3]~q\) # ((\tL|Data|RegFile|rd_data0[8]~4_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & (((\tL|Data|RegFile|regs[1][3]~q\ & 
-- !\tL|Data|RegFile|rd_data0[8]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[2][3]~q\,
	datab => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datac => \tL|Data|RegFile|regs[1][3]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	combout => \tL|Data|RegFile|Mux28~16_combout\);

-- Location: FF_X47_Y19_N21
\tL|Data|RegFile|regs[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][3]~q\);

-- Location: FF_X50_Y21_N27
\tL|Data|RegFile|regs[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][3]~q\);

-- Location: FF_X50_Y21_N13
\tL|Data|RegFile|regs[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][3]~q\);

-- Location: LCCOMB_X50_Y21_N12
\tL|Data|RegFile|Mux28~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux28~14_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|regs[5][3]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[4][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[5][3]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[4][3]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux28~14_combout\);

-- Location: FF_X47_Y21_N31
\tL|Data|RegFile|regs[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][3]~q\);

-- Location: FF_X47_Y21_N9
\tL|Data|RegFile|regs[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][3]~q\);

-- Location: LCCOMB_X47_Y21_N30
\tL|Data|RegFile|Mux28~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux28~15_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux28~14_combout\ & (\tL|Data|RegFile|regs[7][3]~q\)) # (!\tL|Data|RegFile|Mux28~14_combout\ & ((\tL|Data|RegFile|regs[6][3]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|Mux28~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|Mux28~14_combout\,
	datac => \tL|Data|RegFile|regs[7][3]~q\,
	datad => \tL|Data|RegFile|regs[6][3]~q\,
	combout => \tL|Data|RegFile|Mux28~15_combout\);

-- Location: LCCOMB_X47_Y19_N20
\tL|Data|RegFile|Mux28~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux28~17_combout\ = (\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|Mux28~16_combout\ & (\tL|Data|RegFile|regs[3][3]~q\)) # (!\tL|Data|RegFile|Mux28~16_combout\ & ((\tL|Data|RegFile|Mux28~15_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & (\tL|Data|RegFile|Mux28~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	datab => \tL|Data|RegFile|Mux28~16_combout\,
	datac => \tL|Data|RegFile|regs[3][3]~q\,
	datad => \tL|Data|RegFile|Mux28~15_combout\,
	combout => \tL|Data|RegFile|Mux28~17_combout\);

-- Location: LCCOMB_X44_Y21_N4
\tL|Data|RegFile|Mux28~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux28~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~2_combout\ & (((\tL|Data|RegFile|rd_data0[8]~3_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & ((\tL|Data|RegFile|rd_data0[8]~3_combout\ & (\tL|Data|RegFile|Mux28~13_combout\)) 
-- # (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & ((\tL|Data|RegFile|Mux28~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux28~13_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datac => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datad => \tL|Data|RegFile|Mux28~17_combout\,
	combout => \tL|Data|RegFile|Mux28~18_combout\);

-- Location: FF_X37_Y23_N9
\tL|Data|RegFile|regs[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][3]~q\);

-- Location: FF_X37_Y23_N19
\tL|Data|RegFile|regs[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][3]~q\);

-- Location: FF_X39_Y23_N13
\tL|Data|RegFile|regs[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][3]~q\);

-- Location: FF_X39_Y23_N27
\tL|Data|RegFile|regs[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][3]~q\);

-- Location: LCCOMB_X39_Y23_N26
\tL|Data|RegFile|Mux28~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux28~4_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[25][3]~q\) # ((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|regs[17][3]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[25][3]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[17][3]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux28~4_combout\);

-- Location: LCCOMB_X37_Y23_N18
\tL|Data|RegFile|Mux28~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux28~5_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux28~4_combout\ & ((\tL|Data|RegFile|regs[29][3]~q\))) # (!\tL|Data|RegFile|Mux28~4_combout\ & (\tL|Data|RegFile|regs[21][3]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[21][3]~q\,
	datac => \tL|Data|RegFile|regs[29][3]~q\,
	datad => \tL|Data|RegFile|Mux28~4_combout\,
	combout => \tL|Data|RegFile|Mux28~5_combout\);

-- Location: FF_X40_Y24_N11
\tL|Data|RegFile|regs[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][3]~q\);

-- Location: FF_X40_Y24_N1
\tL|Data|RegFile|regs[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][3]~q\);

-- Location: LCCOMB_X40_Y24_N10
\tL|Data|RegFile|Mux28~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux28~6_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|InstReg|out25_to_21\(3))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[24][3]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[16][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[16][3]~q\,
	datad => \tL|Data|RegFile|regs[24][3]~q\,
	combout => \tL|Data|RegFile|Mux28~6_combout\);

-- Location: FF_X43_Y25_N17
\tL|Data|RegFile|regs[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][3]~q\);

-- Location: FF_X43_Y25_N23
\tL|Data|RegFile|regs[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][3]~q\);

-- Location: LCCOMB_X43_Y25_N22
\tL|Data|RegFile|Mux28~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux28~7_combout\ = (\tL|Data|RegFile|Mux28~6_combout\ & (((\tL|Data|RegFile|regs[28][3]~q\) # (!\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|RegFile|Mux28~6_combout\ & (\tL|Data|RegFile|regs[20][3]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux28~6_combout\,
	datab => \tL|Data|RegFile|regs[20][3]~q\,
	datac => \tL|Data|RegFile|regs[28][3]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux28~7_combout\);

-- Location: LCCOMB_X43_Y25_N10
\tL|Data|RegFile|Mux28~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux28~8_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux28~5_combout\) # ((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux28~7_combout\ & 
-- !\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux28~5_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|Mux28~7_combout\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux28~8_combout\);

-- Location: FF_X40_Y25_N25
\tL|Data|RegFile|regs[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][3]~q\);

-- Location: FF_X40_Y25_N27
\tL|Data|RegFile|regs[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][3]~q\);

-- Location: LCCOMB_X40_Y25_N26
\tL|Data|RegFile|Mux28~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux28~2_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[22][3]~q\) # ((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|regs[18][3]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[22][3]~q\,
	datac => \tL|Data|RegFile|regs[18][3]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux28~2_combout\);

-- Location: FF_X41_Y26_N21
\tL|Data|RegFile|regs[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][3]~q\);

-- Location: FF_X41_Y26_N3
\tL|Data|RegFile|regs[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][3]~q\);

-- Location: LCCOMB_X41_Y26_N20
\tL|Data|RegFile|Mux28~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux28~3_combout\ = (\tL|Data|RegFile|Mux28~2_combout\ & (((\tL|Data|RegFile|regs[30][3]~q\)) # (!\tL|Data|InstReg|out25_to_21\(3)))) # (!\tL|Data|RegFile|Mux28~2_combout\ & (\tL|Data|InstReg|out25_to_21\(3) & 
-- (\tL|Data|RegFile|regs[26][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux28~2_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[26][3]~q\,
	datad => \tL|Data|RegFile|regs[30][3]~q\,
	combout => \tL|Data|RegFile|Mux28~3_combout\);

-- Location: FF_X41_Y23_N1
\tL|Data|RegFile|regs[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][3]~q\);

-- Location: FF_X41_Y23_N7
\tL|Data|RegFile|regs[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][3]~q\);

-- Location: LCCOMB_X41_Y23_N6
\tL|Data|RegFile|Mux28~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux28~9_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[23][3]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[19][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[23][3]~q\,
	datac => \tL|Data|RegFile|regs[19][3]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux28~9_combout\);

-- Location: FF_X46_Y21_N19
\tL|Data|RegFile|regs[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][3]~q\);

-- Location: LCCOMB_X41_Y19_N0
\tL|Data|RegFile|regs~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs~24_combout\ = (\tL|Control|curr_state.jal_2~q\ & (\tL|Data|ALU|Mux28~12_combout\)) # (!\tL|Control|curr_state.jal_2~q\ & ((\tL|Data|MemtoRegMux|output[3]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.jal_2~q\,
	datac => \tL|Data|ALU|Mux28~12_combout\,
	datad => \tL|Data|MemtoRegMux|output[3]~24_combout\,
	combout => \tL|Data|RegFile|regs~24_combout\);

-- Location: FF_X41_Y19_N1
\tL|Data|RegFile|regs[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][3]~q\);

-- Location: LCCOMB_X46_Y21_N18
\tL|Data|RegFile|Mux28~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux28~10_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|Mux28~9_combout\ & ((\tL|Data|RegFile|regs[31][3]~q\))) # (!\tL|Data|RegFile|Mux28~9_combout\ & (\tL|Data|RegFile|regs[27][3]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|Mux28~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|Mux28~9_combout\,
	datac => \tL|Data|RegFile|regs[27][3]~q\,
	datad => \tL|Data|RegFile|regs[31][3]~q\,
	combout => \tL|Data|RegFile|Mux28~10_combout\);

-- Location: LCCOMB_X44_Y21_N10
\tL|Data|RegFile|Mux28~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux28~11_combout\ = (\tL|Data|RegFile|Mux28~8_combout\ & (((\tL|Data|RegFile|Mux28~10_combout\)) # (!\tL|Data|InstReg|out25_to_21\(1)))) # (!\tL|Data|RegFile|Mux28~8_combout\ & (\tL|Data|InstReg|out25_to_21\(1) & 
-- (\tL|Data|RegFile|Mux28~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux28~8_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|Mux28~3_combout\,
	datad => \tL|Data|RegFile|Mux28~10_combout\,
	combout => \tL|Data|RegFile|Mux28~11_combout\);

-- Location: LCCOMB_X44_Y21_N18
\tL|Data|RegFile|Mux28~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux28~21_combout\ = (\tL|Data|RegFile|rd_data0[8]~2_combout\ & ((\tL|Data|RegFile|Mux28~18_combout\ & (\tL|Data|RegFile|Mux28~20_combout\)) # (!\tL|Data|RegFile|Mux28~18_combout\ & ((\tL|Data|RegFile|Mux28~11_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & (((\tL|Data|RegFile|Mux28~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux28~20_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datac => \tL|Data|RegFile|Mux28~18_combout\,
	datad => \tL|Data|RegFile|Mux28~11_combout\,
	combout => \tL|Data|RegFile|Mux28~21_combout\);

-- Location: LCCOMB_X38_Y12_N12
\tL|Data|RegFile|Mux28~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux28~22_combout\ = (\tL|Data|RegFile|Mux28~21_combout\ & ((\tL|Data|RegFile|rd_data0[8]~6_combout\) # ((\tL|Data|InstReg|out25_to_21\(0)) # (\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux28~21_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	datac => \tL|Data|InstReg|out25_to_21\(0),
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux28~22_combout\);

-- Location: FF_X38_Y12_N13
\tL|Data|RegFile|rd_data0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux28~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(3));

-- Location: FF_X38_Y11_N27
\tL|Data|ALUOut|output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux28~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(3));

-- Location: FF_X38_Y11_N23
\tL|Data|ScuffedOut|output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|ALUOut|output\(3),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(3));

-- Location: LCCOMB_X35_Y14_N28
\tL|Data|PCReg|output[3]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[3]~27_combout\ = (\tL|Control|curr_state.branch_2~q\ & ((\tL|Data|ScuffedOut|output\(3)))) # (!\tL|Control|curr_state.branch_2~q\ & (\tL|Data|InstReg|out15_to_0\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(1),
	datab => \tL|Control|curr_state.branch_2~q\,
	datad => \tL|Data|ScuffedOut|output\(3),
	combout => \tL|Data|PCReg|output[3]~27_combout\);

-- Location: FF_X35_Y14_N29
\tL|Data|PCReg|output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[3]~27_combout\,
	asdata => \tL|Data|ALU|Mux28~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Data|PCSourceMux|ALT_INV_Equal1~0_combout\,
	ena => \tL|Data|PCEnable~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(3));

-- Location: LCCOMB_X38_Y12_N30
\tL|Data|RegAMux|output[3]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[3]~8_combout\ = (\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(3)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0\(3),
	datac => \tL|Control|WideOr8~combout\,
	datad => \tL|Data|PCReg|output\(3),
	combout => \tL|Data|RegAMux|output[3]~8_combout\);

-- Location: LCCOMB_X36_Y13_N18
\tL|Data|ALU|Mux18~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux18~1_combout\ = (\tL|Data|ALU|Mux21~10_combout\ & ((\tL|Data|ALU|Mux21~11_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|w513w\(13)))) # (!\tL|Data|ALU|Mux21~11_combout\ & (!\tL|Data|RegBMux|output[13]~47_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~10_combout\ & (((!\tL|Data|ALU|Mux21~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[13]~47_combout\,
	datab => \tL|Data|ALU|Mux21~10_combout\,
	datac => \tL|Data|ALU|Mux21~11_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|w513w\(13),
	combout => \tL|Data|ALU|Mux18~1_combout\);

-- Location: LCCOMB_X36_Y13_N26
\tL|Data|ALU|Mux18~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux18~3_combout\ = (\tL|Data|ALU|Mux21~9_combout\ & ((\tL|Data|ALU|Mux18~1_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|w569w\(13)))) # (!\tL|Data|ALU|Mux18~1_combout\ & (\tL|Data|ALU|Mux18~2_combout\)))) # (!\tL|Data|ALU|Mux21~9_combout\ & 
-- (((\tL|Data|ALU|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~9_combout\,
	datab => \tL|Data|ALU|Mux18~2_combout\,
	datac => \tL|Data|ALU|Mult1|auto_generated|w569w\(13),
	datad => \tL|Data|ALU|Mux18~1_combout\,
	combout => \tL|Data|ALU|Mux18~3_combout\);

-- Location: LCCOMB_X42_Y10_N14
\tL|Data|ALU|Add0~114\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~114_combout\ = (\tL|Data|RegAMux|output[13]~32_combout\ & (((!\tL|Data|ALUCtrl|Mux15~2_combout\) # (!\tL|Data|ALUCtrl|Mux17~3_combout\)) # (!\tL|Data|ALUCtrl|Mux13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[13]~32_combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datad => \tL|Data|ALUCtrl|Mux15~2_combout\,
	combout => \tL|Data|ALU|Add0~114_combout\);

-- Location: LCCOMB_X41_Y10_N12
\tL|Data|ALU|Add0~115\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~115_combout\ = ((\tL|Data|ALU|Add0~113_combout\ $ (\tL|Data|ALU|Add0~114_combout\ $ (!\tL|Data|ALU|Add0~65\)))) # (GND)
-- \tL|Data|ALU|Add0~116\ = CARRY((\tL|Data|ALU|Add0~113_combout\ & ((\tL|Data|ALU|Add0~114_combout\) # (!\tL|Data|ALU|Add0~65\))) # (!\tL|Data|ALU|Add0~113_combout\ & (\tL|Data|ALU|Add0~114_combout\ & !\tL|Data|ALU|Add0~65\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~113_combout\,
	datab => \tL|Data|ALU|Add0~114_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~65\,
	combout => \tL|Data|ALU|Add0~115_combout\,
	cout => \tL|Data|ALU|Add0~116\);

-- Location: LCCOMB_X36_Y13_N20
\tL|Data|ALU|Mux18~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux18~4_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux21~12_combout\ & ((\tL|Data|ALU|Add0~115_combout\))) # (!\tL|Data|ALU|Mux21~12_combout\ & (\tL|Data|ALU|Mux18~2_combout\)))) # (!\tL|Data|ALU|Mux21~13_combout\ & 
-- (\tL|Data|ALU|Mux21~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~13_combout\,
	datab => \tL|Data|ALU|Mux21~12_combout\,
	datac => \tL|Data|ALU|Mux18~2_combout\,
	datad => \tL|Data|ALU|Add0~115_combout\,
	combout => \tL|Data|ALU|Mux18~4_combout\);

-- Location: LCCOMB_X36_Y13_N10
\tL|Data|ALU|Mux18~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux18~5_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & (((\tL|Data|ALU|Mux18~4_combout\)))) # (!\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux18~4_combout\ & ((\tL|Data|ALU|Mux18~3_combout\))) # (!\tL|Data|ALU|Mux18~4_combout\ & 
-- (\tL|Data|ALU|Add0~206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~13_combout\,
	datab => \tL|Data|ALU|Add0~206_combout\,
	datac => \tL|Data|ALU|Mux18~3_combout\,
	datad => \tL|Data|ALU|Mux18~4_combout\,
	combout => \tL|Data|ALU|Mux18~5_combout\);

-- Location: LCCOMB_X36_Y13_N28
\tL|Data|ALU|Mux18~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux18~6_combout\ = (\tL|Data|ALU|Mux21~15_combout\ & (\tL|Data|ALU|ShiftRight1~86_combout\ & (\tL|Data|ALU|Mux21~31_combout\))) # (!\tL|Data|ALU|Mux21~15_combout\ & (((\tL|Data|ALU|Mux18~5_combout\) # (!\tL|Data|ALU|Mux21~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~15_combout\,
	datab => \tL|Data|ALU|ShiftRight1~86_combout\,
	datac => \tL|Data|ALU|Mux21~31_combout\,
	datad => \tL|Data|ALU|Mux18~5_combout\,
	combout => \tL|Data|ALU|Mux18~6_combout\);

-- Location: LCCOMB_X36_Y13_N30
\tL|Data|ALU|Mux18~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux18~7_combout\ = (\tL|Data|ALU|Mux21~16_combout\ & (((\tL|Data|ALU|Mux18~6_combout\)))) # (!\tL|Data|ALU|Mux21~16_combout\ & ((\tL|Data|RegBMux|output[13]~47_combout\ & ((\tL|Data|ALU|Mux18~6_combout\) # 
-- (!\tL|Data|RegAMux|output[13]~32_combout\))) # (!\tL|Data|RegBMux|output[13]~47_combout\ & (\tL|Data|RegAMux|output[13]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[13]~47_combout\,
	datab => \tL|Data|ALU|Mux21~16_combout\,
	datac => \tL|Data|RegAMux|output[13]~32_combout\,
	datad => \tL|Data|ALU|Mux18~6_combout\,
	combout => \tL|Data|ALU|Mux18~7_combout\);

-- Location: LCCOMB_X37_Y12_N10
\tL|Data|ALU|Mux18~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux18~8_combout\ = (\tL|Data|ALU|Mux21~18_combout\ & ((\tL|Data|ALU|Mux21~17_combout\ & (\tL|Data|ALU|ShiftRight0~99_combout\)) # (!\tL|Data|ALU|Mux21~17_combout\ & ((\tL|Data|ALU|Mux18~7_combout\))))) # (!\tL|Data|ALU|Mux21~18_combout\ & 
-- (((\tL|Data|ALU|Mux21~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~99_combout\,
	datab => \tL|Data|ALU|Mux21~18_combout\,
	datac => \tL|Data|ALU|Mux18~7_combout\,
	datad => \tL|Data|ALU|Mux21~17_combout\,
	combout => \tL|Data|ALU|Mux18~8_combout\);

-- Location: LCCOMB_X37_Y12_N28
\tL|Data|ALU|Mux18~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux18~9_combout\ = (\tL|Data|ALU|Mux21~8_combout\ & (((\tL|Data|ALU|Mux18~8_combout\)))) # (!\tL|Data|ALU|Mux21~8_combout\ & ((\tL|Data|ALU|Mux18~8_combout\ & (\tL|Data|ALU|ShiftRight0~56_combout\)) # (!\tL|Data|ALU|Mux18~8_combout\ & 
-- ((\tL|Data|ALU|ShiftRight0~55_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~56_combout\,
	datab => \tL|Data|ALU|Mux21~8_combout\,
	datac => \tL|Data|ALU|ShiftRight0~55_combout\,
	datad => \tL|Data|ALU|Mux18~8_combout\,
	combout => \tL|Data|ALU|Mux18~9_combout\);

-- Location: LCCOMB_X37_Y12_N30
\tL|Data|RegFile|regs[31][13]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][13]~10_combout\ = (\tL|Data|ALU|Mux21~19_combout\ & ((\tL|Data|ALU|Mux18~9_combout\))) # (!\tL|Data|ALU|Mux21~19_combout\ & (\tL|Data|ALU|Mux18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux18~0_combout\,
	datac => \tL|Data|ALU|Mux21~19_combout\,
	datad => \tL|Data|ALU|Mux18~9_combout\,
	combout => \tL|Data|RegFile|regs[31][13]~10_combout\);

-- Location: LCCOMB_X42_Y20_N2
\tL|Data|RegLow|output[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegLow|output[13]~feeder_combout\ = \tL|Data|RegFile|regs[31][13]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][13]~10_combout\,
	combout => \tL|Data|RegLow|output[13]~feeder_combout\);

-- Location: FF_X42_Y20_N3
\tL|Data|RegLow|output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegLow|output[13]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(13));

-- Location: LCCOMB_X29_Y14_N24
\tL|Data|ALU|Mult1|auto_generated|add9_result[27]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[27]~54_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT9\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT27\ & (\tL|Data|ALU|Mult1|auto_generated|add9_result[26]~53\ & VCC)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT27\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[26]~53\)))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT9\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT27\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[26]~53\)) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT27\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[26]~53\) # (GND)))))
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[27]~55\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT9\ & (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT27\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[26]~53\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT9\ & ((!\tL|Data|ALU|Mult1|auto_generated|add9_result[26]~53\) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT9\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT27\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[26]~53\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[27]~54_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[27]~55\);

-- Location: LCCOMB_X30_Y14_N24
\tL|Data|ALU|Mult1|auto_generated|op_1~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~54_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT27\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[27]~54_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~53\ & VCC)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[27]~54_combout\ & (!\tL|Data|ALU|Mult1|auto_generated|op_1~53\)))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT27\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[27]~54_combout\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|op_1~53\)) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[27]~54_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~53\) # (GND)))))
-- \tL|Data|ALU|Mult1|auto_generated|op_1~55\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT27\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[27]~54_combout\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~53\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT27\ & ((!\tL|Data|ALU|Mult1|auto_generated|op_1~53\) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[27]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT27\,
	datab => \tL|Data|ALU|Mult1|auto_generated|add9_result[27]~54_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~53\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~54_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~55\);

-- Location: LCCOMB_X47_Y11_N6
\tL|Data|ALU|Mult0|auto_generated|add9_result[27]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[27]~54_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT27\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT9\ & (\tL|Data|ALU|Mult0|auto_generated|add9_result[26]~53\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT9\ & (!\tL|Data|ALU|Mult0|auto_generated|add9_result[26]~53\)))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT27\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT9\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[26]~53\)) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT9\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[26]~53\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[27]~55\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT27\ & (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT9\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[26]~53\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT27\ & ((!\tL|Data|ALU|Mult0|auto_generated|add9_result[26]~53\) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT27\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT9\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[26]~53\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[27]~54_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[27]~55\);

-- Location: LCCOMB_X46_Y12_N24
\tL|Data|ALU|Mult0|auto_generated|op_1~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~54_combout\ = (\tL|Data|ALU|Mult0|auto_generated|add9_result[27]~54_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT27\ & (\tL|Data|ALU|Mult0|auto_generated|op_1~53\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT27\ & (!\tL|Data|ALU|Mult0|auto_generated|op_1~53\)))) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[27]~54_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT27\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|op_1~53\)) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT27\ & ((\tL|Data|ALU|Mult0|auto_generated|op_1~53\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|op_1~55\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|add9_result[27]~54_combout\ & (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT27\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~53\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[27]~54_combout\ & ((!\tL|Data|ALU|Mult0|auto_generated|op_1~53\) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|add9_result[27]~54_combout\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT27\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~53\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~54_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~55\);

-- Location: LCCOMB_X34_Y14_N16
\tL|Data|ALU|Mux51~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux51~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~54_combout\)) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- ((\tL|Data|ALU|Mult0|auto_generated|op_1~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output[19]~1_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Mult1|auto_generated|op_1~54_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|op_1~54_combout\,
	combout => \tL|Data|ALU|Mux51~0_combout\);

-- Location: FF_X34_Y14_N17
\tL|Data|RegHigh|output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux51~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(13));

-- Location: LCCOMB_X42_Y20_N0
\tL|Data|MemtoRegMux|output[13]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[13]~37_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & (((\tL|Data|ALUMux|Equal1~0_combout\)))) # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|ALUMux|Equal1~0_combout\ & (\tL|Data|RegHigh|output\(13))) # 
-- (!\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|RegFile|regs[31][13]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datab => \tL|Data|RegHigh|output\(13),
	datac => \tL|Data|ALUMux|Equal1~0_combout\,
	datad => \tL|Data|RegFile|regs[31][13]~10_combout\,
	combout => \tL|Data|MemtoRegMux|output[13]~37_combout\);

-- Location: LCCOMB_X42_Y20_N26
\tL|Data|MemtoRegMux|output[13]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[13]~38_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|MemtoRegMux|output[13]~37_combout\ & ((\tL|Data|RegLow|output\(13)))) # (!\tL|Data|MemtoRegMux|output[13]~37_combout\ & 
-- (\tL|Data|MemDataReg|output\(13))))) # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & (((\tL|Data|MemtoRegMux|output[13]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemDataReg|output\(13),
	datab => \tL|Data|RegLow|output\(13),
	datac => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datad => \tL|Data|MemtoRegMux|output[13]~37_combout\,
	combout => \tL|Data|MemtoRegMux|output[13]~38_combout\);

-- Location: FF_X39_Y18_N15
\tL|Data|RegFile|regs[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][13]~q\);

-- Location: FF_X46_Y18_N23
\tL|Data|RegFile|regs[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][13]~q\);

-- Location: LCCOMB_X46_Y18_N22
\tL|Data|RegFile|Mux18~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux18~19_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[14][13]~q\) # ((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|regs[12][13]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|regs[14][13]~q\,
	datac => \tL|Data|RegFile|regs[12][13]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux18~19_combout\);

-- Location: FF_X42_Y20_N27
\tL|Data|RegFile|regs[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][13]~q\);

-- Location: FF_X42_Y18_N23
\tL|Data|RegFile|regs[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][13]~q\);

-- Location: LCCOMB_X42_Y18_N22
\tL|Data|RegFile|Mux18~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux18~20_combout\ = (\tL|Data|RegFile|Mux18~19_combout\ & ((\tL|Data|RegFile|regs[15][13]~q\) # ((!\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|RegFile|Mux18~19_combout\ & (((\tL|Data|RegFile|regs[13][13]~q\ & 
-- \tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux18~19_combout\,
	datab => \tL|Data|RegFile|regs[15][13]~q\,
	datac => \tL|Data|RegFile|regs[13][13]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux18~20_combout\);

-- Location: FF_X43_Y18_N23
\tL|Data|RegFile|regs[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][13]~q\);

-- Location: FF_X44_Y18_N13
\tL|Data|RegFile|regs[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][13]~q\);

-- Location: FF_X44_Y18_N11
\tL|Data|RegFile|regs[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][13]~q\);

-- Location: LCCOMB_X44_Y18_N12
\tL|Data|RegFile|Mux18~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux18~2_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|InstReg|out25_to_21\(0))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[9][13]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|regs[8][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[8][13]~q\,
	datad => \tL|Data|RegFile|regs[9][13]~q\,
	combout => \tL|Data|RegFile|Mux18~2_combout\);

-- Location: FF_X43_Y18_N29
\tL|Data|RegFile|regs[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][13]~q\);

-- Location: LCCOMB_X43_Y18_N28
\tL|Data|RegFile|Mux18~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux18~3_combout\ = (\tL|Data|RegFile|Mux18~2_combout\ & (((\tL|Data|RegFile|regs[11][13]~q\) # (!\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|RegFile|Mux18~2_combout\ & (\tL|Data|RegFile|regs[10][13]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[10][13]~q\,
	datab => \tL|Data|RegFile|Mux18~2_combout\,
	datac => \tL|Data|RegFile|regs[11][13]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux18~3_combout\);

-- Location: FF_X47_Y18_N15
\tL|Data|RegFile|regs[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][13]~q\);

-- Location: FF_X47_Y18_N17
\tL|Data|RegFile|regs[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][13]~q\);

-- Location: FF_X43_Y17_N1
\tL|Data|RegFile|regs[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][13]~q\);

-- Location: FF_X47_Y17_N9
\tL|Data|RegFile|regs[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][13]~q\);

-- Location: LCCOMB_X46_Y17_N28
\tL|Data|RegFile|regs[6][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[6][13]~feeder_combout\ = \tL|Data|MemtoRegMux|output[13]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	combout => \tL|Data|RegFile|regs[6][13]~feeder_combout\);

-- Location: FF_X46_Y17_N29
\tL|Data|RegFile|regs[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[6][13]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][13]~q\);

-- Location: FF_X43_Y17_N31
\tL|Data|RegFile|regs[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][13]~q\);

-- Location: LCCOMB_X43_Y17_N14
\tL|Data|RegFile|Mux18~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux18~14_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[6][13]~q\) # ((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|regs[4][13]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[6][13]~q\,
	datab => \tL|Data|RegFile|regs[4][13]~q\,
	datac => \tL|Data|InstReg|out25_to_21\(1),
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux18~14_combout\);

-- Location: LCCOMB_X47_Y17_N8
\tL|Data|RegFile|Mux18~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux18~15_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux18~14_combout\ & ((\tL|Data|RegFile|regs[7][13]~q\))) # (!\tL|Data|RegFile|Mux18~14_combout\ & (\tL|Data|RegFile|regs[5][13]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux18~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[5][13]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[7][13]~q\,
	datad => \tL|Data|RegFile|Mux18~14_combout\,
	combout => \tL|Data|RegFile|Mux18~15_combout\);

-- Location: LCCOMB_X47_Y18_N16
\tL|Data|RegFile|Mux18~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux18~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~5_combout\ & (\tL|Data|RegFile|rd_data0[8]~4_combout\)) # (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|Mux18~15_combout\))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & (\tL|Data|RegFile|regs[1][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	datac => \tL|Data|RegFile|regs[1][13]~q\,
	datad => \tL|Data|RegFile|Mux18~15_combout\,
	combout => \tL|Data|RegFile|Mux18~16_combout\);

-- Location: FF_X46_Y18_N21
\tL|Data|RegFile|regs[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][13]~q\);

-- Location: LCCOMB_X46_Y18_N20
\tL|Data|RegFile|Mux18~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux18~17_combout\ = (\tL|Data|RegFile|Mux18~16_combout\ & (((\tL|Data|RegFile|regs[3][13]~q\) # (!\tL|Data|RegFile|rd_data0[8]~5_combout\)))) # (!\tL|Data|RegFile|Mux18~16_combout\ & (\tL|Data|RegFile|regs[2][13]~q\ & 
-- ((\tL|Data|RegFile|rd_data0[8]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[2][13]~q\,
	datab => \tL|Data|RegFile|Mux18~16_combout\,
	datac => \tL|Data|RegFile|regs[3][13]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	combout => \tL|Data|RegFile|Mux18~17_combout\);

-- Location: FF_X39_Y20_N1
\tL|Data|RegFile|regs[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][13]~q\);

-- Location: FF_X39_Y20_N11
\tL|Data|RegFile|regs[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][13]~q\);

-- Location: LCCOMB_X39_Y20_N10
\tL|Data|RegFile|Mux18~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux18~11_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[23][13]~q\) # ((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|regs[19][13]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[23][13]~q\,
	datac => \tL|Data|RegFile|regs[19][13]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux18~11_combout\);

-- Location: FF_X42_Y22_N9
\tL|Data|RegFile|regs[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][13]~q\);

-- Location: LCCOMB_X41_Y19_N10
\tL|Data|RegFile|regs[31][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][13]~feeder_combout\ = \tL|Data|RegFile|regs[31][13]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][13]~10_combout\,
	combout => \tL|Data|RegFile|regs[31][13]~feeder_combout\);

-- Location: FF_X41_Y19_N11
\tL|Data|RegFile|regs[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][13]~feeder_combout\,
	asdata => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Control|ALT_INV_curr_state.jal_2~q\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][13]~q\);

-- Location: LCCOMB_X42_Y22_N8
\tL|Data|RegFile|Mux18~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux18~12_combout\ = (\tL|Data|RegFile|Mux18~11_combout\ & (((\tL|Data|RegFile|regs[31][13]~q\)) # (!\tL|Data|InstReg|out25_to_21\(3)))) # (!\tL|Data|RegFile|Mux18~11_combout\ & (\tL|Data|InstReg|out25_to_21\(3) & 
-- (\tL|Data|RegFile|regs[27][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux18~11_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[27][13]~q\,
	datad => \tL|Data|RegFile|regs[31][13]~q\,
	combout => \tL|Data|RegFile|Mux18~12_combout\);

-- Location: FF_X38_Y19_N17
\tL|Data|RegFile|regs[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][13]~q\);

-- Location: FF_X38_Y19_N3
\tL|Data|RegFile|regs[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][13]~q\);

-- Location: FF_X41_Y21_N29
\tL|Data|RegFile|regs[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][13]~q\);

-- Location: FF_X41_Y21_N11
\tL|Data|RegFile|regs[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][13]~q\);

-- Location: LCCOMB_X41_Y21_N10
\tL|Data|RegFile|Mux18~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux18~4_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[25][13]~q\) # ((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|regs[17][13]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[25][13]~q\,
	datac => \tL|Data|RegFile|regs[17][13]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux18~4_combout\);

-- Location: LCCOMB_X38_Y19_N2
\tL|Data|RegFile|Mux18~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux18~5_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux18~4_combout\ & ((\tL|Data|RegFile|regs[29][13]~q\))) # (!\tL|Data|RegFile|Mux18~4_combout\ & (\tL|Data|RegFile|regs[21][13]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|Mux18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[21][13]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[29][13]~q\,
	datad => \tL|Data|RegFile|Mux18~4_combout\,
	combout => \tL|Data|RegFile|Mux18~5_combout\);

-- Location: FF_X42_Y24_N31
\tL|Data|RegFile|regs[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][13]~q\);

-- Location: FF_X42_Y24_N1
\tL|Data|RegFile|regs[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][13]~q\);

-- Location: LCCOMB_X42_Y24_N0
\tL|Data|RegFile|Mux18~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux18~8_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|regs[24][13]~q\) # (\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[16][13]~q\ & 
-- ((!\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[16][13]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[24][13]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux18~8_combout\);

-- Location: FF_X43_Y20_N19
\tL|Data|RegFile|regs[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][13]~q\);

-- Location: FF_X43_Y20_N29
\tL|Data|RegFile|regs[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][13]~q\);

-- Location: LCCOMB_X43_Y20_N18
\tL|Data|RegFile|Mux18~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux18~9_combout\ = (\tL|Data|RegFile|Mux18~8_combout\ & (((\tL|Data|RegFile|regs[28][13]~q\)) # (!\tL|Data|InstReg|out25_to_21\(2)))) # (!\tL|Data|RegFile|Mux18~8_combout\ & (\tL|Data|InstReg|out25_to_21\(2) & 
-- ((\tL|Data|RegFile|regs[20][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux18~8_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[28][13]~q\,
	datad => \tL|Data|RegFile|regs[20][13]~q\,
	combout => \tL|Data|RegFile|Mux18~9_combout\);

-- Location: FF_X46_Y24_N3
\tL|Data|RegFile|regs[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][13]~q\);

-- Location: FF_X46_Y24_N21
\tL|Data|RegFile|regs[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][13]~q\);

-- Location: LCCOMB_X46_Y24_N20
\tL|Data|RegFile|Mux18~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux18~6_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[22][13]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[18][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[18][13]~q\,
	datac => \tL|Data|RegFile|regs[22][13]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux18~6_combout\);

-- Location: FF_X45_Y24_N9
\tL|Data|RegFile|regs[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][13]~q\);

-- Location: FF_X45_Y24_N31
\tL|Data|RegFile|regs[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[13]~38_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][13]~q\);

-- Location: LCCOMB_X45_Y24_N30
\tL|Data|RegFile|Mux18~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux18~7_combout\ = (\tL|Data|RegFile|Mux18~6_combout\ & (((\tL|Data|RegFile|regs[30][13]~q\) # (!\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|RegFile|Mux18~6_combout\ & (\tL|Data|RegFile|regs[26][13]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux18~6_combout\,
	datab => \tL|Data|RegFile|regs[26][13]~q\,
	datac => \tL|Data|RegFile|regs[30][13]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux18~7_combout\);

-- Location: LCCOMB_X43_Y22_N28
\tL|Data|RegFile|Mux18~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux18~10_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0)) # ((\tL|Data|RegFile|Mux18~7_combout\)))) # (!\tL|Data|InstReg|out25_to_21\(1) & (!\tL|Data|InstReg|out25_to_21\(0) & 
-- (\tL|Data|RegFile|Mux18~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|Mux18~9_combout\,
	datad => \tL|Data|RegFile|Mux18~7_combout\,
	combout => \tL|Data|RegFile|Mux18~10_combout\);

-- Location: LCCOMB_X43_Y22_N26
\tL|Data|RegFile|Mux18~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux18~13_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux18~10_combout\ & (\tL|Data|RegFile|Mux18~12_combout\)) # (!\tL|Data|RegFile|Mux18~10_combout\ & ((\tL|Data|RegFile|Mux18~5_combout\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux18~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux18~12_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|Mux18~5_combout\,
	datad => \tL|Data|RegFile|Mux18~10_combout\,
	combout => \tL|Data|RegFile|Mux18~13_combout\);

-- Location: LCCOMB_X42_Y18_N28
\tL|Data|RegFile|Mux18~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux18~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~2_combout\ & (((\tL|Data|RegFile|rd_data0[8]~3_combout\) # (\tL|Data|RegFile|Mux18~13_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & (\tL|Data|RegFile|Mux18~17_combout\ & 
-- (!\tL|Data|RegFile|rd_data0[8]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux18~17_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datac => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datad => \tL|Data|RegFile|Mux18~13_combout\,
	combout => \tL|Data|RegFile|Mux18~18_combout\);

-- Location: LCCOMB_X42_Y18_N10
\tL|Data|RegFile|Mux18~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux18~21_combout\ = (\tL|Data|RegFile|rd_data0[8]~3_combout\ & ((\tL|Data|RegFile|Mux18~18_combout\ & (\tL|Data|RegFile|Mux18~20_combout\)) # (!\tL|Data|RegFile|Mux18~18_combout\ & ((\tL|Data|RegFile|Mux18~3_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & (((\tL|Data|RegFile|Mux18~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux18~20_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datac => \tL|Data|RegFile|Mux18~3_combout\,
	datad => \tL|Data|RegFile|Mux18~18_combout\,
	combout => \tL|Data|RegFile|Mux18~21_combout\);

-- Location: LCCOMB_X44_Y12_N24
\tL|Data|RegFile|Mux18~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux18~22_combout\ = (\tL|Data|RegFile|Mux18~21_combout\ & ((\tL|Data|InstReg|out25_to_21\(2)) # ((\tL|Data|InstReg|out25_to_21\(0)) # (\tL|Data|RegFile|rd_data0[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux18~21_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|InstReg|out25_to_21\(0),
	datad => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	combout => \tL|Data|RegFile|Mux18~22_combout\);

-- Location: FF_X44_Y12_N25
\tL|Data|RegFile|rd_data0[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux18~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(13));

-- Location: LCCOMB_X44_Y12_N30
\tL|Data|RegAMux|output[13]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[13]~32_combout\ = (\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(13)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegFile|rd_data0\(13),
	datac => \tL|Data|PCReg|output\(13),
	datad => \tL|Control|WideOr8~combout\,
	combout => \tL|Data|RegAMux|output[13]~32_combout\);

-- Location: LCCOMB_X44_Y12_N4
\tL|Data|ALU|Add0~113\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~113_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Mux21~14_combout\ & (!\tL|Data|RegAMux|output[13]~32_combout\)) # (!\tL|Data|ALU|Mux21~14_combout\ & ((\tL|Data|RegBMux|output[13]~47_combout\))))) # 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (((!\tL|Data|RegBMux|output[13]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[13]~32_combout\,
	datab => \tL|Data|RegBMux|output[13]~47_combout\,
	datac => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datad => \tL|Data|ALU|Mux21~14_combout\,
	combout => \tL|Data|ALU|Add0~113_combout\);

-- Location: LCCOMB_X41_Y10_N14
\tL|Data|ALU|Add0~117\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~117_combout\ = (\tL|Data|ALU|Add0~112_combout\ & ((\tL|Data|ALU|Add0~111_combout\ & (\tL|Data|ALU|Add0~116\ & VCC)) # (!\tL|Data|ALU|Add0~111_combout\ & (!\tL|Data|ALU|Add0~116\)))) # (!\tL|Data|ALU|Add0~112_combout\ & 
-- ((\tL|Data|ALU|Add0~111_combout\ & (!\tL|Data|ALU|Add0~116\)) # (!\tL|Data|ALU|Add0~111_combout\ & ((\tL|Data|ALU|Add0~116\) # (GND)))))
-- \tL|Data|ALU|Add0~118\ = CARRY((\tL|Data|ALU|Add0~112_combout\ & (!\tL|Data|ALU|Add0~111_combout\ & !\tL|Data|ALU|Add0~116\)) # (!\tL|Data|ALU|Add0~112_combout\ & ((!\tL|Data|ALU|Add0~116\) # (!\tL|Data|ALU|Add0~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~112_combout\,
	datab => \tL|Data|ALU|Add0~111_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~116\,
	combout => \tL|Data|ALU|Add0~117_combout\,
	cout => \tL|Data|ALU|Add0~118\);

-- Location: FF_X37_Y12_N9
\tL|Data|ALUOut|output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][14]~11_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(14));

-- Location: LCCOMB_X42_Y12_N22
\tL|Data|ScuffedOut|output[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ScuffedOut|output[14]~feeder_combout\ = \tL|Data|ALUOut|output\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|ALUOut|output\(14),
	combout => \tL|Data|ScuffedOut|output[14]~feeder_combout\);

-- Location: FF_X42_Y12_N23
\tL|Data|ScuffedOut|output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ScuffedOut|output[14]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(14));

-- Location: LCCOMB_X44_Y12_N8
\tL|Data|PCReg|output[14]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[14]~17_combout\ = (\tL|Control|curr_state.branch_2~q\ & ((\tL|Data|ScuffedOut|output\(14)))) # (!\tL|Control|curr_state.branch_2~q\ & (\tL|Data|InstReg|out15_to_0\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(12),
	datab => \tL|Control|curr_state.branch_2~q\,
	datad => \tL|Data|ScuffedOut|output\(14),
	combout => \tL|Data|PCReg|output[14]~17_combout\);

-- Location: FF_X44_Y12_N9
\tL|Data|PCReg|output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[14]~17_combout\,
	asdata => \tL|Data|RegFile|regs[31][14]~11_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Data|PCSourceMux|ALT_INV_Equal1~0_combout\,
	ena => \tL|Data|PCEnable~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(14));

-- Location: LCCOMB_X44_Y12_N26
\tL|Data|ALU|Add0~205\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~205_combout\ = (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(14))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datab => \tL|Control|WideOr8~combout\,
	datac => \tL|Data|PCReg|output\(14),
	datad => \tL|Data|RegFile|rd_data0\(14),
	combout => \tL|Data|ALU|Add0~205_combout\);

-- Location: LCCOMB_X44_Y12_N12
\tL|Data|ALU|SIG_Result_Low~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~26_combout\ = (\tL|Data|RegBMux|output[14]~43_combout\ & ((\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(14)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[14]~43_combout\,
	datab => \tL|Data|RegFile|rd_data0\(14),
	datac => \tL|Data|PCReg|output\(14),
	datad => \tL|Control|WideOr8~combout\,
	combout => \tL|Data|ALU|SIG_Result_Low~26_combout\);

-- Location: LCCOMB_X40_Y12_N22
\tL|Data|ALU|Mux17~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux17~1_combout\ = (\tL|Data|ALU|Mux21~10_combout\ & ((\tL|Data|ALU|Mux21~11_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|w513w\(14)))) # (!\tL|Data|ALU|Mux21~11_combout\ & (!\tL|Data|RegBMux|output[14]~43_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~10_combout\ & (!\tL|Data|ALU|Mux21~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~10_combout\,
	datab => \tL|Data|ALU|Mux21~11_combout\,
	datac => \tL|Data|RegBMux|output[14]~43_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|w513w\(14),
	combout => \tL|Data|ALU|Mux17~1_combout\);

-- Location: LCCOMB_X37_Y12_N26
\tL|Data|ALU|Mux17~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux17~2_combout\ = (\tL|Data|ALU|Mux21~9_combout\ & ((\tL|Data|ALU|Mux17~1_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|w569w\(14)))) # (!\tL|Data|ALU|Mux17~1_combout\ & (\tL|Data|ALU|SIG_Result_Low~26_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~9_combout\ & (((\tL|Data|ALU|Mux17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~9_combout\,
	datab => \tL|Data|ALU|SIG_Result_Low~26_combout\,
	datac => \tL|Data|ALU|Mux17~1_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|w569w\(14),
	combout => \tL|Data|ALU|Mux17~2_combout\);

-- Location: LCCOMB_X37_Y12_N24
\tL|Data|ALU|Mux17~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux17~3_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & (((\tL|Data|ALU|Mux21~12_combout\)))) # (!\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux21~12_combout\ & ((\tL|Data|ALU|Mux17~2_combout\))) # (!\tL|Data|ALU|Mux21~12_combout\ & 
-- (\tL|Data|ALU|Add0~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~13_combout\,
	datab => \tL|Data|ALU|Add0~205_combout\,
	datac => \tL|Data|ALU|Mux17~2_combout\,
	datad => \tL|Data|ALU|Mux21~12_combout\,
	combout => \tL|Data|ALU|Mux17~3_combout\);

-- Location: LCCOMB_X37_Y12_N6
\tL|Data|ALU|Mux17~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux17~4_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux17~3_combout\ & ((\tL|Data|ALU|Add0~117_combout\))) # (!\tL|Data|ALU|Mux17~3_combout\ & (\tL|Data|ALU|Add0~204_combout\)))) # (!\tL|Data|ALU|Mux21~13_combout\ & 
-- (((\tL|Data|ALU|Mux17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~13_combout\,
	datab => \tL|Data|ALU|Add0~204_combout\,
	datac => \tL|Data|ALU|Add0~117_combout\,
	datad => \tL|Data|ALU|Mux17~3_combout\,
	combout => \tL|Data|ALU|Mux17~4_combout\);

-- Location: LCCOMB_X37_Y12_N0
\tL|Data|ALU|Mux17~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux17~5_combout\ = (\tL|Data|ALU|Mux21~31_combout\ & ((\tL|Data|ALU|Mux21~15_combout\ & (\tL|Data|ALU|ShiftRight1~78_combout\)) # (!\tL|Data|ALU|Mux21~15_combout\ & ((\tL|Data|ALU|Mux17~4_combout\))))) # (!\tL|Data|ALU|Mux21~31_combout\ & 
-- (((!\tL|Data|ALU|Mux21~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight1~78_combout\,
	datab => \tL|Data|ALU|Mux21~31_combout\,
	datac => \tL|Data|ALU|Mux21~15_combout\,
	datad => \tL|Data|ALU|Mux17~4_combout\,
	combout => \tL|Data|ALU|Mux17~5_combout\);

-- Location: LCCOMB_X37_Y12_N22
\tL|Data|ALU|Mux17~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux17~6_combout\ = (\tL|Data|ALU|Mux21~16_combout\ & (((\tL|Data|ALU|Mux17~5_combout\)))) # (!\tL|Data|ALU|Mux21~16_combout\ & ((\tL|Data|RegBMux|output[14]~43_combout\ & ((\tL|Data|ALU|Mux17~5_combout\) # 
-- (!\tL|Data|RegAMux|output[14]~31_combout\))) # (!\tL|Data|RegBMux|output[14]~43_combout\ & (\tL|Data|RegAMux|output[14]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[14]~43_combout\,
	datab => \tL|Data|ALU|Mux21~16_combout\,
	datac => \tL|Data|RegAMux|output[14]~31_combout\,
	datad => \tL|Data|ALU|Mux17~5_combout\,
	combout => \tL|Data|ALU|Mux17~6_combout\);

-- Location: LCCOMB_X37_Y12_N20
\tL|Data|ALU|Mux17~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux17~7_combout\ = (\tL|Data|ALU|Mux21~18_combout\ & ((\tL|Data|ALU|Mux21~17_combout\ & (\tL|Data|ALU|ShiftRight0~94_combout\)) # (!\tL|Data|ALU|Mux21~17_combout\ & ((\tL|Data|ALU|Mux17~6_combout\))))) # (!\tL|Data|ALU|Mux21~18_combout\ & 
-- (((\tL|Data|ALU|Mux21~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~94_combout\,
	datab => \tL|Data|ALU|Mux21~18_combout\,
	datac => \tL|Data|ALU|Mux17~6_combout\,
	datad => \tL|Data|ALU|Mux21~17_combout\,
	combout => \tL|Data|ALU|Mux17~7_combout\);

-- Location: LCCOMB_X37_Y12_N2
\tL|Data|ALU|Mux17~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux17~8_combout\ = (\tL|Data|ALU|Mux21~8_combout\ & (((\tL|Data|ALU|Mux17~7_combout\)))) # (!\tL|Data|ALU|Mux21~8_combout\ & ((\tL|Data|ALU|Mux17~7_combout\ & ((\tL|Data|ALU|ShiftRight0~63_combout\))) # (!\tL|Data|ALU|Mux17~7_combout\ & 
-- (\tL|Data|ALU|ShiftRight0~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~61_combout\,
	datab => \tL|Data|ALU|Mux21~8_combout\,
	datac => \tL|Data|ALU|ShiftRight0~63_combout\,
	datad => \tL|Data|ALU|Mux17~7_combout\,
	combout => \tL|Data|ALU|Mux17~8_combout\);

-- Location: LCCOMB_X37_Y12_N8
\tL|Data|RegFile|regs[31][14]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][14]~11_combout\ = (\tL|Data|ALU|Mux21~19_combout\ & ((\tL|Data|ALU|Mux17~8_combout\))) # (!\tL|Data|ALU|Mux21~19_combout\ & (\tL|Data|ALU|Mux17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mux21~19_combout\,
	datac => \tL|Data|ALU|Mux17~0_combout\,
	datad => \tL|Data|ALU|Mux17~8_combout\,
	combout => \tL|Data|RegFile|regs[31][14]~11_combout\);

-- Location: LCCOMB_X41_Y19_N8
\tL|Data|RegFile|regs[31][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][14]~feeder_combout\ = \tL|Data|RegFile|regs[31][14]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][14]~11_combout\,
	combout => \tL|Data|RegFile|regs[31][14]~feeder_combout\);

-- Location: FF_X41_Y19_N9
\tL|Data|RegFile|regs[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][14]~feeder_combout\,
	asdata => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Control|ALT_INV_curr_state.jal_2~q\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][14]~q\);

-- Location: FF_X39_Y20_N17
\tL|Data|RegFile|regs[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][14]~q\);

-- Location: FF_X39_Y20_N31
\tL|Data|RegFile|regs[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][14]~q\);

-- Location: LCCOMB_X39_Y20_N30
\tL|Data|RegFile|Mux17~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux17~9_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[23][14]~q\) # ((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|regs[19][14]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[23][14]~q\,
	datac => \tL|Data|RegFile|regs[19][14]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux17~9_combout\);

-- Location: FF_X40_Y19_N25
\tL|Data|RegFile|regs[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][14]~q\);

-- Location: LCCOMB_X40_Y19_N24
\tL|Data|RegFile|Mux17~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux17~10_combout\ = (\tL|Data|RegFile|Mux17~9_combout\ & ((\tL|Data|RegFile|regs[31][14]~q\) # ((!\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|RegFile|Mux17~9_combout\ & (((\tL|Data|RegFile|regs[27][14]~q\ & 
-- \tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[31][14]~q\,
	datab => \tL|Data|RegFile|Mux17~9_combout\,
	datac => \tL|Data|RegFile|regs[27][14]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux17~10_combout\);

-- Location: FF_X40_Y23_N7
\tL|Data|RegFile|regs[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][14]~q\);

-- Location: FF_X40_Y23_N17
\tL|Data|RegFile|regs[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][14]~q\);

-- Location: FF_X39_Y23_N9
\tL|Data|RegFile|regs[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][14]~q\);

-- Location: FF_X39_Y23_N15
\tL|Data|RegFile|regs[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][14]~q\);

-- Location: LCCOMB_X39_Y23_N14
\tL|Data|RegFile|Mux17~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux17~4_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[25][14]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[17][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[25][14]~q\,
	datac => \tL|Data|RegFile|regs[17][14]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux17~4_combout\);

-- Location: LCCOMB_X40_Y23_N16
\tL|Data|RegFile|Mux17~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux17~5_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux17~4_combout\ & ((\tL|Data|RegFile|regs[29][14]~q\))) # (!\tL|Data|RegFile|Mux17~4_combout\ & (\tL|Data|RegFile|regs[21][14]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[21][14]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[29][14]~q\,
	datad => \tL|Data|RegFile|Mux17~4_combout\,
	combout => \tL|Data|RegFile|Mux17~5_combout\);

-- Location: FF_X42_Y24_N19
\tL|Data|RegFile|regs[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][14]~q\);

-- Location: FF_X42_Y24_N25
\tL|Data|RegFile|regs[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][14]~q\);

-- Location: LCCOMB_X42_Y24_N18
\tL|Data|RegFile|Mux17~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux17~6_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|InstReg|out25_to_21\(3))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[24][14]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[16][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[16][14]~q\,
	datad => \tL|Data|RegFile|regs[24][14]~q\,
	combout => \tL|Data|RegFile|Mux17~6_combout\);

-- Location: FF_X43_Y25_N21
\tL|Data|RegFile|regs[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][14]~q\);

-- Location: FF_X43_Y25_N19
\tL|Data|RegFile|regs[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][14]~q\);

-- Location: LCCOMB_X43_Y25_N20
\tL|Data|RegFile|Mux17~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux17~7_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux17~6_combout\ & (\tL|Data|RegFile|regs[28][14]~q\)) # (!\tL|Data|RegFile|Mux17~6_combout\ & ((\tL|Data|RegFile|regs[20][14]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|Mux17~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|Mux17~6_combout\,
	datac => \tL|Data|RegFile|regs[28][14]~q\,
	datad => \tL|Data|RegFile|regs[20][14]~q\,
	combout => \tL|Data|RegFile|Mux17~7_combout\);

-- Location: LCCOMB_X44_Y23_N0
\tL|Data|RegFile|Mux17~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux17~8_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux17~5_combout\) # ((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & (((!\tL|Data|InstReg|out25_to_21\(1) & 
-- \tL|Data|RegFile|Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|Mux17~5_combout\,
	datac => \tL|Data|InstReg|out25_to_21\(1),
	datad => \tL|Data|RegFile|Mux17~7_combout\,
	combout => \tL|Data|RegFile|Mux17~8_combout\);

-- Location: FF_X45_Y24_N11
\tL|Data|RegFile|regs[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][14]~q\);

-- Location: FF_X45_Y24_N1
\tL|Data|RegFile|regs[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][14]~q\);

-- Location: FF_X46_Y24_N25
\tL|Data|RegFile|regs[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][14]~q\);

-- Location: FF_X46_Y24_N19
\tL|Data|RegFile|regs[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][14]~q\);

-- Location: LCCOMB_X46_Y24_N18
\tL|Data|RegFile|Mux17~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux17~2_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[22][14]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[18][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[22][14]~q\,
	datac => \tL|Data|RegFile|regs[18][14]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux17~2_combout\);

-- Location: LCCOMB_X45_Y24_N0
\tL|Data|RegFile|Mux17~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux17~3_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|Mux17~2_combout\ & (\tL|Data|RegFile|regs[30][14]~q\)) # (!\tL|Data|RegFile|Mux17~2_combout\ & ((\tL|Data|RegFile|regs[26][14]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[30][14]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[26][14]~q\,
	datad => \tL|Data|RegFile|Mux17~2_combout\,
	combout => \tL|Data|RegFile|Mux17~3_combout\);

-- Location: LCCOMB_X44_Y23_N22
\tL|Data|RegFile|Mux17~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux17~11_combout\ = (\tL|Data|RegFile|Mux17~8_combout\ & ((\tL|Data|RegFile|Mux17~10_combout\) # ((!\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|RegFile|Mux17~8_combout\ & (((\tL|Data|InstReg|out25_to_21\(1) & 
-- \tL|Data|RegFile|Mux17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux17~10_combout\,
	datab => \tL|Data|RegFile|Mux17~8_combout\,
	datac => \tL|Data|InstReg|out25_to_21\(1),
	datad => \tL|Data|RegFile|Mux17~3_combout\,
	combout => \tL|Data|RegFile|Mux17~11_combout\);

-- Location: FF_X43_Y19_N15
\tL|Data|RegFile|regs[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][14]~q\);

-- Location: FF_X43_Y19_N5
\tL|Data|RegFile|regs[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][14]~q\);

-- Location: LCCOMB_X43_Y19_N4
\tL|Data|RegFile|Mux17~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux17~19_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|regs[13][14]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[12][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|regs[13][14]~q\,
	datac => \tL|Data|RegFile|regs[12][14]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux17~19_combout\);

-- Location: FF_X38_Y17_N3
\tL|Data|RegFile|regs[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][14]~q\);

-- Location: LCCOMB_X37_Y20_N10
\tL|Data|RegFile|Mux17~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux17~20_combout\ = (\tL|Data|RegFile|Mux17~19_combout\ & (((\tL|Data|RegFile|regs[15][14]~q\)) # (!\tL|Data|InstReg|out25_to_21\(1)))) # (!\tL|Data|RegFile|Mux17~19_combout\ & (\tL|Data|InstReg|out25_to_21\(1) & 
-- (\tL|Data|RegFile|regs[14][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux17~19_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[14][14]~q\,
	datad => \tL|Data|RegFile|regs[15][14]~q\,
	combout => \tL|Data|RegFile|Mux17~20_combout\);

-- Location: LCCOMB_X44_Y20_N10
\tL|Data|RegFile|Mux17~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux17~21_combout\ = (\tL|Data|RegFile|Mux17~18_combout\ & (((\tL|Data|RegFile|Mux17~20_combout\)) # (!\tL|Data|RegFile|rd_data0[8]~2_combout\))) # (!\tL|Data|RegFile|Mux17~18_combout\ & (\tL|Data|RegFile|rd_data0[8]~2_combout\ & 
-- (\tL|Data|RegFile|Mux17~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux17~18_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datac => \tL|Data|RegFile|Mux17~11_combout\,
	datad => \tL|Data|RegFile|Mux17~20_combout\,
	combout => \tL|Data|RegFile|Mux17~21_combout\);

-- Location: LCCOMB_X44_Y12_N28
\tL|Data|RegFile|Mux17~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux17~22_combout\ = (\tL|Data|RegFile|Mux17~21_combout\ & ((\tL|Data|InstReg|out25_to_21\(2)) # ((\tL|Data|InstReg|out25_to_21\(0)) # (\tL|Data|RegFile|rd_data0[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux17~21_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|InstReg|out25_to_21\(0),
	datad => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	combout => \tL|Data|RegFile|Mux17~22_combout\);

-- Location: FF_X44_Y12_N29
\tL|Data|RegFile|rd_data0[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux17~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(14));

-- Location: LCCOMB_X44_Y12_N6
\tL|Data|RegAMux|output[14]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[14]~31_combout\ = (\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(14)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegFile|rd_data0\(14),
	datac => \tL|Data|PCReg|output\(14),
	datad => \tL|Control|WideOr8~combout\,
	combout => \tL|Data|RegAMux|output[14]~31_combout\);

-- Location: LCCOMB_X40_Y10_N14
\tL|Data|ALU|Add0~112\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~112_combout\ = (\tL|Data|RegAMux|output[14]~31_combout\ & (((!\tL|Data|ALUCtrl|Mux17~3_combout\) # (!\tL|Data|ALUCtrl|Mux15~2_combout\)) # (!\tL|Data|ALUCtrl|Mux13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datab => \tL|Data|RegAMux|output[14]~31_combout\,
	datac => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datad => \tL|Data|ALUCtrl|Mux17~3_combout\,
	combout => \tL|Data|ALU|Add0~112_combout\);

-- Location: LCCOMB_X41_Y10_N16
\tL|Data|ALU|Add0~119\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~119_combout\ = ((\tL|Data|ALU|Add0~109_combout\ $ (\tL|Data|ALU|Add0~110_combout\ $ (!\tL|Data|ALU|Add0~118\)))) # (GND)
-- \tL|Data|ALU|Add0~120\ = CARRY((\tL|Data|ALU|Add0~109_combout\ & ((\tL|Data|ALU|Add0~110_combout\) # (!\tL|Data|ALU|Add0~118\))) # (!\tL|Data|ALU|Add0~109_combout\ & (\tL|Data|ALU|Add0~110_combout\ & !\tL|Data|ALU|Add0~118\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~109_combout\,
	datab => \tL|Data|ALU|Add0~110_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~118\,
	combout => \tL|Data|ALU|Add0~119_combout\,
	cout => \tL|Data|ALU|Add0~120\);

-- Location: LCCOMB_X41_Y10_N18
\tL|Data|ALU|Add0~121\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~121_combout\ = (\tL|Data|ALU|Add0~107_combout\ & ((\tL|Data|ALU|Add0~108_combout\ & (\tL|Data|ALU|Add0~120\ & VCC)) # (!\tL|Data|ALU|Add0~108_combout\ & (!\tL|Data|ALU|Add0~120\)))) # (!\tL|Data|ALU|Add0~107_combout\ & 
-- ((\tL|Data|ALU|Add0~108_combout\ & (!\tL|Data|ALU|Add0~120\)) # (!\tL|Data|ALU|Add0~108_combout\ & ((\tL|Data|ALU|Add0~120\) # (GND)))))
-- \tL|Data|ALU|Add0~122\ = CARRY((\tL|Data|ALU|Add0~107_combout\ & (!\tL|Data|ALU|Add0~108_combout\ & !\tL|Data|ALU|Add0~120\)) # (!\tL|Data|ALU|Add0~107_combout\ & ((!\tL|Data|ALU|Add0~120\) # (!\tL|Data|ALU|Add0~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~107_combout\,
	datab => \tL|Data|ALU|Add0~108_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~120\,
	combout => \tL|Data|ALU|Add0~121_combout\,
	cout => \tL|Data|ALU|Add0~122\);

-- Location: LCCOMB_X41_Y10_N20
\tL|Data|ALU|Add0~123\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~123_combout\ = ((\tL|Data|ALU|Add0~105_combout\ $ (\tL|Data|ALU|Add0~106_combout\ $ (!\tL|Data|ALU|Add0~122\)))) # (GND)
-- \tL|Data|ALU|Add0~124\ = CARRY((\tL|Data|ALU|Add0~105_combout\ & ((\tL|Data|ALU|Add0~106_combout\) # (!\tL|Data|ALU|Add0~122\))) # (!\tL|Data|ALU|Add0~105_combout\ & (\tL|Data|ALU|Add0~106_combout\ & !\tL|Data|ALU|Add0~122\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~105_combout\,
	datab => \tL|Data|ALU|Add0~106_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~122\,
	combout => \tL|Data|ALU|Add0~123_combout\,
	cout => \tL|Data|ALU|Add0~124\);

-- Location: LCCOMB_X32_Y13_N12
\tL|Data|ALU|Add0~215\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~215_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\ & ((!\tL|Data|RegAMux|output[17]~28_combout\))) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (\tL|Data|RegBMux|output[17]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegBMux|output[17]~39_combout\,
	datac => \tL|Data|RegAMux|output[17]~28_combout\,
	datad => \tL|Data|ALUCtrl|Mux13~2_combout\,
	combout => \tL|Data|ALU|Add0~215_combout\);

-- Location: FF_X39_Y16_N21
\tL|Data|ALUOut|output[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][17]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(17));

-- Location: FF_X38_Y16_N29
\tL|Data|ScuffedOut|output[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|ALUOut|output\(17),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(17));

-- Location: LCCOMB_X31_Y14_N4
\tL|Data|PCReg|output[17]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[17]~14_combout\ = (\tL|Control|curr_state.branch_2~q\ & ((\tL|Data|ScuffedOut|output\(17)))) # (!\tL|Control|curr_state.branch_2~q\ & (\tL|Data|InstReg|out15_to_0\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.branch_2~q\,
	datab => \tL|Data|InstReg|out15_to_0\(15),
	datad => \tL|Data|ScuffedOut|output\(17),
	combout => \tL|Data|PCReg|output[17]~14_combout\);

-- Location: FF_X31_Y14_N5
\tL|Data|PCReg|output[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[17]~14_combout\,
	asdata => \tL|Data|RegFile|regs[31][17]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Data|PCSourceMux|ALT_INV_Equal1~0_combout\,
	ena => \tL|Data|PCEnable~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(17));

-- Location: LCCOMB_X31_Y14_N24
\tL|Data|ALU|Add0~216\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~216_combout\ = (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(17))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr8~combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|PCReg|output\(17),
	datad => \tL|Data|RegFile|rd_data0\(17),
	combout => \tL|Data|ALU|Add0~216_combout\);

-- Location: LCCOMB_X43_Y12_N20
\tL|Data|ALU|SIG_Result_Low~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~34_combout\ = (\tL|Data|RegAMux|output[17]~28_combout\ & ((\tL|Data|RegBMux|output[17]~38_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|RegFile|rd_data1\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|Equal2~2_combout\,
	datab => \tL|Data|RegFile|rd_data1\(17),
	datac => \tL|Data|RegAMux|output[17]~28_combout\,
	datad => \tL|Data|RegBMux|output[17]~38_combout\,
	combout => \tL|Data|ALU|SIG_Result_Low~34_combout\);

-- Location: LCCOMB_X42_Y13_N4
\tL|Data|ALU|Mux14~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux14~8_combout\ = (\tL|Data|ALU|Mux21~11_combout\ & (((\tL|Data|ALU|Mux21~10_combout\ & \tL|Data|ALU|Mult0|auto_generated|w513w\(17))))) # (!\tL|Data|ALU|Mux21~11_combout\ & (((!\tL|Data|ALU|Mux21~10_combout\)) # 
-- (!\tL|Data|RegBMux|output[17]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[17]~39_combout\,
	datab => \tL|Data|ALU|Mux21~11_combout\,
	datac => \tL|Data|ALU|Mux21~10_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|w513w\(17),
	combout => \tL|Data|ALU|Mux14~8_combout\);

-- Location: LCCOMB_X42_Y13_N6
\tL|Data|ALU|Mux14~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux14~9_combout\ = (\tL|Data|ALU|Mux21~9_combout\ & ((\tL|Data|ALU|Mux14~8_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|w569w\(17)))) # (!\tL|Data|ALU|Mux14~8_combout\ & (\tL|Data|ALU|SIG_Result_Low~34_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~9_combout\ & (((\tL|Data|ALU|Mux14~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|SIG_Result_Low~34_combout\,
	datab => \tL|Data|ALU|Mux21~9_combout\,
	datac => \tL|Data|ALU|Mux14~8_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|w569w\(17),
	combout => \tL|Data|ALU|Mux14~9_combout\);

-- Location: LCCOMB_X42_Y13_N12
\tL|Data|ALU|Mux14~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux14~10_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & (\tL|Data|ALU|Mux21~12_combout\)) # (!\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux21~12_combout\ & ((\tL|Data|ALU|Mux14~9_combout\))) # (!\tL|Data|ALU|Mux21~12_combout\ & 
-- (\tL|Data|ALU|Add0~216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~13_combout\,
	datab => \tL|Data|ALU|Mux21~12_combout\,
	datac => \tL|Data|ALU|Add0~216_combout\,
	datad => \tL|Data|ALU|Mux14~9_combout\,
	combout => \tL|Data|ALU|Mux14~10_combout\);

-- Location: LCCOMB_X42_Y13_N18
\tL|Data|ALU|Mux14~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux14~11_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux14~10_combout\ & (\tL|Data|ALU|Add0~123_combout\)) # (!\tL|Data|ALU|Mux14~10_combout\ & ((\tL|Data|ALU|Add0~215_combout\))))) # (!\tL|Data|ALU|Mux21~13_combout\ & 
-- (((\tL|Data|ALU|Mux14~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~13_combout\,
	datab => \tL|Data|ALU|Add0~123_combout\,
	datac => \tL|Data|ALU|Add0~215_combout\,
	datad => \tL|Data|ALU|Mux14~10_combout\,
	combout => \tL|Data|ALU|Mux14~11_combout\);

-- Location: LCCOMB_X42_Y13_N16
\tL|Data|ALU|Mux14~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux14~12_combout\ = (\tL|Data|ALUCtrl|Mux14~2_combout\ & (\tL|Data|ALU|Mux14~2_combout\ & (\tL|Data|ALU|Mux14~7_combout\))) # (!\tL|Data|ALUCtrl|Mux14~2_combout\ & ((\tL|Data|ALU|Mux14~11_combout\) # ((\tL|Data|ALU|Mux14~2_combout\ & 
-- \tL|Data|ALU|Mux14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux14~2_combout\,
	datab => \tL|Data|ALU|Mux14~2_combout\,
	datac => \tL|Data|ALU|Mux14~7_combout\,
	datad => \tL|Data|ALU|Mux14~11_combout\,
	combout => \tL|Data|ALU|Mux14~12_combout\);

-- Location: LCCOMB_X39_Y16_N20
\tL|Data|RegFile|regs[31][17]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][17]~14_combout\ = (\tL|Data|ALU|Mux14~1_combout\ & (\tL|Data|ALU|Mux14~14_combout\)) # (!\tL|Data|ALU|Mux14~1_combout\ & ((\tL|Data|ALU|Mux14~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux14~1_combout\,
	datab => \tL|Data|ALU|Mux14~14_combout\,
	datac => \tL|Data|ALU|Mux14~12_combout\,
	combout => \tL|Data|RegFile|regs[31][17]~14_combout\);

-- Location: LCCOMB_X41_Y17_N30
\tL|Data|RegFile|regs[31][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][17]~feeder_combout\ = \tL|Data|RegFile|regs[31][17]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][17]~14_combout\,
	combout => \tL|Data|RegFile|regs[31][17]~feeder_combout\);

-- Location: FF_X41_Y17_N31
\tL|Data|RegFile|regs[31][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][17]~feeder_combout\,
	asdata => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Control|ALT_INV_curr_state.jal_2~q\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][17]~q\);

-- Location: FF_X43_Y23_N9
\tL|Data|RegFile|regs[27][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][17]~q\);

-- Location: LCCOMB_X43_Y23_N8
\tL|Data|RegFile|Mux14~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux14~12_combout\ = (\tL|Data|RegFile|Mux14~11_combout\ & ((\tL|Data|RegFile|regs[31][17]~q\) # ((!\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|RegFile|Mux14~11_combout\ & (((\tL|Data|RegFile|regs[27][17]~q\ & 
-- \tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux14~11_combout\,
	datab => \tL|Data|RegFile|regs[31][17]~q\,
	datac => \tL|Data|RegFile|regs[27][17]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux14~12_combout\);

-- Location: LCCOMB_X42_Y26_N14
\tL|Data|RegFile|Mux14~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux14~13_combout\ = (\tL|Data|RegFile|Mux14~10_combout\ & (((\tL|Data|RegFile|Mux14~12_combout\) # (!\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|RegFile|Mux14~10_combout\ & (\tL|Data|RegFile|Mux14~5_combout\ & 
-- (\tL|Data|InstReg|out25_to_21\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux14~5_combout\,
	datab => \tL|Data|RegFile|Mux14~10_combout\,
	datac => \tL|Data|InstReg|out25_to_21\(0),
	datad => \tL|Data|RegFile|Mux14~12_combout\,
	combout => \tL|Data|RegFile|Mux14~13_combout\);

-- Location: FF_X45_Y19_N25
\tL|Data|RegFile|regs[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][17]~q\);

-- Location: FF_X45_Y19_N15
\tL|Data|RegFile|regs[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][17]~q\);

-- Location: FF_X46_Y17_N1
\tL|Data|RegFile|regs[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][17]~q\);

-- Location: FF_X47_Y17_N29
\tL|Data|RegFile|regs[7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][17]~q\);

-- Location: FF_X46_Y20_N15
\tL|Data|RegFile|regs[6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][17]~q\);

-- Location: FF_X47_Y20_N25
\tL|Data|RegFile|regs[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][17]~q\);

-- Location: LCCOMB_X47_Y20_N24
\tL|Data|RegFile|Mux14~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux14~14_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[6][17]~q\) # ((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|regs[4][17]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[6][17]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[4][17]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux14~14_combout\);

-- Location: LCCOMB_X47_Y17_N28
\tL|Data|RegFile|Mux14~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux14~15_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux14~14_combout\ & ((\tL|Data|RegFile|regs[7][17]~q\))) # (!\tL|Data|RegFile|Mux14~14_combout\ & (\tL|Data|RegFile|regs[5][17]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux14~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[5][17]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[7][17]~q\,
	datad => \tL|Data|RegFile|Mux14~14_combout\,
	combout => \tL|Data|RegFile|Mux14~15_combout\);

-- Location: FF_X47_Y18_N31
\tL|Data|RegFile|regs[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][17]~q\);

-- Location: LCCOMB_X47_Y18_N30
\tL|Data|RegFile|Mux14~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux14~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~5_combout\ & (((\tL|Data|RegFile|rd_data0[8]~4_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|rd_data0[8]~4_combout\ & (\tL|Data|RegFile|Mux14~15_combout\)) 
-- # (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|regs[1][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux14~15_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datac => \tL|Data|RegFile|regs[1][17]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	combout => \tL|Data|RegFile|Mux14~16_combout\);

-- Location: LCCOMB_X45_Y19_N14
\tL|Data|RegFile|Mux14~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux14~17_combout\ = (\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|Mux14~16_combout\ & ((\tL|Data|RegFile|regs[3][17]~q\))) # (!\tL|Data|RegFile|Mux14~16_combout\ & (\tL|Data|RegFile|regs[2][17]~q\)))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & (((\tL|Data|RegFile|Mux14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datab => \tL|Data|RegFile|regs[2][17]~q\,
	datac => \tL|Data|RegFile|regs[3][17]~q\,
	datad => \tL|Data|RegFile|Mux14~16_combout\,
	combout => \tL|Data|RegFile|Mux14~17_combout\);

-- Location: LCCOMB_X43_Y19_N10
\tL|Data|RegFile|Mux14~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux14~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~3_combout\ & (((\tL|Data|RegFile|rd_data0[8]~2_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & ((\tL|Data|RegFile|rd_data0[8]~2_combout\ & (\tL|Data|RegFile|Mux14~13_combout\)) 
-- # (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & ((\tL|Data|RegFile|Mux14~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux14~13_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datac => \tL|Data|RegFile|Mux14~17_combout\,
	datad => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	combout => \tL|Data|RegFile|Mux14~18_combout\);

-- Location: FF_X44_Y22_N15
\tL|Data|RegFile|regs[14][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][17]~q\);

-- Location: FF_X43_Y19_N19
\tL|Data|RegFile|regs[12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][17]~q\);

-- Location: LCCOMB_X43_Y19_N18
\tL|Data|RegFile|Mux14~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux14~19_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[14][17]~q\) # ((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|regs[12][17]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|regs[14][17]~q\,
	datac => \tL|Data|RegFile|regs[12][17]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux14~19_combout\);

-- Location: FF_X43_Y19_N1
\tL|Data|RegFile|regs[13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][17]~q\);

-- Location: LCCOMB_X43_Y19_N0
\tL|Data|RegFile|Mux14~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux14~20_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux14~19_combout\ & ((\tL|Data|RegFile|regs[15][17]~q\))) # (!\tL|Data|RegFile|Mux14~19_combout\ & (\tL|Data|RegFile|regs[13][17]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|Mux14~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|Mux14~19_combout\,
	datac => \tL|Data|RegFile|regs[13][17]~q\,
	datad => \tL|Data|RegFile|regs[15][17]~q\,
	combout => \tL|Data|RegFile|Mux14~20_combout\);

-- Location: FF_X43_Y18_N27
\tL|Data|RegFile|regs[10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][17]~q\);

-- Location: FF_X41_Y18_N15
\tL|Data|RegFile|regs[8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][17]~q\);

-- Location: FF_X44_Y18_N29
\tL|Data|RegFile|regs[9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][17]~q\);

-- Location: LCCOMB_X41_Y18_N14
\tL|Data|RegFile|Mux14~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux14~2_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|InstReg|out25_to_21\(0))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[9][17]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|regs[8][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[8][17]~q\,
	datad => \tL|Data|RegFile|regs[9][17]~q\,
	combout => \tL|Data|RegFile|Mux14~2_combout\);

-- Location: FF_X43_Y18_N1
\tL|Data|RegFile|regs[11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][17]~q\);

-- Location: LCCOMB_X43_Y18_N0
\tL|Data|RegFile|Mux14~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux14~3_combout\ = (\tL|Data|RegFile|Mux14~2_combout\ & (((\tL|Data|RegFile|regs[11][17]~q\) # (!\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|RegFile|Mux14~2_combout\ & (\tL|Data|RegFile|regs[10][17]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[10][17]~q\,
	datab => \tL|Data|RegFile|Mux14~2_combout\,
	datac => \tL|Data|RegFile|regs[11][17]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux14~3_combout\);

-- Location: LCCOMB_X43_Y19_N24
\tL|Data|RegFile|Mux14~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux14~21_combout\ = (\tL|Data|RegFile|Mux14~18_combout\ & ((\tL|Data|RegFile|Mux14~20_combout\) # ((!\tL|Data|RegFile|rd_data0[8]~3_combout\)))) # (!\tL|Data|RegFile|Mux14~18_combout\ & (((\tL|Data|RegFile|Mux14~3_combout\ & 
-- \tL|Data|RegFile|rd_data0[8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux14~18_combout\,
	datab => \tL|Data|RegFile|Mux14~20_combout\,
	datac => \tL|Data|RegFile|Mux14~3_combout\,
	datad => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	combout => \tL|Data|RegFile|Mux14~21_combout\);

-- Location: LCCOMB_X31_Y14_N28
\tL|Data|RegFile|Mux14~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux14~22_combout\ = (\tL|Data|RegFile|Mux14~21_combout\ & ((\tL|Data|InstReg|out25_to_21\(0)) # ((\tL|Data|RegFile|rd_data0[8]~6_combout\) # (\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	datac => \tL|Data|InstReg|out25_to_21\(2),
	datad => \tL|Data|RegFile|Mux14~21_combout\,
	combout => \tL|Data|RegFile|Mux14~22_combout\);

-- Location: FF_X31_Y14_N29
\tL|Data|RegFile|rd_data0[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux14~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(17));

-- Location: LCCOMB_X31_Y14_N6
\tL|Data|RegAMux|output[17]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[17]~28_combout\ = (\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(17)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegFile|rd_data0\(17),
	datac => \tL|Data|PCReg|output\(17),
	datad => \tL|Control|WideOr8~combout\,
	combout => \tL|Data|RegAMux|output[17]~28_combout\);

-- Location: LCCOMB_X39_Y10_N0
\tL|Data|ALU|Add0~105\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~105_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Mux21~14_combout\ & ((!\tL|Data|RegAMux|output[17]~28_combout\))) # (!\tL|Data|ALU|Mux21~14_combout\ & (\tL|Data|RegBMux|output[17]~39_combout\)))) # 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (!\tL|Data|RegBMux|output[17]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100110111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|RegBMux|output[17]~39_combout\,
	datac => \tL|Data|ALU|Mux21~14_combout\,
	datad => \tL|Data|RegAMux|output[17]~28_combout\,
	combout => \tL|Data|ALU|Add0~105_combout\);

-- Location: LCCOMB_X41_Y10_N22
\tL|Data|ALU|Add0~125\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~125_combout\ = (\tL|Data|ALU|Add0~103_combout\ & ((\tL|Data|ALU|Add0~104_combout\ & (\tL|Data|ALU|Add0~124\ & VCC)) # (!\tL|Data|ALU|Add0~104_combout\ & (!\tL|Data|ALU|Add0~124\)))) # (!\tL|Data|ALU|Add0~103_combout\ & 
-- ((\tL|Data|ALU|Add0~104_combout\ & (!\tL|Data|ALU|Add0~124\)) # (!\tL|Data|ALU|Add0~104_combout\ & ((\tL|Data|ALU|Add0~124\) # (GND)))))
-- \tL|Data|ALU|Add0~126\ = CARRY((\tL|Data|ALU|Add0~103_combout\ & (!\tL|Data|ALU|Add0~104_combout\ & !\tL|Data|ALU|Add0~124\)) # (!\tL|Data|ALU|Add0~103_combout\ & ((!\tL|Data|ALU|Add0~124\) # (!\tL|Data|ALU|Add0~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~103_combout\,
	datab => \tL|Data|ALU|Add0~104_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~124\,
	combout => \tL|Data|ALU|Add0~125_combout\,
	cout => \tL|Data|ALU|Add0~126\);

-- Location: LCCOMB_X41_Y10_N24
\tL|Data|ALU|Add0~127\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~127_combout\ = ((\tL|Data|ALU|Add0~101_combout\ $ (\tL|Data|ALU|Add0~102_combout\ $ (!\tL|Data|ALU|Add0~126\)))) # (GND)
-- \tL|Data|ALU|Add0~128\ = CARRY((\tL|Data|ALU|Add0~101_combout\ & ((\tL|Data|ALU|Add0~102_combout\) # (!\tL|Data|ALU|Add0~126\))) # (!\tL|Data|ALU|Add0~101_combout\ & (\tL|Data|ALU|Add0~102_combout\ & !\tL|Data|ALU|Add0~126\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~101_combout\,
	datab => \tL|Data|ALU|Add0~102_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~126\,
	combout => \tL|Data|ALU|Add0~127_combout\,
	cout => \tL|Data|ALU|Add0~128\);

-- Location: LCCOMB_X41_Y10_N26
\tL|Data|ALU|Add0~129\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~129_combout\ = (\tL|Data|ALU|Add0~99_combout\ & ((\tL|Data|ALU|Add0~100_combout\ & (\tL|Data|ALU|Add0~128\ & VCC)) # (!\tL|Data|ALU|Add0~100_combout\ & (!\tL|Data|ALU|Add0~128\)))) # (!\tL|Data|ALU|Add0~99_combout\ & 
-- ((\tL|Data|ALU|Add0~100_combout\ & (!\tL|Data|ALU|Add0~128\)) # (!\tL|Data|ALU|Add0~100_combout\ & ((\tL|Data|ALU|Add0~128\) # (GND)))))
-- \tL|Data|ALU|Add0~130\ = CARRY((\tL|Data|ALU|Add0~99_combout\ & (!\tL|Data|ALU|Add0~100_combout\ & !\tL|Data|ALU|Add0~128\)) # (!\tL|Data|ALU|Add0~99_combout\ & ((!\tL|Data|ALU|Add0~128\) # (!\tL|Data|ALU|Add0~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~99_combout\,
	datab => \tL|Data|ALU|Add0~100_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~128\,
	combout => \tL|Data|ALU|Add0~129_combout\,
	cout => \tL|Data|ALU|Add0~130\);

-- Location: LCCOMB_X41_Y10_N28
\tL|Data|ALU|Add0~131\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~131_combout\ = ((\tL|Data|ALU|Add0~98_combout\ $ (\tL|Data|ALU|Add0~97_combout\ $ (!\tL|Data|ALU|Add0~130\)))) # (GND)
-- \tL|Data|ALU|Add0~132\ = CARRY((\tL|Data|ALU|Add0~98_combout\ & ((\tL|Data|ALU|Add0~97_combout\) # (!\tL|Data|ALU|Add0~130\))) # (!\tL|Data|ALU|Add0~98_combout\ & (\tL|Data|ALU|Add0~97_combout\ & !\tL|Data|ALU|Add0~130\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~98_combout\,
	datab => \tL|Data|ALU|Add0~97_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~130\,
	combout => \tL|Data|ALU|Add0~131_combout\,
	cout => \tL|Data|ALU|Add0~132\);

-- Location: LCCOMB_X41_Y10_N30
\tL|Data|ALU|Add0~133\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~133_combout\ = (\tL|Data|ALU|Add0~96_combout\ & ((\tL|Data|ALU|Add0~95_combout\ & (\tL|Data|ALU|Add0~132\ & VCC)) # (!\tL|Data|ALU|Add0~95_combout\ & (!\tL|Data|ALU|Add0~132\)))) # (!\tL|Data|ALU|Add0~96_combout\ & 
-- ((\tL|Data|ALU|Add0~95_combout\ & (!\tL|Data|ALU|Add0~132\)) # (!\tL|Data|ALU|Add0~95_combout\ & ((\tL|Data|ALU|Add0~132\) # (GND)))))
-- \tL|Data|ALU|Add0~134\ = CARRY((\tL|Data|ALU|Add0~96_combout\ & (!\tL|Data|ALU|Add0~95_combout\ & !\tL|Data|ALU|Add0~132\)) # (!\tL|Data|ALU|Add0~96_combout\ & ((!\tL|Data|ALU|Add0~132\) # (!\tL|Data|ALU|Add0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~96_combout\,
	datab => \tL|Data|ALU|Add0~95_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~132\,
	combout => \tL|Data|ALU|Add0~133_combout\,
	cout => \tL|Data|ALU|Add0~134\);

-- Location: LCCOMB_X41_Y9_N0
\tL|Data|ALU|Add0~135\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~135_combout\ = ((\tL|Data|ALU|Add0~93_combout\ $ (\tL|Data|ALU|Add0~94_combout\ $ (!\tL|Data|ALU|Add0~134\)))) # (GND)
-- \tL|Data|ALU|Add0~136\ = CARRY((\tL|Data|ALU|Add0~93_combout\ & ((\tL|Data|ALU|Add0~94_combout\) # (!\tL|Data|ALU|Add0~134\))) # (!\tL|Data|ALU|Add0~93_combout\ & (\tL|Data|ALU|Add0~94_combout\ & !\tL|Data|ALU|Add0~134\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~93_combout\,
	datab => \tL|Data|ALU|Add0~94_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~134\,
	combout => \tL|Data|ALU|Add0~135_combout\,
	cout => \tL|Data|ALU|Add0~136\);

-- Location: LCCOMB_X41_Y9_N2
\tL|Data|ALU|Add0~137\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~137_combout\ = (\tL|Data|ALU|Add0~91_combout\ & ((\tL|Data|ALU|Add0~92_combout\ & (\tL|Data|ALU|Add0~136\ & VCC)) # (!\tL|Data|ALU|Add0~92_combout\ & (!\tL|Data|ALU|Add0~136\)))) # (!\tL|Data|ALU|Add0~91_combout\ & 
-- ((\tL|Data|ALU|Add0~92_combout\ & (!\tL|Data|ALU|Add0~136\)) # (!\tL|Data|ALU|Add0~92_combout\ & ((\tL|Data|ALU|Add0~136\) # (GND)))))
-- \tL|Data|ALU|Add0~138\ = CARRY((\tL|Data|ALU|Add0~91_combout\ & (!\tL|Data|ALU|Add0~92_combout\ & !\tL|Data|ALU|Add0~136\)) # (!\tL|Data|ALU|Add0~91_combout\ & ((!\tL|Data|ALU|Add0~136\) # (!\tL|Data|ALU|Add0~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~91_combout\,
	datab => \tL|Data|ALU|Add0~92_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~136\,
	combout => \tL|Data|ALU|Add0~137_combout\,
	cout => \tL|Data|ALU|Add0~138\);

-- Location: LCCOMB_X45_Y13_N28
\tL|Data|ALU|Add0~198\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~198_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\ & (!\tL|Data|RegAMux|output[24]~21_combout\)) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Data|RegBMux|output[24]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[24]~21_combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|RegBMux|output[24]~58_combout\,
	combout => \tL|Data|ALU|Add0~198_combout\);

-- Location: FF_X42_Y24_N17
\tL|Data|RegFile|regs[24][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][24]~q\);

-- Location: FF_X42_Y24_N15
\tL|Data|RegFile|regs[16][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][24]~q\);

-- Location: LCCOMB_X42_Y24_N14
\tL|Data|RegFile|Mux7~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux7~6_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[24][24]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[16][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[24][24]~q\,
	datac => \tL|Data|RegFile|regs[16][24]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux7~6_combout\);

-- Location: FF_X43_Y20_N21
\tL|Data|RegFile|regs[20][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][24]~q\);

-- Location: LCCOMB_X43_Y20_N22
\tL|Data|RegFile|Mux7~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux7~7_combout\ = (\tL|Data|RegFile|Mux7~6_combout\ & (((\tL|Data|RegFile|regs[28][24]~q\)) # (!\tL|Data|InstReg|out25_to_21\(2)))) # (!\tL|Data|RegFile|Mux7~6_combout\ & (\tL|Data|InstReg|out25_to_21\(2) & 
-- ((\tL|Data|RegFile|regs[20][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux7~6_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[28][24]~q\,
	datad => \tL|Data|RegFile|regs[20][24]~q\,
	combout => \tL|Data|RegFile|Mux7~7_combout\);

-- Location: FF_X40_Y21_N5
\tL|Data|RegFile|regs[21][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][24]~q\);

-- Location: FF_X40_Y21_N19
\tL|Data|RegFile|regs[29][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][24]~q\);

-- Location: FF_X41_Y21_N5
\tL|Data|RegFile|regs[25][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][24]~q\);

-- Location: FF_X41_Y21_N23
\tL|Data|RegFile|regs[17][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][24]~q\);

-- Location: LCCOMB_X41_Y21_N22
\tL|Data|RegFile|Mux7~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux7~4_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[25][24]~q\) # ((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|regs[17][24]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[25][24]~q\,
	datac => \tL|Data|RegFile|regs[17][24]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux7~4_combout\);

-- Location: LCCOMB_X40_Y21_N18
\tL|Data|RegFile|Mux7~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux7~5_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux7~4_combout\ & ((\tL|Data|RegFile|regs[29][24]~q\))) # (!\tL|Data|RegFile|Mux7~4_combout\ & (\tL|Data|RegFile|regs[21][24]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[21][24]~q\,
	datac => \tL|Data|RegFile|regs[29][24]~q\,
	datad => \tL|Data|RegFile|Mux7~4_combout\,
	combout => \tL|Data|RegFile|Mux7~5_combout\);

-- Location: LCCOMB_X44_Y21_N20
\tL|Data|RegFile|Mux7~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux7~8_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|InstReg|out25_to_21\(1)) # (\tL|Data|RegFile|Mux7~5_combout\)))) # (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|Mux7~7_combout\ & 
-- (!\tL|Data|InstReg|out25_to_21\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|Mux7~7_combout\,
	datac => \tL|Data|InstReg|out25_to_21\(1),
	datad => \tL|Data|RegFile|Mux7~5_combout\,
	combout => \tL|Data|RegFile|Mux7~8_combout\);

-- Location: FF_X45_Y24_N23
\tL|Data|RegFile|regs[30][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][24]~q\);

-- Location: FF_X46_Y24_N29
\tL|Data|RegFile|regs[22][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][24]~q\);

-- Location: FF_X46_Y24_N23
\tL|Data|RegFile|regs[18][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][24]~q\);

-- Location: LCCOMB_X46_Y24_N22
\tL|Data|RegFile|Mux7~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux7~2_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[22][24]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[18][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[22][24]~q\,
	datac => \tL|Data|RegFile|regs[18][24]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux7~2_combout\);

-- Location: FF_X45_Y24_N21
\tL|Data|RegFile|regs[26][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][24]~q\);

-- Location: LCCOMB_X45_Y24_N20
\tL|Data|RegFile|Mux7~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux7~3_combout\ = (\tL|Data|RegFile|Mux7~2_combout\ & ((\tL|Data|RegFile|regs[30][24]~q\) # ((!\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|RegFile|Mux7~2_combout\ & (((\tL|Data|RegFile|regs[26][24]~q\ & 
-- \tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[30][24]~q\,
	datab => \tL|Data|RegFile|Mux7~2_combout\,
	datac => \tL|Data|RegFile|regs[26][24]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux7~3_combout\);

-- Location: FF_X45_Y21_N7
\tL|Data|RegFile|regs[23][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][24]~q\);

-- Location: FF_X45_Y21_N21
\tL|Data|RegFile|regs[19][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][24]~q\);

-- Location: LCCOMB_X45_Y21_N20
\tL|Data|RegFile|Mux7~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux7~9_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[23][24]~q\) # ((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|regs[19][24]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[23][24]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[19][24]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux7~9_combout\);

-- Location: FF_X43_Y22_N23
\tL|Data|RegFile|regs[27][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][24]~q\);

-- Location: LCCOMB_X44_Y16_N12
\tL|Data|RegFile|regs~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs~26_combout\ = (\tL|Control|curr_state.jal_2~q\ & (\tL|Data|ALU|Mux7~10_combout\)) # (!\tL|Control|curr_state.jal_2~q\ & ((\tL|Data|MemtoRegMux|output[24]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux7~10_combout\,
	datab => \tL|Control|curr_state.jal_2~q\,
	datad => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	combout => \tL|Data|RegFile|regs~26_combout\);

-- Location: FF_X44_Y16_N13
\tL|Data|RegFile|regs[31][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][24]~q\);

-- Location: LCCOMB_X43_Y22_N22
\tL|Data|RegFile|Mux7~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux7~10_combout\ = (\tL|Data|RegFile|Mux7~9_combout\ & (((\tL|Data|RegFile|regs[31][24]~q\)) # (!\tL|Data|InstReg|out25_to_21\(3)))) # (!\tL|Data|RegFile|Mux7~9_combout\ & (\tL|Data|InstReg|out25_to_21\(3) & 
-- (\tL|Data|RegFile|regs[27][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux7~9_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[27][24]~q\,
	datad => \tL|Data|RegFile|regs[31][24]~q\,
	combout => \tL|Data|RegFile|Mux7~10_combout\);

-- Location: LCCOMB_X45_Y22_N26
\tL|Data|RegFile|Mux7~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux7~11_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux7~8_combout\ & ((\tL|Data|RegFile|Mux7~10_combout\))) # (!\tL|Data|RegFile|Mux7~8_combout\ & (\tL|Data|RegFile|Mux7~3_combout\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|Mux7~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|Mux7~8_combout\,
	datac => \tL|Data|RegFile|Mux7~3_combout\,
	datad => \tL|Data|RegFile|Mux7~10_combout\,
	combout => \tL|Data|RegFile|Mux7~11_combout\);

-- Location: FF_X45_Y22_N9
\tL|Data|RegFile|regs[9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][24]~q\);

-- Location: FF_X45_Y22_N19
\tL|Data|RegFile|regs[11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][24]~q\);

-- Location: FF_X41_Y22_N27
\tL|Data|RegFile|regs[8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][24]~q\);

-- Location: FF_X41_Y22_N9
\tL|Data|RegFile|regs[10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][24]~q\);

-- Location: LCCOMB_X41_Y22_N26
\tL|Data|RegFile|Mux7~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux7~12_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0)) # ((\tL|Data|RegFile|regs[10][24]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(1) & (!\tL|Data|InstReg|out25_to_21\(0) & 
-- (\tL|Data|RegFile|regs[8][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[8][24]~q\,
	datad => \tL|Data|RegFile|regs[10][24]~q\,
	combout => \tL|Data|RegFile|Mux7~12_combout\);

-- Location: LCCOMB_X45_Y22_N18
\tL|Data|RegFile|Mux7~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux7~13_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux7~12_combout\ & ((\tL|Data|RegFile|regs[11][24]~q\))) # (!\tL|Data|RegFile|Mux7~12_combout\ & (\tL|Data|RegFile|regs[9][24]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|regs[9][24]~q\,
	datac => \tL|Data|RegFile|regs[11][24]~q\,
	datad => \tL|Data|RegFile|Mux7~12_combout\,
	combout => \tL|Data|RegFile|Mux7~13_combout\);

-- Location: FF_X45_Y20_N31
\tL|Data|RegFile|regs[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][24]~q\);

-- Location: FF_X45_Y20_N5
\tL|Data|RegFile|regs[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][24]~q\);

-- Location: LCCOMB_X45_Y20_N4
\tL|Data|RegFile|Mux7~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux7~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|regs[2][24]~q\) # ((\tL|Data|RegFile|rd_data0[8]~4_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & (((\tL|Data|RegFile|regs[1][24]~q\ & 
-- !\tL|Data|RegFile|rd_data0[8]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[2][24]~q\,
	datab => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datac => \tL|Data|RegFile|regs[1][24]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	combout => \tL|Data|RegFile|Mux7~16_combout\);

-- Location: FF_X46_Y17_N31
\tL|Data|RegFile|regs[6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][24]~q\);

-- Location: FF_X43_Y17_N19
\tL|Data|RegFile|regs[4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][24]~q\);

-- Location: FF_X43_Y17_N13
\tL|Data|RegFile|regs[5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][24]~q\);

-- Location: LCCOMB_X43_Y17_N18
\tL|Data|RegFile|Mux7~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux7~14_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1)) # ((\tL|Data|RegFile|regs[5][24]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(0) & (!\tL|Data|InstReg|out25_to_21\(1) & 
-- (\tL|Data|RegFile|regs[4][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[4][24]~q\,
	datad => \tL|Data|RegFile|regs[5][24]~q\,
	combout => \tL|Data|RegFile|Mux7~14_combout\);

-- Location: FF_X47_Y17_N23
\tL|Data|RegFile|regs[7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][24]~q\);

-- Location: LCCOMB_X47_Y17_N22
\tL|Data|RegFile|Mux7~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux7~15_combout\ = (\tL|Data|RegFile|Mux7~14_combout\ & (((\tL|Data|RegFile|regs[7][24]~q\) # (!\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|RegFile|Mux7~14_combout\ & (\tL|Data|RegFile|regs[6][24]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[6][24]~q\,
	datab => \tL|Data|RegFile|Mux7~14_combout\,
	datac => \tL|Data|RegFile|regs[7][24]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux7~15_combout\);

-- Location: FF_X46_Y18_N1
\tL|Data|RegFile|regs[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][24]~q\);

-- Location: LCCOMB_X46_Y18_N0
\tL|Data|RegFile|Mux7~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux7~17_combout\ = (\tL|Data|RegFile|Mux7~16_combout\ & (((\tL|Data|RegFile|regs[3][24]~q\) # (!\tL|Data|RegFile|rd_data0[8]~4_combout\)))) # (!\tL|Data|RegFile|Mux7~16_combout\ & (\tL|Data|RegFile|Mux7~15_combout\ & 
-- ((\tL|Data|RegFile|rd_data0[8]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux7~16_combout\,
	datab => \tL|Data|RegFile|Mux7~15_combout\,
	datac => \tL|Data|RegFile|regs[3][24]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	combout => \tL|Data|RegFile|Mux7~17_combout\);

-- Location: LCCOMB_X45_Y22_N24
\tL|Data|RegFile|Mux7~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux7~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~2_combout\ & (((\tL|Data|RegFile|rd_data0[8]~3_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & ((\tL|Data|RegFile|rd_data0[8]~3_combout\ & (\tL|Data|RegFile|Mux7~13_combout\)) # 
-- (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & ((\tL|Data|RegFile|Mux7~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datab => \tL|Data|RegFile|Mux7~13_combout\,
	datac => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datad => \tL|Data|RegFile|Mux7~17_combout\,
	combout => \tL|Data|RegFile|Mux7~18_combout\);

-- Location: FF_X45_Y16_N27
\tL|Data|RegFile|regs[15][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][24]~q\);

-- Location: FF_X44_Y19_N29
\tL|Data|RegFile|regs[14][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][24]~q\);

-- Location: FF_X43_Y19_N27
\tL|Data|RegFile|regs[13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][24]~q\);

-- Location: FF_X44_Y19_N3
\tL|Data|RegFile|regs[12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][24]~q\);

-- Location: LCCOMB_X44_Y19_N2
\tL|Data|RegFile|Mux7~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux7~19_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[13][24]~q\) # ((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|regs[12][24]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[13][24]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[12][24]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux7~19_combout\);

-- Location: LCCOMB_X44_Y19_N28
\tL|Data|RegFile|Mux7~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux7~20_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux7~19_combout\ & (\tL|Data|RegFile|regs[15][24]~q\)) # (!\tL|Data|RegFile|Mux7~19_combout\ & ((\tL|Data|RegFile|regs[14][24]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux7~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|regs[15][24]~q\,
	datac => \tL|Data|RegFile|regs[14][24]~q\,
	datad => \tL|Data|RegFile|Mux7~19_combout\,
	combout => \tL|Data|RegFile|Mux7~20_combout\);

-- Location: LCCOMB_X45_Y22_N6
\tL|Data|RegFile|Mux7~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux7~21_combout\ = (\tL|Data|RegFile|Mux7~18_combout\ & (((\tL|Data|RegFile|Mux7~20_combout\) # (!\tL|Data|RegFile|rd_data0[8]~2_combout\)))) # (!\tL|Data|RegFile|Mux7~18_combout\ & (\tL|Data|RegFile|Mux7~11_combout\ & 
-- ((\tL|Data|RegFile|rd_data0[8]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux7~11_combout\,
	datab => \tL|Data|RegFile|Mux7~18_combout\,
	datac => \tL|Data|RegFile|Mux7~20_combout\,
	datad => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	combout => \tL|Data|RegFile|Mux7~21_combout\);

-- Location: LCCOMB_X44_Y14_N12
\tL|Data|RegFile|Mux7~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux7~22_combout\ = (\tL|Data|RegFile|Mux7~21_combout\ & ((\tL|Data|InstReg|out25_to_21\(2)) # ((\tL|Data|InstReg|out25_to_21\(0)) # (\tL|Data|RegFile|rd_data0[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	datad => \tL|Data|RegFile|Mux7~21_combout\,
	combout => \tL|Data|RegFile|Mux7~22_combout\);

-- Location: FF_X44_Y14_N13
\tL|Data|RegFile|rd_data0[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux7~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(24));

-- Location: LCCOMB_X44_Y14_N8
\tL|Data|ALU|Add0~229\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~229_combout\ = (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(24))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output\(24),
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Control|WideOr8~combout\,
	datad => \tL|Data|RegFile|rd_data0\(24),
	combout => \tL|Data|ALU|Add0~229_combout\);

-- Location: LCCOMB_X45_Y13_N10
\tL|Data|ALU|SIG_Result_Low~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~21_combout\ = (\tL|Data|RegAMux|output[24]~21_combout\ & ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|RegFile|rd_data1\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|Equal2~2_combout\,
	datab => \tL|Data|RegBMux|output[18]~48_combout\,
	datac => \tL|Data|RegAMux|output[24]~21_combout\,
	datad => \tL|Data|RegFile|rd_data1\(24),
	combout => \tL|Data|ALU|SIG_Result_Low~21_combout\);

-- Location: LCCOMB_X45_Y13_N4
\tL|Data|ALU|Mux7~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux7~2_combout\ = (\tL|Data|ALU|Mux21~10_combout\ & ((\tL|Data|ALU|Mux21~11_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|op_1~12_combout\))) # (!\tL|Data|ALU|Mux21~11_combout\ & (!\tL|Data|RegBMux|output[24]~58_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~10_combout\ & (((!\tL|Data|ALU|Mux21~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[24]~58_combout\,
	datab => \tL|Data|ALU|Mux21~10_combout\,
	datac => \tL|Data|ALU|Mult0|auto_generated|op_1~12_combout\,
	datad => \tL|Data|ALU|Mux21~11_combout\,
	combout => \tL|Data|ALU|Mux7~2_combout\);

-- Location: LCCOMB_X45_Y13_N2
\tL|Data|ALU|Mux7~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux7~3_combout\ = (\tL|Data|ALU|Mux21~9_combout\ & ((\tL|Data|ALU|Mux7~2_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~12_combout\))) # (!\tL|Data|ALU|Mux7~2_combout\ & (\tL|Data|ALU|SIG_Result_Low~21_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~9_combout\ & (((\tL|Data|ALU|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|SIG_Result_Low~21_combout\,
	datab => \tL|Data|ALU|Mux21~9_combout\,
	datac => \tL|Data|ALU|Mux7~2_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|op_1~12_combout\,
	combout => \tL|Data|ALU|Mux7~3_combout\);

-- Location: LCCOMB_X45_Y13_N12
\tL|Data|ALU|Mux7~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux7~4_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & (((\tL|Data|ALU|Mux21~12_combout\)))) # (!\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux21~12_combout\ & ((\tL|Data|ALU|Mux7~3_combout\))) # (!\tL|Data|ALU|Mux21~12_combout\ & 
-- (\tL|Data|ALU|Add0~229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~229_combout\,
	datab => \tL|Data|ALU|Mux21~13_combout\,
	datac => \tL|Data|ALU|Mux21~12_combout\,
	datad => \tL|Data|ALU|Mux7~3_combout\,
	combout => \tL|Data|ALU|Mux7~4_combout\);

-- Location: LCCOMB_X45_Y13_N22
\tL|Data|ALU|Mux7~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux7~5_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux7~4_combout\ & (\tL|Data|ALU|Add0~137_combout\)) # (!\tL|Data|ALU|Mux7~4_combout\ & ((\tL|Data|ALU|Add0~198_combout\))))) # (!\tL|Data|ALU|Mux21~13_combout\ & 
-- (((\tL|Data|ALU|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~137_combout\,
	datab => \tL|Data|ALU|Add0~198_combout\,
	datac => \tL|Data|ALU|Mux21~13_combout\,
	datad => \tL|Data|ALU|Mux7~4_combout\,
	combout => \tL|Data|ALU|Mux7~5_combout\);

-- Location: LCCOMB_X45_Y16_N2
\tL|Data|ALU|Mux7~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux7~10_combout\ = (\tL|Data|ALU|Mux3~2_combout\ & ((\tL|Data|ALU|Mux7~9_combout\ & ((\tL|Data|ALU|Mux7~5_combout\))) # (!\tL|Data|ALU|Mux7~9_combout\ & (\tL|Data|ALU|Mux7~1_combout\)))) # (!\tL|Data|ALU|Mux3~2_combout\ & 
-- (((\tL|Data|ALU|Mux7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux7~1_combout\,
	datab => \tL|Data|ALU|Mux3~2_combout\,
	datac => \tL|Data|ALU|Mux7~9_combout\,
	datad => \tL|Data|ALU|Mux7~5_combout\,
	combout => \tL|Data|ALU|Mux7~10_combout\);

-- Location: FF_X45_Y16_N3
\tL|Data|ALUOut|output[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux7~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(24));

-- Location: FF_X41_Y14_N17
\tL|Data|ScuffedOut|output[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|ALUOut|output\(24),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(24));

-- Location: LCCOMB_X44_Y14_N22
\tL|Data|PCReg|output[24]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[24]~7_combout\ = (\tL|Control|curr_state.branch_2~q\ & ((\tL|Data|ScuffedOut|output\(24)))) # (!\tL|Control|curr_state.branch_2~q\ & (\tL|Data|InstReg|out25_to_21\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.branch_2~q\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datad => \tL|Data|ScuffedOut|output\(24),
	combout => \tL|Data|PCReg|output[24]~7_combout\);

-- Location: FF_X44_Y14_N23
\tL|Data|PCReg|output[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[24]~7_combout\,
	asdata => \tL|Data|ALU|Mux7~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Data|PCSourceMux|ALT_INV_Equal1~0_combout\,
	ena => \tL|Data|PCEnable~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(24));

-- Location: LCCOMB_X44_Y14_N14
\tL|Data|RegAMux|output[24]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[24]~21_combout\ = (\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(24))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output\(24),
	datac => \tL|Control|WideOr8~combout\,
	datad => \tL|Data|RegFile|rd_data0\(24),
	combout => \tL|Data|RegAMux|output[24]~21_combout\);

-- Location: LCCOMB_X41_Y9_N26
\tL|Data|ALU|Add0~91\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~91_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Mux21~14_combout\ & (!\tL|Data|RegAMux|output[24]~21_combout\)) # (!\tL|Data|ALU|Mux21~14_combout\ & ((\tL|Data|RegBMux|output[24]~58_combout\))))) # 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (((!\tL|Data|RegBMux|output[24]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~14_combout\,
	datab => \tL|Data|RegAMux|output[24]~21_combout\,
	datac => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datad => \tL|Data|RegBMux|output[24]~58_combout\,
	combout => \tL|Data|ALU|Add0~91_combout\);

-- Location: LCCOMB_X41_Y9_N4
\tL|Data|ALU|Add0~139\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~139_combout\ = ((\tL|Data|ALU|Add0~89_combout\ $ (\tL|Data|ALU|Add0~90_combout\ $ (!\tL|Data|ALU|Add0~138\)))) # (GND)
-- \tL|Data|ALU|Add0~140\ = CARRY((\tL|Data|ALU|Add0~89_combout\ & ((\tL|Data|ALU|Add0~90_combout\) # (!\tL|Data|ALU|Add0~138\))) # (!\tL|Data|ALU|Add0~89_combout\ & (\tL|Data|ALU|Add0~90_combout\ & !\tL|Data|ALU|Add0~138\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~89_combout\,
	datab => \tL|Data|ALU|Add0~90_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~138\,
	combout => \tL|Data|ALU|Add0~139_combout\,
	cout => \tL|Data|ALU|Add0~140\);

-- Location: LCCOMB_X41_Y9_N6
\tL|Data|ALU|Add0~141\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~141_combout\ = (\tL|Data|ALU|Add0~87_combout\ & ((\tL|Data|ALU|Add0~88_combout\ & (\tL|Data|ALU|Add0~140\ & VCC)) # (!\tL|Data|ALU|Add0~88_combout\ & (!\tL|Data|ALU|Add0~140\)))) # (!\tL|Data|ALU|Add0~87_combout\ & 
-- ((\tL|Data|ALU|Add0~88_combout\ & (!\tL|Data|ALU|Add0~140\)) # (!\tL|Data|ALU|Add0~88_combout\ & ((\tL|Data|ALU|Add0~140\) # (GND)))))
-- \tL|Data|ALU|Add0~142\ = CARRY((\tL|Data|ALU|Add0~87_combout\ & (!\tL|Data|ALU|Add0~88_combout\ & !\tL|Data|ALU|Add0~140\)) # (!\tL|Data|ALU|Add0~87_combout\ & ((!\tL|Data|ALU|Add0~140\) # (!\tL|Data|ALU|Add0~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~87_combout\,
	datab => \tL|Data|ALU|Add0~88_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~140\,
	combout => \tL|Data|ALU|Add0~141_combout\,
	cout => \tL|Data|ALU|Add0~142\);

-- Location: LCCOMB_X41_Y9_N8
\tL|Data|ALU|Add0~143\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~143_combout\ = ((\tL|Data|ALU|Add0~86_combout\ $ (\tL|Data|ALU|Add0~85_combout\ $ (!\tL|Data|ALU|Add0~142\)))) # (GND)
-- \tL|Data|ALU|Add0~144\ = CARRY((\tL|Data|ALU|Add0~86_combout\ & ((\tL|Data|ALU|Add0~85_combout\) # (!\tL|Data|ALU|Add0~142\))) # (!\tL|Data|ALU|Add0~86_combout\ & (\tL|Data|ALU|Add0~85_combout\ & !\tL|Data|ALU|Add0~142\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~86_combout\,
	datab => \tL|Data|ALU|Add0~85_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~142\,
	combout => \tL|Data|ALU|Add0~143_combout\,
	cout => \tL|Data|ALU|Add0~144\);

-- Location: LCCOMB_X39_Y11_N24
\tL|Data|ALU|Mux4~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux4~8_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\ & (!\tL|Data|RegAMux|output[27]~18_combout\ & ((\tL|Data|ALU|Mux21~13_combout\)))) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Data|ALU|Mux21~13_combout\ & 
-- ((\tL|Data|RegBMux|output[27]~55_combout\))) # (!\tL|Data|ALU|Mux21~13_combout\ & (\tL|Data|RegAMux|output[27]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datab => \tL|Data|RegAMux|output[27]~18_combout\,
	datac => \tL|Data|RegBMux|output[27]~55_combout\,
	datad => \tL|Data|ALU|Mux21~13_combout\,
	combout => \tL|Data|ALU|Mux4~8_combout\);

-- Location: LCCOMB_X39_Y11_N18
\tL|Data|ALU|Mux4~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux4~14_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & (\tL|Data|ALU|Mux21~13_combout\)) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & ((\tL|Data|ALU|Mux4~8_combout\))))) # (!\tL|Data|ALUCtrl|Mux15~2_combout\ 
-- & (\tL|Data|ALU|Mux21~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|ALU|Mux21~13_combout\,
	datac => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datad => \tL|Data|ALU|Mux4~8_combout\,
	combout => \tL|Data|ALU|Mux4~14_combout\);

-- Location: LCCOMB_X45_Y12_N18
\tL|Data|ALU|SIG_Result_Low~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~17_combout\ = (\tL|Data|RegAMux|output[27]~18_combout\ & ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegFile|rd_data1\(27) & \tL|Data|RegBMux|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(27),
	datab => \tL|Data|RegBMux|Equal2~2_combout\,
	datac => \tL|Data|RegAMux|output[27]~18_combout\,
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|ALU|SIG_Result_Low~17_combout\);

-- Location: LCCOMB_X46_Y13_N0
\tL|Data|ALU|Mux4~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux4~6_combout\ = (\tL|Data|ALU|Mux21~11_combout\ & (((\tL|Data|ALU|Mux21~10_combout\ & \tL|Data|ALU|Mult0|auto_generated|op_1~18_combout\)))) # (!\tL|Data|ALU|Mux21~11_combout\ & (((!\tL|Data|ALU|Mux21~10_combout\)) # 
-- (!\tL|Data|RegBMux|output[27]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[27]~55_combout\,
	datab => \tL|Data|ALU|Mux21~11_combout\,
	datac => \tL|Data|ALU|Mux21~10_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|op_1~18_combout\,
	combout => \tL|Data|ALU|Mux4~6_combout\);

-- Location: LCCOMB_X45_Y16_N10
\tL|Data|ALU|Mux4~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux4~7_combout\ = (\tL|Data|ALU|Mux21~9_combout\ & ((\tL|Data|ALU|Mux4~6_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~18_combout\))) # (!\tL|Data|ALU|Mux4~6_combout\ & (\tL|Data|ALU|SIG_Result_Low~17_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~9_combout\ & (((\tL|Data|ALU|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~9_combout\,
	datab => \tL|Data|ALU|SIG_Result_Low~17_combout\,
	datac => \tL|Data|ALU|Mult1|auto_generated|op_1~18_combout\,
	datad => \tL|Data|ALU|Mux4~6_combout\,
	combout => \tL|Data|ALU|Mux4~7_combout\);

-- Location: LCCOMB_X45_Y16_N12
\tL|Data|ALU|Mux4~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux4~9_combout\ = (\tL|Data|ALU|Mux21~12_combout\ & ((\tL|Data|ALU|Mux4~14_combout\ & (\tL|Data|ALU|Add0~143_combout\)) # (!\tL|Data|ALU|Mux4~14_combout\ & ((\tL|Data|ALU|Mux4~7_combout\))))) # (!\tL|Data|ALU|Mux21~12_combout\ & 
-- (((\tL|Data|ALU|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~12_combout\,
	datab => \tL|Data|ALU|Add0~143_combout\,
	datac => \tL|Data|ALU|Mux4~14_combout\,
	datad => \tL|Data|ALU|Mux4~7_combout\,
	combout => \tL|Data|ALU|Mux4~9_combout\);

-- Location: LCCOMB_X45_Y16_N30
\tL|Data|ALU|Mux4~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux4~13_combout\ = (\tL|Data|ALU|Mux4~12_combout\ & (((\tL|Data|ALU|Mux4~9_combout\)) # (!\tL|Data|ALU|Mux3~2_combout\))) # (!\tL|Data|ALU|Mux4~12_combout\ & (\tL|Data|ALU|Mux3~2_combout\ & (\tL|Data|ALU|Mux4~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux4~12_combout\,
	datab => \tL|Data|ALU|Mux3~2_combout\,
	datac => \tL|Data|ALU|Mux4~5_combout\,
	datad => \tL|Data|ALU|Mux4~9_combout\,
	combout => \tL|Data|ALU|Mux4~13_combout\);

-- Location: LCCOMB_X44_Y17_N2
\tL|Data|RegLow|output[27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegLow|output[27]~feeder_combout\ = \tL|Data|ALU|Mux4~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|ALU|Mux4~13_combout\,
	combout => \tL|Data|RegLow|output[27]~feeder_combout\);

-- Location: FF_X44_Y17_N3
\tL|Data|RegLow|output[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegLow|output[27]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(27));

-- Location: FF_X40_Y16_N9
\tL|Data|MemDataReg|output[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[27]~37_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(27));

-- Location: LCCOMB_X47_Y11_N8
\tL|Data|ALU|Mult0|auto_generated|add9_result[28]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[28]~56_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT10\ $ (\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT28\ $ (!\tL|Data|ALU|Mult0|auto_generated|add9_result[27]~55\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[28]~57\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT10\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT28\) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[27]~55\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT10\ & (\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT28\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[27]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT10\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT28\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[27]~55\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[28]~56_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[28]~57\);

-- Location: LCCOMB_X47_Y11_N10
\tL|Data|ALU|Mult0|auto_generated|add9_result[29]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[29]~58_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT11\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT29\ & (\tL|Data|ALU|Mult0|auto_generated|add9_result[28]~57\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT29\ & (!\tL|Data|ALU|Mult0|auto_generated|add9_result[28]~57\)))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT11\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT29\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[28]~57\)) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT29\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[28]~57\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[29]~59\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT11\ & (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT29\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[28]~57\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT11\ & ((!\tL|Data|ALU|Mult0|auto_generated|add9_result[28]~57\) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT11\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT29\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[28]~57\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[29]~58_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[29]~59\);

-- Location: LCCOMB_X47_Y11_N12
\tL|Data|ALU|Mult0|auto_generated|add9_result[30]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[30]~60_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT30\ $ (\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT12\ $ (!\tL|Data|ALU|Mult0|auto_generated|add9_result[29]~59\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[30]~61\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT30\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT12\) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[29]~59\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT30\ & (\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT12\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[29]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT30\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT12\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[29]~59\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[30]~60_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[30]~61\);

-- Location: LCCOMB_X47_Y11_N14
\tL|Data|ALU|Mult0|auto_generated|add9_result[31]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[31]~62_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT13\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT31\ & (\tL|Data|ALU|Mult0|auto_generated|add9_result[30]~61\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT31\ & (!\tL|Data|ALU|Mult0|auto_generated|add9_result[30]~61\)))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT13\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT31\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[30]~61\)) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT31\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[30]~61\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[31]~63\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT13\ & (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT31\ & !\tL|Data|ALU|Mult0|auto_generated|add9_result[30]~61\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT13\ & ((!\tL|Data|ALU|Mult0|auto_generated|add9_result[30]~61\) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT13\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out6~DATAOUT31\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[30]~61\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[31]~62_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|add9_result[31]~63\);

-- Location: LCCOMB_X47_Y11_N16
\tL|Data|ALU|Mult0|auto_generated|add9_result[32]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|add9_result[32]~64_combout\ = !\tL|Data|ALU|Mult0|auto_generated|add9_result[31]~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \tL|Data|ALU|Mult0|auto_generated|add9_result[31]~63\,
	combout => \tL|Data|ALU|Mult0|auto_generated|add9_result[32]~64_combout\);

-- Location: LCCOMB_X46_Y12_N26
\tL|Data|ALU|Mult0|auto_generated|op_1~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~56_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT28\ $ (\tL|Data|ALU|Mult0|auto_generated|add9_result[28]~56_combout\ $ (!\tL|Data|ALU|Mult0|auto_generated|op_1~55\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|op_1~57\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT28\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[28]~56_combout\) # (!\tL|Data|ALU|Mult0|auto_generated|op_1~55\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT28\ & (\tL|Data|ALU|Mult0|auto_generated|add9_result[28]~56_combout\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT28\,
	datab => \tL|Data|ALU|Mult0|auto_generated|add9_result[28]~56_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~55\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~56_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~57\);

-- Location: LCCOMB_X46_Y12_N28
\tL|Data|ALU|Mult0|auto_generated|op_1~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~58_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT29\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[29]~58_combout\ & (\tL|Data|ALU|Mult0|auto_generated|op_1~57\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[29]~58_combout\ & (!\tL|Data|ALU|Mult0|auto_generated|op_1~57\)))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT29\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[29]~58_combout\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|op_1~57\)) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[29]~58_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|op_1~57\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|op_1~59\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT29\ & (!\tL|Data|ALU|Mult0|auto_generated|add9_result[29]~58_combout\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~57\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT29\ & ((!\tL|Data|ALU|Mult0|auto_generated|op_1~57\) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[29]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT29\,
	datab => \tL|Data|ALU|Mult0|auto_generated|add9_result[29]~58_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~57\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~58_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~59\);

-- Location: LCCOMB_X46_Y12_N30
\tL|Data|ALU|Mult0|auto_generated|op_1~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~60_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|add9_result[30]~60_combout\ $ (\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT30\ $ (!\tL|Data|ALU|Mult0|auto_generated|op_1~59\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|op_1~61\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|add9_result[30]~60_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT30\) # (!\tL|Data|ALU|Mult0|auto_generated|op_1~59\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[30]~60_combout\ & (\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT30\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|add9_result[30]~60_combout\,
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT30\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~59\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~60_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~61\);

-- Location: LCCOMB_X46_Y11_N0
\tL|Data|ALU|Mult0|auto_generated|op_1~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~62_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT31\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[31]~62_combout\ & (\tL|Data|ALU|Mult0|auto_generated|op_1~61\ & VCC)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|add9_result[31]~62_combout\ & (!\tL|Data|ALU|Mult0|auto_generated|op_1~61\)))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT31\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[31]~62_combout\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|op_1~61\)) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[31]~62_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|op_1~61\) # (GND)))))
-- \tL|Data|ALU|Mult0|auto_generated|op_1~63\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT31\ & (!\tL|Data|ALU|Mult0|auto_generated|add9_result[31]~62_combout\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~61\)) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT31\ & ((!\tL|Data|ALU|Mult0|auto_generated|op_1~61\) # (!\tL|Data|ALU|Mult0|auto_generated|add9_result[31]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out4~DATAOUT31\,
	datab => \tL|Data|ALU|Mult0|auto_generated|add9_result[31]~62_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~61\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~62_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~63\);

-- Location: LCCOMB_X46_Y11_N2
\tL|Data|ALU|Mult0|auto_generated|op_1~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~64_combout\ = ((\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT14\ $ (\tL|Data|ALU|Mult0|auto_generated|add9_result[32]~64_combout\ $ (!\tL|Data|ALU|Mult0|auto_generated|op_1~63\)))) # (GND)
-- \tL|Data|ALU|Mult0|auto_generated|op_1~65\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT14\ & ((\tL|Data|ALU|Mult0|auto_generated|add9_result[32]~64_combout\) # (!\tL|Data|ALU|Mult0|auto_generated|op_1~63\))) # 
-- (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT14\ & (\tL|Data|ALU|Mult0|auto_generated|add9_result[32]~64_combout\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT14\,
	datab => \tL|Data|ALU|Mult0|auto_generated|add9_result[32]~64_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~63\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~64_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~65\);

-- Location: LCCOMB_X46_Y11_N4
\tL|Data|ALU|Mult0|auto_generated|op_1~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~66_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT15\ & (!\tL|Data|ALU|Mult0|auto_generated|op_1~65\)) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT15\ & 
-- ((\tL|Data|ALU|Mult0|auto_generated|op_1~65\) # (GND)))
-- \tL|Data|ALU|Mult0|auto_generated|op_1~67\ = CARRY((!\tL|Data|ALU|Mult0|auto_generated|op_1~65\) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT15\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~65\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~66_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~67\);

-- Location: LCCOMB_X46_Y11_N6
\tL|Data|ALU|Mult0|auto_generated|op_1~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~68_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT16\ & (\tL|Data|ALU|Mult0|auto_generated|op_1~67\ $ (GND))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT16\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|op_1~67\ & VCC))
-- \tL|Data|ALU|Mult0|auto_generated|op_1~69\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT16\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT16\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~67\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~68_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~69\);

-- Location: LCCOMB_X46_Y11_N8
\tL|Data|ALU|Mult0|auto_generated|op_1~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~70_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT17\ & (!\tL|Data|ALU|Mult0|auto_generated|op_1~69\)) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT17\ & 
-- ((\tL|Data|ALU|Mult0|auto_generated|op_1~69\) # (GND)))
-- \tL|Data|ALU|Mult0|auto_generated|op_1~71\ = CARRY((!\tL|Data|ALU|Mult0|auto_generated|op_1~69\) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT17\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~69\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~70_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~71\);

-- Location: LCCOMB_X46_Y11_N10
\tL|Data|ALU|Mult0|auto_generated|op_1~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~72_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT18\ & (\tL|Data|ALU|Mult0|auto_generated|op_1~71\ $ (GND))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT18\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|op_1~71\ & VCC))
-- \tL|Data|ALU|Mult0|auto_generated|op_1~73\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT18\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT18\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~71\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~72_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~73\);

-- Location: LCCOMB_X46_Y11_N12
\tL|Data|ALU|Mult0|auto_generated|op_1~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~74_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT19\ & (!\tL|Data|ALU|Mult0|auto_generated|op_1~73\)) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT19\ & 
-- ((\tL|Data|ALU|Mult0|auto_generated|op_1~73\) # (GND)))
-- \tL|Data|ALU|Mult0|auto_generated|op_1~75\ = CARRY((!\tL|Data|ALU|Mult0|auto_generated|op_1~73\) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT19\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~73\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~74_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~75\);

-- Location: LCCOMB_X46_Y11_N14
\tL|Data|ALU|Mult0|auto_generated|op_1~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~76_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT20\ & (\tL|Data|ALU|Mult0|auto_generated|op_1~75\ $ (GND))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT20\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|op_1~75\ & VCC))
-- \tL|Data|ALU|Mult0|auto_generated|op_1~77\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT20\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT20\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~75\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~76_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~77\);

-- Location: LCCOMB_X46_Y11_N16
\tL|Data|ALU|Mult0|auto_generated|op_1~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~78_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT21\ & (!\tL|Data|ALU|Mult0|auto_generated|op_1~77\)) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT21\ & 
-- ((\tL|Data|ALU|Mult0|auto_generated|op_1~77\) # (GND)))
-- \tL|Data|ALU|Mult0|auto_generated|op_1~79\ = CARRY((!\tL|Data|ALU|Mult0|auto_generated|op_1~77\) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT21\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~77\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~78_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~79\);

-- Location: LCCOMB_X46_Y11_N18
\tL|Data|ALU|Mult0|auto_generated|op_1~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~80_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT22\ & (\tL|Data|ALU|Mult0|auto_generated|op_1~79\ $ (GND))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT22\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|op_1~79\ & VCC))
-- \tL|Data|ALU|Mult0|auto_generated|op_1~81\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT22\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT22\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~79\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~80_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~81\);

-- Location: LCCOMB_X46_Y11_N20
\tL|Data|ALU|Mult0|auto_generated|op_1~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~82_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT23\ & (!\tL|Data|ALU|Mult0|auto_generated|op_1~81\)) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT23\ & 
-- ((\tL|Data|ALU|Mult0|auto_generated|op_1~81\) # (GND)))
-- \tL|Data|ALU|Mult0|auto_generated|op_1~83\ = CARRY((!\tL|Data|ALU|Mult0|auto_generated|op_1~81\) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT23\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~81\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~82_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~83\);

-- Location: LCCOMB_X29_Y14_N26
\tL|Data|ALU|Mult1|auto_generated|add9_result[28]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[28]~56_combout\ = ((\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT10\ $ (\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT28\ $ (!\tL|Data|ALU|Mult1|auto_generated|add9_result[27]~55\)))) # (GND)
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[28]~57\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT10\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT28\) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[27]~55\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT10\ & (\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT28\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[27]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT10\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT28\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[27]~55\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[28]~56_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[28]~57\);

-- Location: LCCOMB_X29_Y14_N28
\tL|Data|ALU|Mult1|auto_generated|add9_result[29]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[29]~58_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT29\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT11\ & (\tL|Data|ALU|Mult1|auto_generated|add9_result[28]~57\ & VCC)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT11\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[28]~57\)))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT29\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT11\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[28]~57\)) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT11\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[28]~57\) # (GND)))))
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[29]~59\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT29\ & (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT11\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[28]~57\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT29\ & ((!\tL|Data|ALU|Mult1|auto_generated|add9_result[28]~57\) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT29\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT11\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[28]~57\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[29]~58_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[29]~59\);

-- Location: LCCOMB_X29_Y14_N30
\tL|Data|ALU|Mult1|auto_generated|add9_result[30]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[30]~60_combout\ = ((\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT12\ $ (\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT30\ $ (!\tL|Data|ALU|Mult1|auto_generated|add9_result[29]~59\)))) # (GND)
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[30]~61\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT12\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT30\) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[29]~59\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT12\ & (\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT30\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[29]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT12\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT30\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[29]~59\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[30]~60_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[30]~61\);

-- Location: LCCOMB_X29_Y13_N0
\tL|Data|ALU|Mult1|auto_generated|add9_result[31]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[31]~62_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT31\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT13\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[30]~61\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT13\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[30]~61\) # (GND))))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT31\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT13\ & 
-- (\tL|Data|ALU|Mult1|auto_generated|add9_result[30]~61\ & VCC)) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT13\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[30]~61\))))
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[31]~63\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT31\ & ((!\tL|Data|ALU|Mult1|auto_generated|add9_result[30]~61\) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT13\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT31\ & (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT13\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[30]~61\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out6~DATAOUT31\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT13\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[30]~61\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[31]~62_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[31]~63\);

-- Location: LCCOMB_X29_Y13_N2
\tL|Data|ALU|Mult1|auto_generated|add9_result[32]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[32]~64_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT14\ & (\tL|Data|ALU|Mult1|auto_generated|add9_result[31]~63\ $ (GND))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT14\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[31]~63\ & VCC))
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[32]~65\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT14\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[31]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT14\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[31]~63\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[32]~64_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[32]~65\);

-- Location: LCCOMB_X29_Y13_N4
\tL|Data|ALU|Mult1|auto_generated|add9_result[33]~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[33]~66_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT15\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[32]~65\)) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT15\ & 
-- ((\tL|Data|ALU|Mult1|auto_generated|add9_result[32]~65\) # (GND)))
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[33]~67\ = CARRY((!\tL|Data|ALU|Mult1|auto_generated|add9_result[32]~65\) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT15\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[32]~65\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[33]~66_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[33]~67\);

-- Location: LCCOMB_X29_Y13_N6
\tL|Data|ALU|Mult1|auto_generated|add9_result[34]~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[34]~68_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT16\ & (\tL|Data|ALU|Mult1|auto_generated|add9_result[33]~67\ $ (GND))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT16\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[33]~67\ & VCC))
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[34]~69\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT16\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[33]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT16\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[33]~67\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[34]~68_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[34]~69\);

-- Location: LCCOMB_X29_Y13_N8
\tL|Data|ALU|Mult1|auto_generated|add9_result[35]~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[35]~70_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT17\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[34]~69\)) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT17\ & 
-- ((\tL|Data|ALU|Mult1|auto_generated|add9_result[34]~69\) # (GND)))
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[35]~71\ = CARRY((!\tL|Data|ALU|Mult1|auto_generated|add9_result[34]~69\) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT17\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[34]~69\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[35]~70_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[35]~71\);

-- Location: LCCOMB_X29_Y13_N10
\tL|Data|ALU|Mult1|auto_generated|add9_result[36]~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[36]~72_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT18\ & (\tL|Data|ALU|Mult1|auto_generated|add9_result[35]~71\ $ (GND))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT18\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[35]~71\ & VCC))
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[36]~73\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT18\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[35]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT18\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[35]~71\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[36]~72_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[36]~73\);

-- Location: LCCOMB_X29_Y13_N12
\tL|Data|ALU|Mult1|auto_generated|add9_result[37]~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[37]~74_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT19\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[36]~73\)) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT19\ & 
-- ((\tL|Data|ALU|Mult1|auto_generated|add9_result[36]~73\) # (GND)))
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[37]~75\ = CARRY((!\tL|Data|ALU|Mult1|auto_generated|add9_result[36]~73\) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT19\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[36]~73\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[37]~74_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[37]~75\);

-- Location: LCCOMB_X29_Y13_N14
\tL|Data|ALU|Mult1|auto_generated|add9_result[38]~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[38]~76_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT20\ & (\tL|Data|ALU|Mult1|auto_generated|add9_result[37]~75\ $ (GND))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT20\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[37]~75\ & VCC))
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[38]~77\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT20\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[37]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT20\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[37]~75\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[38]~76_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[38]~77\);

-- Location: LCCOMB_X29_Y13_N16
\tL|Data|ALU|Mult1|auto_generated|add9_result[39]~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[39]~78_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT21\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[38]~77\)) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT21\ & 
-- ((\tL|Data|ALU|Mult1|auto_generated|add9_result[38]~77\) # (GND)))
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[39]~79\ = CARRY((!\tL|Data|ALU|Mult1|auto_generated|add9_result[38]~77\) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT21\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[38]~77\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[39]~78_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[39]~79\);

-- Location: LCCOMB_X29_Y13_N18
\tL|Data|ALU|Mult1|auto_generated|add9_result[40]~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[40]~80_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT22\ & (\tL|Data|ALU|Mult1|auto_generated|add9_result[39]~79\ $ (GND))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT22\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[39]~79\ & VCC))
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[40]~81\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT22\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[39]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT22\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[39]~79\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[40]~80_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[40]~81\);

-- Location: LCCOMB_X29_Y13_N20
\tL|Data|ALU|Mult1|auto_generated|add9_result[41]~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[41]~82_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT23\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[40]~81\)) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT23\ & 
-- ((\tL|Data|ALU|Mult1|auto_generated|add9_result[40]~81\) # (GND)))
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[41]~83\ = CARRY((!\tL|Data|ALU|Mult1|auto_generated|add9_result[40]~81\) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT23\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[40]~81\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[41]~82_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[41]~83\);

-- Location: LCCOMB_X30_Y14_N26
\tL|Data|ALU|Mult1|auto_generated|op_1~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~56_combout\ = ((\tL|Data|ALU|Mult1|auto_generated|add9_result[28]~56_combout\ $ (\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT28\ $ (!\tL|Data|ALU|Mult1|auto_generated|op_1~55\)))) # (GND)
-- \tL|Data|ALU|Mult1|auto_generated|op_1~57\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|add9_result[28]~56_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT28\) # (!\tL|Data|ALU|Mult1|auto_generated|op_1~55\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[28]~56_combout\ & (\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT28\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|add9_result[28]~56_combout\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT28\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~55\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~56_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~57\);

-- Location: LCCOMB_X30_Y14_N28
\tL|Data|ALU|Mult1|auto_generated|op_1~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~58_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT29\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[29]~58_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~57\ & VCC)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[29]~58_combout\ & (!\tL|Data|ALU|Mult1|auto_generated|op_1~57\)))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT29\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[29]~58_combout\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|op_1~57\)) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[29]~58_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~57\) # (GND)))))
-- \tL|Data|ALU|Mult1|auto_generated|op_1~59\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT29\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[29]~58_combout\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~57\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT29\ & ((!\tL|Data|ALU|Mult1|auto_generated|op_1~57\) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[29]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT29\,
	datab => \tL|Data|ALU|Mult1|auto_generated|add9_result[29]~58_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~57\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~58_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~59\);

-- Location: LCCOMB_X30_Y14_N30
\tL|Data|ALU|Mult1|auto_generated|op_1~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~60_combout\ = ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT30\ $ (\tL|Data|ALU|Mult1|auto_generated|add9_result[30]~60_combout\ $ (!\tL|Data|ALU|Mult1|auto_generated|op_1~59\)))) # (GND)
-- \tL|Data|ALU|Mult1|auto_generated|op_1~61\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT30\ & ((\tL|Data|ALU|Mult1|auto_generated|add9_result[30]~60_combout\) # (!\tL|Data|ALU|Mult1|auto_generated|op_1~59\))) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT30\ & (\tL|Data|ALU|Mult1|auto_generated|add9_result[30]~60_combout\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT30\,
	datab => \tL|Data|ALU|Mult1|auto_generated|add9_result[30]~60_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~59\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~60_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~61\);

-- Location: LCCOMB_X30_Y13_N0
\tL|Data|ALU|Mult1|auto_generated|op_1~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~62_combout\ = (\tL|Data|ALU|Mult1|auto_generated|add9_result[31]~62_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT31\ & (!\tL|Data|ALU|Mult1|auto_generated|op_1~61\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT31\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~61\ & VCC)))) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[31]~62_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT31\ & 
-- ((\tL|Data|ALU|Mult1|auto_generated|op_1~61\) # (GND))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT31\ & (!\tL|Data|ALU|Mult1|auto_generated|op_1~61\))))
-- \tL|Data|ALU|Mult1|auto_generated|op_1~63\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|add9_result[31]~62_combout\ & (\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT31\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~61\)) # 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[31]~62_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT31\) # (!\tL|Data|ALU|Mult1|auto_generated|op_1~61\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|add9_result[31]~62_combout\,
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out4~DATAOUT31\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~61\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~62_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~63\);

-- Location: LCCOMB_X30_Y13_N2
\tL|Data|ALU|Mult1|auto_generated|op_1~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~64_combout\ = (\tL|Data|ALU|Mult1|auto_generated|add9_result[32]~64_combout\ & ((GND) # (!\tL|Data|ALU|Mult1|auto_generated|op_1~63\))) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[32]~64_combout\ & 
-- (\tL|Data|ALU|Mult1|auto_generated|op_1~63\ $ (GND)))
-- \tL|Data|ALU|Mult1|auto_generated|op_1~65\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|add9_result[32]~64_combout\) # (!\tL|Data|ALU|Mult1|auto_generated|op_1~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|add9_result[32]~64_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~63\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~64_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~65\);

-- Location: LCCOMB_X30_Y13_N4
\tL|Data|ALU|Mult1|auto_generated|op_1~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~66_combout\ = (\tL|Data|ALU|Mult1|auto_generated|add9_result[33]~66_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~65\ & VCC)) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[33]~66_combout\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|op_1~65\))
-- \tL|Data|ALU|Mult1|auto_generated|op_1~67\ = CARRY((!\tL|Data|ALU|Mult1|auto_generated|add9_result[33]~66_combout\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mult1|auto_generated|add9_result[33]~66_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~65\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~66_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~67\);

-- Location: LCCOMB_X30_Y13_N6
\tL|Data|ALU|Mult1|auto_generated|op_1~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~68_combout\ = (\tL|Data|ALU|Mult1|auto_generated|add9_result[34]~68_combout\ & ((GND) # (!\tL|Data|ALU|Mult1|auto_generated|op_1~67\))) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[34]~68_combout\ & 
-- (\tL|Data|ALU|Mult1|auto_generated|op_1~67\ $ (GND)))
-- \tL|Data|ALU|Mult1|auto_generated|op_1~69\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|add9_result[34]~68_combout\) # (!\tL|Data|ALU|Mult1|auto_generated|op_1~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mult1|auto_generated|add9_result[34]~68_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~67\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~68_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~69\);

-- Location: LCCOMB_X30_Y13_N8
\tL|Data|ALU|Mult1|auto_generated|op_1~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~70_combout\ = (\tL|Data|ALU|Mult1|auto_generated|add9_result[35]~70_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~69\ & VCC)) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[35]~70_combout\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|op_1~69\))
-- \tL|Data|ALU|Mult1|auto_generated|op_1~71\ = CARRY((!\tL|Data|ALU|Mult1|auto_generated|add9_result[35]~70_combout\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|add9_result[35]~70_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~69\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~70_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~71\);

-- Location: LCCOMB_X30_Y13_N10
\tL|Data|ALU|Mult1|auto_generated|op_1~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~72_combout\ = (\tL|Data|ALU|Mult1|auto_generated|add9_result[36]~72_combout\ & ((GND) # (!\tL|Data|ALU|Mult1|auto_generated|op_1~71\))) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[36]~72_combout\ & 
-- (\tL|Data|ALU|Mult1|auto_generated|op_1~71\ $ (GND)))
-- \tL|Data|ALU|Mult1|auto_generated|op_1~73\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|add9_result[36]~72_combout\) # (!\tL|Data|ALU|Mult1|auto_generated|op_1~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|add9_result[36]~72_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~71\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~72_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~73\);

-- Location: LCCOMB_X30_Y13_N12
\tL|Data|ALU|Mult1|auto_generated|op_1~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~74_combout\ = (\tL|Data|ALU|Mult1|auto_generated|add9_result[37]~74_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~73\ & VCC)) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[37]~74_combout\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|op_1~73\))
-- \tL|Data|ALU|Mult1|auto_generated|op_1~75\ = CARRY((!\tL|Data|ALU|Mult1|auto_generated|add9_result[37]~74_combout\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|add9_result[37]~74_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~73\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~74_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~75\);

-- Location: LCCOMB_X30_Y13_N14
\tL|Data|ALU|Mult1|auto_generated|op_1~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~76_combout\ = (\tL|Data|ALU|Mult1|auto_generated|add9_result[38]~76_combout\ & ((GND) # (!\tL|Data|ALU|Mult1|auto_generated|op_1~75\))) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[38]~76_combout\ & 
-- (\tL|Data|ALU|Mult1|auto_generated|op_1~75\ $ (GND)))
-- \tL|Data|ALU|Mult1|auto_generated|op_1~77\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|add9_result[38]~76_combout\) # (!\tL|Data|ALU|Mult1|auto_generated|op_1~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|add9_result[38]~76_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~75\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~76_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~77\);

-- Location: LCCOMB_X30_Y13_N16
\tL|Data|ALU|Mult1|auto_generated|op_1~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~78_combout\ = (\tL|Data|ALU|Mult1|auto_generated|add9_result[39]~78_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~77\ & VCC)) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[39]~78_combout\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|op_1~77\))
-- \tL|Data|ALU|Mult1|auto_generated|op_1~79\ = CARRY((!\tL|Data|ALU|Mult1|auto_generated|add9_result[39]~78_combout\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|add9_result[39]~78_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~77\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~78_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~79\);

-- Location: LCCOMB_X30_Y13_N18
\tL|Data|ALU|Mult1|auto_generated|op_1~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~80_combout\ = (\tL|Data|ALU|Mult1|auto_generated|add9_result[40]~80_combout\ & ((GND) # (!\tL|Data|ALU|Mult1|auto_generated|op_1~79\))) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[40]~80_combout\ & 
-- (\tL|Data|ALU|Mult1|auto_generated|op_1~79\ $ (GND)))
-- \tL|Data|ALU|Mult1|auto_generated|op_1~81\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|add9_result[40]~80_combout\) # (!\tL|Data|ALU|Mult1|auto_generated|op_1~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mult1|auto_generated|add9_result[40]~80_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~79\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~80_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~81\);

-- Location: LCCOMB_X30_Y13_N20
\tL|Data|ALU|Mult1|auto_generated|op_1~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~82_combout\ = (\tL|Data|ALU|Mult1|auto_generated|add9_result[41]~82_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~81\ & VCC)) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[41]~82_combout\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|op_1~81\))
-- \tL|Data|ALU|Mult1|auto_generated|op_1~83\ = CARRY((!\tL|Data|ALU|Mult1|auto_generated|add9_result[41]~82_combout\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~81\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mult1|auto_generated|add9_result[41]~82_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~81\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~82_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~83\);

-- Location: LCCOMB_X45_Y11_N10
\tL|Data|ALU|Mux37~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux37~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~82_combout\))) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- (\tL|Data|ALU|Mult0|auto_generated|op_1~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output[19]~1_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Mult0|auto_generated|op_1~82_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|op_1~82_combout\,
	combout => \tL|Data|ALU|Mux37~0_combout\);

-- Location: FF_X45_Y11_N11
\tL|Data|RegHigh|output[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux37~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(27));

-- Location: LCCOMB_X45_Y17_N12
\tL|Data|MemtoRegMux|output[27]~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[27]~59_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & (((\tL|Data|ALUMux|Equal1~0_combout\)))) # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|ALUMux|Equal1~0_combout\ & (\tL|Data|RegHigh|output\(27))) # 
-- (!\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|ALU|Mux4~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output\(27),
	datab => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datac => \tL|Data|ALUMux|Equal1~0_combout\,
	datad => \tL|Data|ALU|Mux4~13_combout\,
	combout => \tL|Data|MemtoRegMux|output[27]~59_combout\);

-- Location: LCCOMB_X45_Y17_N22
\tL|Data|MemtoRegMux|output[27]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[27]~60_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|MemtoRegMux|output[27]~59_combout\ & (\tL|Data|RegLow|output\(27))) # (!\tL|Data|MemtoRegMux|output[27]~59_combout\ & 
-- ((\tL|Data|MemDataReg|output\(27)))))) # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & (((\tL|Data|MemtoRegMux|output[27]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegLow|output\(27),
	datab => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datac => \tL|Data|MemDataReg|output\(27),
	datad => \tL|Data|MemtoRegMux|output[27]~59_combout\,
	combout => \tL|Data|MemtoRegMux|output[27]~60_combout\);

-- Location: FF_X39_Y18_N31
\tL|Data|RegFile|regs[14][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[27]~60_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][27]~q\);

-- Location: LCCOMB_X39_Y18_N30
\tL|Data|RegFile|Mux36~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux36~19_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|InstReg|out20_to_16\(1))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[14][27]~q\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|regs[12][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[14][27]~q\,
	datad => \tL|Data|RegFile|regs[12][27]~q\,
	combout => \tL|Data|RegFile|Mux36~19_combout\);

-- Location: LCCOMB_X39_Y18_N12
\tL|Data|RegFile|Mux36~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux36~20_combout\ = (\tL|Data|RegFile|Mux36~19_combout\ & (((\tL|Data|RegFile|regs[15][27]~q\) # (!\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|RegFile|Mux36~19_combout\ & (\tL|Data|RegFile|regs[13][27]~q\ & 
-- (\tL|Data|InstReg|out20_to_16\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux36~19_combout\,
	datab => \tL|Data|RegFile|regs[13][27]~q\,
	datac => \tL|Data|InstReg|out20_to_16\(0),
	datad => \tL|Data|RegFile|regs[15][27]~q\,
	combout => \tL|Data|RegFile|Mux36~20_combout\);

-- Location: LCCOMB_X44_Y18_N26
\tL|Data|RegFile|Mux36~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux36~2_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|regs[9][27]~q\) # (\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[8][27]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[8][27]~q\,
	datac => \tL|Data|RegFile|regs[9][27]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux36~2_combout\);

-- Location: LCCOMB_X45_Y18_N18
\tL|Data|RegFile|Mux36~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux36~3_combout\ = (\tL|Data|RegFile|Mux36~2_combout\ & (((\tL|Data|RegFile|regs[11][27]~q\)) # (!\tL|Data|InstReg|out20_to_16\(1)))) # (!\tL|Data|RegFile|Mux36~2_combout\ & (\tL|Data|InstReg|out20_to_16\(1) & 
-- (\tL|Data|RegFile|regs[10][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux36~2_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[10][27]~q\,
	datad => \tL|Data|RegFile|regs[11][27]~q\,
	combout => \tL|Data|RegFile|Mux36~3_combout\);

-- Location: LCCOMB_X39_Y20_N6
\tL|Data|RegFile|Mux36~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux36~11_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|regs[23][27]~q\) # (\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[19][27]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[19][27]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[23][27]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux36~11_combout\);

-- Location: LCCOMB_X36_Y19_N30
\tL|Data|RegFile|Mux36~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux36~12_combout\ = (\tL|Data|RegFile|Mux36~11_combout\ & ((\tL|Data|RegFile|regs[31][27]~q\) # ((!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux36~11_combout\ & (((\tL|Data|RegFile|regs[27][27]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[31][27]~q\,
	datab => \tL|Data|RegFile|regs[27][27]~q\,
	datac => \tL|Data|RegFile|Mux36~11_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux36~12_combout\);

-- Location: LCCOMB_X37_Y19_N4
\tL|Data|RegFile|Mux36~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux36~4_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|InstReg|out20_to_16\(3))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[25][27]~q\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[17][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[25][27]~q\,
	datad => \tL|Data|RegFile|regs[17][27]~q\,
	combout => \tL|Data|RegFile|Mux36~4_combout\);

-- Location: LCCOMB_X43_Y21_N0
\tL|Data|RegFile|Mux36~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux36~5_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|Mux36~4_combout\ & (\tL|Data|RegFile|regs[29][27]~q\)) # (!\tL|Data|RegFile|Mux36~4_combout\ & ((\tL|Data|RegFile|regs[21][27]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|Mux36~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[29][27]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[21][27]~q\,
	datad => \tL|Data|RegFile|Mux36~4_combout\,
	combout => \tL|Data|RegFile|Mux36~5_combout\);

-- Location: LCCOMB_X43_Y24_N4
\tL|Data|RegFile|Mux36~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux36~8_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[24][27]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[16][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|regs[16][27]~q\,
	datac => \tL|Data|RegFile|regs[24][27]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux36~8_combout\);

-- Location: LCCOMB_X44_Y23_N16
\tL|Data|RegFile|Mux36~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux36~9_combout\ = (\tL|Data|RegFile|Mux36~8_combout\ & ((\tL|Data|RegFile|regs[28][27]~q\) # ((!\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|RegFile|Mux36~8_combout\ & (((\tL|Data|RegFile|regs[20][27]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[28][27]~q\,
	datab => \tL|Data|RegFile|Mux36~8_combout\,
	datac => \tL|Data|RegFile|regs[20][27]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux36~9_combout\);

-- Location: LCCOMB_X44_Y24_N20
\tL|Data|RegFile|Mux36~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux36~6_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[22][27]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[18][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[18][27]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[22][27]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux36~6_combout\);

-- Location: LCCOMB_X46_Y22_N8
\tL|Data|RegFile|Mux36~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux36~7_combout\ = (\tL|Data|RegFile|Mux36~6_combout\ & ((\tL|Data|RegFile|regs[30][27]~q\) # ((!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux36~6_combout\ & (((\tL|Data|RegFile|regs[26][27]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[30][27]~q\,
	datab => \tL|Data|RegFile|Mux36~6_combout\,
	datac => \tL|Data|RegFile|regs[26][27]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux36~7_combout\);

-- Location: LCCOMB_X45_Y18_N22
\tL|Data|RegFile|Mux36~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux36~10_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|Mux36~7_combout\) # (\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|Mux36~9_combout\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux36~9_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|Mux36~7_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux36~10_combout\);

-- Location: LCCOMB_X39_Y18_N22
\tL|Data|RegFile|Mux36~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux36~13_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux36~10_combout\ & (\tL|Data|RegFile|Mux36~12_combout\)) # (!\tL|Data|RegFile|Mux36~10_combout\ & ((\tL|Data|RegFile|Mux36~5_combout\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|Mux36~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|Mux36~12_combout\,
	datac => \tL|Data|RegFile|Mux36~5_combout\,
	datad => \tL|Data|RegFile|Mux36~10_combout\,
	combout => \tL|Data|RegFile|Mux36~13_combout\);

-- Location: LCCOMB_X46_Y20_N26
\tL|Data|RegFile|Mux36~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux36~14_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|regs[6][27]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[4][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[4][27]~q\,
	datac => \tL|Data|RegFile|regs[6][27]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux36~14_combout\);

-- Location: LCCOMB_X46_Y20_N8
\tL|Data|RegFile|Mux36~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux36~15_combout\ = (\tL|Data|RegFile|Mux36~14_combout\ & ((\tL|Data|RegFile|regs[7][27]~q\) # ((!\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|RegFile|Mux36~14_combout\ & (((\tL|Data|RegFile|regs[5][27]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux36~14_combout\,
	datab => \tL|Data|RegFile|regs[7][27]~q\,
	datac => \tL|Data|RegFile|regs[5][27]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux36~15_combout\);

-- Location: LCCOMB_X45_Y19_N26
\tL|Data|RegFile|Mux36~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux36~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & (((\tL|Data|RegFile|Mux36~15_combout\) # (\tL|Data|RegFile|rd_data1[17]~6_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & (\tL|Data|RegFile|regs[1][27]~q\ & 
-- ((!\tL|Data|RegFile|rd_data1[17]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[1][27]~q\,
	datab => \tL|Data|RegFile|Mux36~15_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	combout => \tL|Data|RegFile|Mux36~16_combout\);

-- Location: LCCOMB_X45_Y19_N0
\tL|Data|RegFile|Mux36~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux36~17_combout\ = (\tL|Data|RegFile|Mux36~16_combout\ & ((\tL|Data|RegFile|regs[3][27]~q\) # ((!\tL|Data|RegFile|rd_data1[17]~6_combout\)))) # (!\tL|Data|RegFile|Mux36~16_combout\ & (((\tL|Data|RegFile|regs[2][27]~q\ & 
-- \tL|Data|RegFile|rd_data1[17]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux36~16_combout\,
	datab => \tL|Data|RegFile|regs[3][27]~q\,
	datac => \tL|Data|RegFile|regs[2][27]~q\,
	datad => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	combout => \tL|Data|RegFile|Mux36~17_combout\);

-- Location: LCCOMB_X39_Y18_N20
\tL|Data|RegFile|Mux36~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux36~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~5_combout\ & ((\tL|Data|RegFile|Mux36~13_combout\) # ((\tL|Data|RegFile|rd_data1[17]~4_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~5_combout\ & (((\tL|Data|RegFile|Mux36~17_combout\ & 
-- !\tL|Data|RegFile|rd_data1[17]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux36~13_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datac => \tL|Data|RegFile|Mux36~17_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	combout => \tL|Data|RegFile|Mux36~18_combout\);

-- Location: LCCOMB_X39_Y18_N26
\tL|Data|RegFile|Mux36~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux36~21_combout\ = (\tL|Data|RegFile|rd_data1[17]~4_combout\ & ((\tL|Data|RegFile|Mux36~18_combout\ & (\tL|Data|RegFile|Mux36~20_combout\)) # (!\tL|Data|RegFile|Mux36~18_combout\ & ((\tL|Data|RegFile|Mux36~3_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & (((\tL|Data|RegFile|Mux36~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux36~20_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datac => \tL|Data|RegFile|Mux36~3_combout\,
	datad => \tL|Data|RegFile|Mux36~18_combout\,
	combout => \tL|Data|RegFile|Mux36~21_combout\);

-- Location: LCCOMB_X35_Y14_N26
\tL|Data|RegFile|Mux36~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux36~22_combout\ = (\tL|Data|RegFile|Mux36~21_combout\ & ((\tL|Data|InstReg|out20_to_16\(2)) # ((\tL|Data|RegFile|rd_data1[17]~3_combout\) # (\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	datac => \tL|Data|RegFile|Mux36~21_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux36~22_combout\);

-- Location: FF_X35_Y14_N27
\tL|Data|RegFile|rd_data1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux36~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(27));

-- Location: LCCOMB_X34_Y10_N10
\tL|Data|ALU|ShiftLeft0~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~90_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|RegFile|rd_data1\(26)))) # (!\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|RegFile|rd_data1\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegFile|rd_data1\(27),
	datac => \tL|Data|RegFile|rd_data1\(26),
	datad => \tL|Data|InstReg|out15_to_0\(6),
	combout => \tL|Data|ALU|ShiftLeft0~90_combout\);

-- Location: LCCOMB_X35_Y10_N30
\tL|Data|ALU|Mux29~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux29~2_combout\ = (\tL|Data|InstReg|out15_to_0\(9)) # ((!\tL|Data|InstReg|out15_to_0\(8) & \tL|Data|InstReg|out15_to_0\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(9),
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|InstReg|out15_to_0\(7),
	combout => \tL|Data|ALU|Mux29~2_combout\);

-- Location: LCCOMB_X34_Y10_N28
\tL|Data|ALU|Mux2~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux2~10_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|RegFile|rd_data1\(28))) # (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|RegFile|rd_data1\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegFile|rd_data1\(28),
	datac => \tL|Data|RegFile|rd_data1\(29),
	datad => \tL|Data|InstReg|out15_to_0\(6),
	combout => \tL|Data|ALU|Mux2~10_combout\);

-- Location: LCCOMB_X34_Y10_N18
\tL|Data|ALU|Mux2~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux2~11_combout\ = (\tL|Data|ALU|ShiftRight1~27_combout\ & (((\tL|Data|ALU|Mux29~2_combout\)))) # (!\tL|Data|ALU|ShiftRight1~27_combout\ & ((\tL|Data|ALU|Mux29~2_combout\ & (\tL|Data|ALU|ShiftLeft0~90_combout\)) # 
-- (!\tL|Data|ALU|Mux29~2_combout\ & ((\tL|Data|ALU|Mux2~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~90_combout\,
	datab => \tL|Data|ALU|ShiftRight1~27_combout\,
	datac => \tL|Data|ALU|Mux29~2_combout\,
	datad => \tL|Data|ALU|Mux2~10_combout\,
	combout => \tL|Data|ALU|Mux2~11_combout\);

-- Location: LCCOMB_X38_Y16_N4
\tL|Data|ALU|Mux2~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux2~12_combout\ = (\tL|Data|ALU|ShiftRight1~27_combout\ & (((\tL|Data|ALU|Mux2~11_combout\)))) # (!\tL|Data|ALU|ShiftRight1~27_combout\ & ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & 
-- \tL|Data|ALU|Mux2~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|Equal2~2_combout\,
	datab => \tL|Data|RegBMux|output[18]~48_combout\,
	datac => \tL|Data|ALU|Mux2~11_combout\,
	datad => \tL|Data|ALU|ShiftRight1~27_combout\,
	combout => \tL|Data|ALU|Mux2~12_combout\);

-- Location: LCCOMB_X38_Y16_N10
\tL|Data|ALU|Mux2~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux2~13_combout\ = (\tL|Data|ALU|Mux2~12_combout\ & (((\tL|Data|ALU|ShiftLeft0~89_combout\) # (!\tL|Data|ALU|ShiftRight1~27_combout\)))) # (!\tL|Data|ALU|Mux2~12_combout\ & (\tL|Data|ALU|ShiftLeft0~83_combout\ & 
-- ((\tL|Data|ALU|ShiftRight1~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~83_combout\,
	datab => \tL|Data|ALU|ShiftLeft0~89_combout\,
	datac => \tL|Data|ALU|Mux2~12_combout\,
	datad => \tL|Data|ALU|ShiftRight1~27_combout\,
	combout => \tL|Data|ALU|Mux2~13_combout\);

-- Location: LCCOMB_X39_Y16_N14
\tL|Data|ALU|Mux2~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux2~14_combout\ = (\tL|Data|ALU|Mux3~3_combout\ & (((\tL|Data|ALU|Mux14~1_combout\ & \tL|Data|ALU|Mux2~13_combout\)))) # (!\tL|Data|ALU|Mux3~3_combout\ & ((\tL|Data|ALU|Mux2~17_combout\) # ((!\tL|Data|ALU|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux2~17_combout\,
	datab => \tL|Data|ALU|Mux3~3_combout\,
	datac => \tL|Data|ALU|Mux14~1_combout\,
	datad => \tL|Data|ALU|Mux2~13_combout\,
	combout => \tL|Data|ALU|Mux2~14_combout\);

-- Location: LCCOMB_X44_Y16_N18
\tL|Data|ALU|Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~4_combout\ = \tL|Data|RegAMux|output[29]~16_combout\ $ (((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegFile|rd_data1\(29) & \tL|Data|RegBMux|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(29),
	datab => \tL|Data|RegAMux|output[29]~16_combout\,
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|ALU|Equal0~4_combout\);

-- Location: LCCOMB_X44_Y16_N10
\tL|Data|ALU|SIG_Result_Low~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~8_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegAMux|output[29]~16_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|RegFile|rd_data1\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[18]~48_combout\,
	datab => \tL|Data|RegAMux|output[29]~16_combout\,
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|RegFile|rd_data1\(29),
	combout => \tL|Data|ALU|SIG_Result_Low~8_combout\);

-- Location: LCCOMB_X44_Y16_N24
\tL|Data|ALU|Mux2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux2~4_combout\ = (\tL|Data|ALU|Mux21~4_combout\ & ((\tL|Data|ALU|SIG_Result_Low~8_combout\) # ((\tL|Data|ALU|Mux14~0_combout\)))) # (!\tL|Data|ALU|Mux21~4_combout\ & (((!\tL|Data|ALU|Mux14~0_combout\ & 
-- \tL|Data|ALU|ShiftRight1~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|SIG_Result_Low~8_combout\,
	datab => \tL|Data|ALU|Mux21~4_combout\,
	datac => \tL|Data|ALU|Mux14~0_combout\,
	datad => \tL|Data|ALU|ShiftRight1~86_combout\,
	combout => \tL|Data|ALU|Mux2~4_combout\);

-- Location: LCCOMB_X44_Y16_N0
\tL|Data|ALU|Mux2~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux2~5_combout\ = (\tL|Data|ALU|Mux14~0_combout\ & ((\tL|Data|ALU|Mux2~4_combout\ & ((\tL|Data|ALU|Equal0~4_combout\))) # (!\tL|Data|ALU|Mux2~4_combout\ & (\tL|Data|RegBMux|output[31]~51_combout\)))) # (!\tL|Data|ALU|Mux14~0_combout\ & 
-- (((\tL|Data|ALU|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[31]~51_combout\,
	datab => \tL|Data|ALU|Equal0~4_combout\,
	datac => \tL|Data|ALU|Mux14~0_combout\,
	datad => \tL|Data|ALU|Mux2~4_combout\,
	combout => \tL|Data|ALU|Mux2~5_combout\);

-- Location: LCCOMB_X44_Y16_N26
\tL|Data|ALU|Mux2~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux2~8_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALUCtrl|Mux13~2_combout\ & ((!\tL|Data|RegAMux|output[29]~16_combout\))) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (\tL|Data|RegBMux|output[29]~53_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~13_combout\ & (((!\tL|Data|ALUCtrl|Mux13~2_combout\ & \tL|Data|RegAMux|output[29]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~13_combout\,
	datab => \tL|Data|RegBMux|output[29]~53_combout\,
	datac => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datad => \tL|Data|RegAMux|output[29]~16_combout\,
	combout => \tL|Data|ALU|Mux2~8_combout\);

-- Location: LCCOMB_X44_Y16_N6
\tL|Data|ALU|Mux2~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux2~16_combout\ = (\tL|Data|ALUCtrl|Mux16~4_combout\ & (((\tL|Data|ALU|Mux21~13_combout\)))) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & ((\tL|Data|ALUCtrl|Mux15~2_combout\ & (\tL|Data|ALU|Mux2~8_combout\)) # (!\tL|Data|ALUCtrl|Mux15~2_combout\ 
-- & ((\tL|Data|ALU|Mux21~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datab => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datac => \tL|Data|ALU|Mux2~8_combout\,
	datad => \tL|Data|ALU|Mux21~13_combout\,
	combout => \tL|Data|ALU|Mux2~16_combout\);

-- Location: LCCOMB_X42_Y9_N20
\tL|Data|ALU|Add0~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~81_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Mux21~14_combout\ & (!\tL|Data|RegAMux|output[29]~16_combout\)) # (!\tL|Data|ALU|Mux21~14_combout\ & ((\tL|Data|RegBMux|output[29]~53_combout\))))) # 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (((!\tL|Data|RegBMux|output[29]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[29]~16_combout\,
	datab => \tL|Data|ALU|Mux21~14_combout\,
	datac => \tL|Data|RegBMux|output[29]~53_combout\,
	datad => \tL|Data|ALUCtrl|Mux15~2_combout\,
	combout => \tL|Data|ALU|Add0~81_combout\);

-- Location: LCCOMB_X42_Y9_N26
\tL|Data|ALU|Add0~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~82_combout\ = (\tL|Data|RegAMux|output[29]~16_combout\ & (((!\tL|Data|ALUCtrl|Mux15~2_combout\) # (!\tL|Data|ALUCtrl|Mux17~3_combout\)) # (!\tL|Data|ALUCtrl|Mux13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[29]~16_combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datad => \tL|Data|ALUCtrl|Mux15~2_combout\,
	combout => \tL|Data|ALU|Add0~82_combout\);

-- Location: LCCOMB_X42_Y9_N28
\tL|Data|ALU|Add0~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~83_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Mux21~14_combout\ & ((!\tL|Data|RegAMux|output[28]~17_combout\))) # (!\tL|Data|ALU|Mux21~14_combout\ & (\tL|Data|RegBMux|output[28]~54_combout\)))) # 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (!\tL|Data|RegBMux|output[28]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[28]~54_combout\,
	datab => \tL|Data|RegAMux|output[28]~17_combout\,
	datac => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datad => \tL|Data|ALU|Mux21~14_combout\,
	combout => \tL|Data|ALU|Add0~83_combout\);

-- Location: LCCOMB_X42_Y9_N22
\tL|Data|ALU|Add0~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~84_combout\ = (\tL|Data|RegAMux|output[28]~17_combout\ & (((!\tL|Data|ALUCtrl|Mux15~2_combout\) # (!\tL|Data|ALUCtrl|Mux13~2_combout\)) # (!\tL|Data|ALUCtrl|Mux17~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datab => \tL|Data|RegAMux|output[28]~17_combout\,
	datac => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datad => \tL|Data|ALUCtrl|Mux15~2_combout\,
	combout => \tL|Data|ALU|Add0~84_combout\);

-- Location: LCCOMB_X41_Y9_N10
\tL|Data|ALU|Add0~145\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~145_combout\ = (\tL|Data|ALU|Add0~83_combout\ & ((\tL|Data|ALU|Add0~84_combout\ & (\tL|Data|ALU|Add0~144\ & VCC)) # (!\tL|Data|ALU|Add0~84_combout\ & (!\tL|Data|ALU|Add0~144\)))) # (!\tL|Data|ALU|Add0~83_combout\ & 
-- ((\tL|Data|ALU|Add0~84_combout\ & (!\tL|Data|ALU|Add0~144\)) # (!\tL|Data|ALU|Add0~84_combout\ & ((\tL|Data|ALU|Add0~144\) # (GND)))))
-- \tL|Data|ALU|Add0~146\ = CARRY((\tL|Data|ALU|Add0~83_combout\ & (!\tL|Data|ALU|Add0~84_combout\ & !\tL|Data|ALU|Add0~144\)) # (!\tL|Data|ALU|Add0~83_combout\ & ((!\tL|Data|ALU|Add0~144\) # (!\tL|Data|ALU|Add0~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~83_combout\,
	datab => \tL|Data|ALU|Add0~84_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~144\,
	combout => \tL|Data|ALU|Add0~145_combout\,
	cout => \tL|Data|ALU|Add0~146\);

-- Location: LCCOMB_X41_Y9_N12
\tL|Data|ALU|Add0~147\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~147_combout\ = ((\tL|Data|ALU|Add0~81_combout\ $ (\tL|Data|ALU|Add0~82_combout\ $ (!\tL|Data|ALU|Add0~146\)))) # (GND)
-- \tL|Data|ALU|Add0~148\ = CARRY((\tL|Data|ALU|Add0~81_combout\ & ((\tL|Data|ALU|Add0~82_combout\) # (!\tL|Data|ALU|Add0~146\))) # (!\tL|Data|ALU|Add0~81_combout\ & (\tL|Data|ALU|Add0~82_combout\ & !\tL|Data|ALU|Add0~146\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~81_combout\,
	datab => \tL|Data|ALU|Add0~82_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~146\,
	combout => \tL|Data|ALU|Add0~147_combout\,
	cout => \tL|Data|ALU|Add0~148\);

-- Location: LCCOMB_X43_Y16_N4
\tL|Data|ALU|SIG_Result_Low~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~9_combout\ = (\tL|Data|RegAMux|output[29]~16_combout\ & ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|RegFile|rd_data1\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[29]~16_combout\,
	datab => \tL|Data|RegBMux|output[18]~48_combout\,
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|RegFile|rd_data1\(29),
	combout => \tL|Data|ALU|SIG_Result_Low~9_combout\);

-- Location: LCCOMB_X43_Y16_N26
\tL|Data|ALU|Mux2~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux2~6_combout\ = (\tL|Data|ALU|Mux21~10_combout\ & ((\tL|Data|ALU|Mux21~11_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|op_1~22_combout\))) # (!\tL|Data|ALU|Mux21~11_combout\ & (!\tL|Data|RegBMux|output[29]~53_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~10_combout\ & (((!\tL|Data|ALU|Mux21~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~10_combout\,
	datab => \tL|Data|RegBMux|output[29]~53_combout\,
	datac => \tL|Data|ALU|Mux21~11_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|op_1~22_combout\,
	combout => \tL|Data|ALU|Mux2~6_combout\);

-- Location: LCCOMB_X43_Y16_N20
\tL|Data|ALU|Mux2~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux2~7_combout\ = (\tL|Data|ALU|Mux21~9_combout\ & ((\tL|Data|ALU|Mux2~6_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~22_combout\))) # (!\tL|Data|ALU|Mux2~6_combout\ & (\tL|Data|ALU|SIG_Result_Low~9_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~9_combout\ & (((\tL|Data|ALU|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~9_combout\,
	datab => \tL|Data|ALU|SIG_Result_Low~9_combout\,
	datac => \tL|Data|ALU|Mux2~6_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|op_1~22_combout\,
	combout => \tL|Data|ALU|Mux2~7_combout\);

-- Location: LCCOMB_X43_Y16_N2
\tL|Data|ALU|Mux2~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux2~9_combout\ = (\tL|Data|ALU|Mux2~16_combout\ & (((\tL|Data|ALU|Add0~147_combout\)) # (!\tL|Data|ALU|Mux21~12_combout\))) # (!\tL|Data|ALU|Mux2~16_combout\ & (\tL|Data|ALU|Mux21~12_combout\ & ((\tL|Data|ALU|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux2~16_combout\,
	datab => \tL|Data|ALU|Mux21~12_combout\,
	datac => \tL|Data|ALU|Add0~147_combout\,
	datad => \tL|Data|ALU|Mux2~7_combout\,
	combout => \tL|Data|ALU|Mux2~9_combout\);

-- Location: LCCOMB_X43_Y16_N12
\tL|Data|ALU|Mux2~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux2~15_combout\ = (\tL|Data|ALU|Mux2~14_combout\ & (((\tL|Data|ALU|Mux2~9_combout\)) # (!\tL|Data|ALU|Mux3~2_combout\))) # (!\tL|Data|ALU|Mux2~14_combout\ & (\tL|Data|ALU|Mux3~2_combout\ & (\tL|Data|ALU|Mux2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux2~14_combout\,
	datab => \tL|Data|ALU|Mux3~2_combout\,
	datac => \tL|Data|ALU|Mux2~5_combout\,
	datad => \tL|Data|ALU|Mux2~9_combout\,
	combout => \tL|Data|ALU|Mux2~15_combout\);

-- Location: LCCOMB_X43_Y16_N16
\tL|Data|PCReg|output[29]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[29]~2_combout\ = (\tL|Data|ALU|Mux3~4_combout\ & (\tL|Data|ALU|ShiftLeft0~93_combout\)) # (!\tL|Data|ALU|Mux3~4_combout\ & ((\tL|Data|ALU|Mux2~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mux3~4_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~93_combout\,
	datad => \tL|Data|ALU|Mux2~15_combout\,
	combout => \tL|Data|PCReg|output[29]~2_combout\);

-- Location: LCCOMB_X42_Y20_N30
\tL|Data|RegLow|output[29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegLow|output[29]~feeder_combout\ = \tL|Data|PCReg|output[29]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|PCReg|output[29]~2_combout\,
	combout => \tL|Data|RegLow|output[29]~feeder_combout\);

-- Location: FF_X42_Y20_N31
\tL|Data|RegLow|output[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegLow|output[29]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(29));

-- Location: LCCOMB_X46_Y11_N22
\tL|Data|ALU|Mult0|auto_generated|op_1~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~84_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT24\ & (\tL|Data|ALU|Mult0|auto_generated|op_1~83\ $ (GND))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT24\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|op_1~83\ & VCC))
-- \tL|Data|ALU|Mult0|auto_generated|op_1~85\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT24\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT24\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~83\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~84_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~85\);

-- Location: LCCOMB_X46_Y11_N24
\tL|Data|ALU|Mult0|auto_generated|op_1~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~86_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT25\ & (!\tL|Data|ALU|Mult0|auto_generated|op_1~85\)) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT25\ & 
-- ((\tL|Data|ALU|Mult0|auto_generated|op_1~85\) # (GND)))
-- \tL|Data|ALU|Mult0|auto_generated|op_1~87\ = CARRY((!\tL|Data|ALU|Mult0|auto_generated|op_1~85\) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT25\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~85\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~86_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~87\);

-- Location: LCCOMB_X29_Y13_N22
\tL|Data|ALU|Mult1|auto_generated|add9_result[42]~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[42]~84_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT24\ & (\tL|Data|ALU|Mult1|auto_generated|add9_result[41]~83\ $ (GND))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT24\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[41]~83\ & VCC))
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[42]~85\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT24\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[41]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT24\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[41]~83\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[42]~84_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[42]~85\);

-- Location: LCCOMB_X29_Y13_N24
\tL|Data|ALU|Mult1|auto_generated|add9_result[43]~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[43]~86_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT25\ & (!\tL|Data|ALU|Mult1|auto_generated|add9_result[42]~85\)) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT25\ & 
-- ((\tL|Data|ALU|Mult1|auto_generated|add9_result[42]~85\) # (GND)))
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[43]~87\ = CARRY((!\tL|Data|ALU|Mult1|auto_generated|add9_result[42]~85\) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT25\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[42]~85\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[43]~86_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[43]~87\);

-- Location: LCCOMB_X30_Y13_N22
\tL|Data|ALU|Mult1|auto_generated|op_1~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~84_combout\ = (\tL|Data|ALU|Mult1|auto_generated|add9_result[42]~84_combout\ & ((GND) # (!\tL|Data|ALU|Mult1|auto_generated|op_1~83\))) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[42]~84_combout\ & 
-- (\tL|Data|ALU|Mult1|auto_generated|op_1~83\ $ (GND)))
-- \tL|Data|ALU|Mult1|auto_generated|op_1~85\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|add9_result[42]~84_combout\) # (!\tL|Data|ALU|Mult1|auto_generated|op_1~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mult1|auto_generated|add9_result[42]~84_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~83\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~84_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~85\);

-- Location: LCCOMB_X30_Y13_N24
\tL|Data|ALU|Mult1|auto_generated|op_1~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~86_combout\ = (\tL|Data|ALU|Mult1|auto_generated|add9_result[43]~86_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~85\ & VCC)) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[43]~86_combout\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|op_1~85\))
-- \tL|Data|ALU|Mult1|auto_generated|op_1~87\ = CARRY((!\tL|Data|ALU|Mult1|auto_generated|add9_result[43]~86_combout\ & !\tL|Data|ALU|Mult1|auto_generated|op_1~85\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mult1|auto_generated|add9_result[43]~86_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~85\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~86_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~87\);

-- Location: LCCOMB_X31_Y13_N10
\tL|Data|ALU|Mux35~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux35~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~86_combout\))) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- (\tL|Data|ALU|Mult0|auto_generated|op_1~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output[19]~1_combout\,
	datab => \tL|Data|ALU|Mult0|auto_generated|op_1~86_combout\,
	datac => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|op_1~86_combout\,
	combout => \tL|Data|ALU|Mux35~0_combout\);

-- Location: FF_X31_Y13_N11
\tL|Data|RegHigh|output[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux35~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(29));

-- Location: FF_X40_Y16_N5
\tL|Data|MemDataReg|output[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[29]~41_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(29));

-- Location: LCCOMB_X42_Y20_N16
\tL|Data|MemtoRegMux|output[29]~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[29]~63_combout\ = (\tL|Data|ALUMux|Equal1~0_combout\ & (((\tL|Data|MemtoRegMux|output[20]~0_combout\)))) # (!\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|MemtoRegMux|output[20]~0_combout\ & (\tL|Data|MemDataReg|output\(29))) 
-- # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|PCReg|output[29]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemDataReg|output\(29),
	datab => \tL|Data|ALUMux|Equal1~0_combout\,
	datac => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datad => \tL|Data|PCReg|output[29]~2_combout\,
	combout => \tL|Data|MemtoRegMux|output[29]~63_combout\);

-- Location: LCCOMB_X42_Y20_N22
\tL|Data|MemtoRegMux|output[29]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[29]~64_combout\ = (\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|MemtoRegMux|output[29]~63_combout\ & (\tL|Data|RegLow|output\(29))) # (!\tL|Data|MemtoRegMux|output[29]~63_combout\ & ((\tL|Data|RegHigh|output\(29)))))) # 
-- (!\tL|Data|ALUMux|Equal1~0_combout\ & (((\tL|Data|MemtoRegMux|output[29]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegLow|output\(29),
	datab => \tL|Data|RegHigh|output\(29),
	datac => \tL|Data|ALUMux|Equal1~0_combout\,
	datad => \tL|Data|MemtoRegMux|output[29]~63_combout\,
	combout => \tL|Data|MemtoRegMux|output[29]~64_combout\);

-- Location: FF_X36_Y20_N7
\tL|Data|RegFile|regs[12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[29]~64_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][29]~q\);

-- Location: LCCOMB_X36_Y20_N8
\tL|Data|RegFile|Mux34~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux34~19_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|regs[13][29]~q\) # (\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[12][29]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[12][29]~q\,
	datac => \tL|Data|RegFile|regs[13][29]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux34~19_combout\);

-- Location: LCCOMB_X37_Y20_N20
\tL|Data|RegFile|Mux34~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux34~20_combout\ = (\tL|Data|RegFile|Mux34~19_combout\ & (((\tL|Data|RegFile|regs[15][29]~q\)) # (!\tL|Data|InstReg|out20_to_16\(1)))) # (!\tL|Data|RegFile|Mux34~19_combout\ & (\tL|Data|InstReg|out20_to_16\(1) & 
-- (\tL|Data|RegFile|regs[14][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux34~19_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[14][29]~q\,
	datad => \tL|Data|RegFile|regs[15][29]~q\,
	combout => \tL|Data|RegFile|Mux34~20_combout\);

-- Location: LCCOMB_X36_Y21_N0
\tL|Data|RegFile|Mux34~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux34~4_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|InstReg|out20_to_16\(3))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[25][29]~q\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[17][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[25][29]~q\,
	datad => \tL|Data|RegFile|regs[17][29]~q\,
	combout => \tL|Data|RegFile|Mux34~4_combout\);

-- Location: LCCOMB_X40_Y21_N12
\tL|Data|RegFile|Mux34~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux34~5_combout\ = (\tL|Data|RegFile|Mux34~4_combout\ & ((\tL|Data|RegFile|regs[29][29]~q\) # ((!\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|RegFile|Mux34~4_combout\ & (((\tL|Data|RegFile|regs[21][29]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[29][29]~q\,
	datab => \tL|Data|RegFile|Mux34~4_combout\,
	datac => \tL|Data|RegFile|regs[21][29]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux34~5_combout\);

-- Location: LCCOMB_X43_Y24_N16
\tL|Data|RegFile|Mux34~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux34~6_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|regs[24][29]~q\) # (\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[16][29]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[16][29]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[24][29]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux34~6_combout\);

-- Location: LCCOMB_X43_Y20_N0
\tL|Data|RegFile|Mux34~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux34~7_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|Mux34~6_combout\ & ((\tL|Data|RegFile|regs[28][29]~q\))) # (!\tL|Data|RegFile|Mux34~6_combout\ & (\tL|Data|RegFile|regs[20][29]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|Mux34~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|Mux34~6_combout\,
	datac => \tL|Data|RegFile|regs[20][29]~q\,
	datad => \tL|Data|RegFile|regs[28][29]~q\,
	combout => \tL|Data|RegFile|Mux34~7_combout\);

-- Location: LCCOMB_X39_Y25_N28
\tL|Data|RegFile|Mux34~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux34~8_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|Mux34~5_combout\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux34~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|Mux34~5_combout\,
	datac => \tL|Data|RegFile|Mux34~7_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux34~8_combout\);

-- Location: LCCOMB_X44_Y24_N24
\tL|Data|RegFile|Mux34~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux34~2_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[22][29]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[18][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|RegFile|regs[18][29]~q\,
	datac => \tL|Data|RegFile|regs[22][29]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux34~2_combout\);

-- Location: LCCOMB_X41_Y26_N0
\tL|Data|RegFile|Mux34~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux34~3_combout\ = (\tL|Data|RegFile|Mux34~2_combout\ & ((\tL|Data|RegFile|regs[30][29]~q\) # ((!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux34~2_combout\ & (((\tL|Data|RegFile|regs[26][29]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[30][29]~q\,
	datab => \tL|Data|RegFile|Mux34~2_combout\,
	datac => \tL|Data|RegFile|regs[26][29]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux34~3_combout\);

-- Location: LCCOMB_X39_Y20_N14
\tL|Data|RegFile|Mux34~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux34~9_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|InstReg|out20_to_16\(2))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[23][29]~q\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[19][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[23][29]~q\,
	datad => \tL|Data|RegFile|regs[19][29]~q\,
	combout => \tL|Data|RegFile|Mux34~9_combout\);

-- Location: LCCOMB_X36_Y19_N10
\tL|Data|RegFile|Mux34~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux34~10_combout\ = (\tL|Data|RegFile|Mux34~9_combout\ & ((\tL|Data|RegFile|regs[31][29]~q\) # ((!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux34~9_combout\ & (((\tL|Data|RegFile|regs[27][29]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[31][29]~q\,
	datab => \tL|Data|RegFile|regs[27][29]~q\,
	datac => \tL|Data|RegFile|Mux34~9_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux34~10_combout\);

-- Location: LCCOMB_X37_Y26_N4
\tL|Data|RegFile|Mux34~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux34~11_combout\ = (\tL|Data|RegFile|Mux34~8_combout\ & (((\tL|Data|RegFile|Mux34~10_combout\)) # (!\tL|Data|InstReg|out20_to_16\(1)))) # (!\tL|Data|RegFile|Mux34~8_combout\ & (\tL|Data|InstReg|out20_to_16\(1) & 
-- (\tL|Data|RegFile|Mux34~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux34~8_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|Mux34~3_combout\,
	datad => \tL|Data|RegFile|Mux34~10_combout\,
	combout => \tL|Data|RegFile|Mux34~11_combout\);

-- Location: LCCOMB_X44_Y18_N20
\tL|Data|RegFile|Mux34~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux34~12_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|InstReg|out20_to_16\(1))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|regs[10][29]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[8][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[8][29]~q\,
	datad => \tL|Data|RegFile|regs[10][29]~q\,
	combout => \tL|Data|RegFile|Mux34~12_combout\);

-- Location: LCCOMB_X43_Y18_N20
\tL|Data|RegFile|Mux34~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux34~13_combout\ = (\tL|Data|RegFile|Mux34~12_combout\ & (((\tL|Data|RegFile|regs[11][29]~q\) # (!\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|RegFile|Mux34~12_combout\ & (\tL|Data|RegFile|regs[9][29]~q\ & 
-- ((\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[9][29]~q\,
	datab => \tL|Data|RegFile|Mux34~12_combout\,
	datac => \tL|Data|RegFile|regs[11][29]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux34~13_combout\);

-- Location: LCCOMB_X46_Y20_N10
\tL|Data|RegFile|Mux34~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux34~14_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|regs[5][29]~q\) # (\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[4][29]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[4][29]~q\,
	datac => \tL|Data|RegFile|regs[5][29]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux34~14_combout\);

-- Location: LCCOMB_X46_Y20_N12
\tL|Data|RegFile|Mux34~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux34~15_combout\ = (\tL|Data|RegFile|Mux34~14_combout\ & (((\tL|Data|RegFile|regs[7][29]~q\)) # (!\tL|Data|InstReg|out20_to_16\(1)))) # (!\tL|Data|RegFile|Mux34~14_combout\ & (\tL|Data|InstReg|out20_to_16\(1) & 
-- (\tL|Data|RegFile|regs[6][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux34~14_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[6][29]~q\,
	datad => \tL|Data|RegFile|regs[7][29]~q\,
	combout => \tL|Data|RegFile|Mux34~15_combout\);

-- Location: LCCOMB_X45_Y19_N16
\tL|Data|RegFile|Mux34~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux34~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & (((\tL|Data|RegFile|rd_data1[17]~6_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & ((\tL|Data|RegFile|rd_data1[17]~6_combout\ & 
-- ((\tL|Data|RegFile|regs[2][29]~q\))) # (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & (\tL|Data|RegFile|regs[1][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datab => \tL|Data|RegFile|regs[1][29]~q\,
	datac => \tL|Data|RegFile|regs[2][29]~q\,
	datad => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	combout => \tL|Data|RegFile|Mux34~16_combout\);

-- Location: LCCOMB_X45_Y19_N4
\tL|Data|RegFile|Mux34~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux34~17_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & ((\tL|Data|RegFile|Mux34~16_combout\ & ((\tL|Data|RegFile|regs[3][29]~q\))) # (!\tL|Data|RegFile|Mux34~16_combout\ & (\tL|Data|RegFile|Mux34~15_combout\)))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & (((\tL|Data|RegFile|Mux34~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datab => \tL|Data|RegFile|Mux34~15_combout\,
	datac => \tL|Data|RegFile|Mux34~16_combout\,
	datad => \tL|Data|RegFile|regs[3][29]~q\,
	combout => \tL|Data|RegFile|Mux34~17_combout\);

-- Location: LCCOMB_X45_Y19_N10
\tL|Data|RegFile|Mux34~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux34~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~4_combout\ & ((\tL|Data|RegFile|Mux34~13_combout\) # ((\tL|Data|RegFile|rd_data1[17]~5_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & (((\tL|Data|RegFile|Mux34~17_combout\ & 
-- !\tL|Data|RegFile|rd_data1[17]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux34~13_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datac => \tL|Data|RegFile|Mux34~17_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	combout => \tL|Data|RegFile|Mux34~18_combout\);

-- Location: LCCOMB_X38_Y19_N4
\tL|Data|RegFile|Mux34~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux34~21_combout\ = (\tL|Data|RegFile|rd_data1[17]~5_combout\ & ((\tL|Data|RegFile|Mux34~18_combout\ & (\tL|Data|RegFile|Mux34~20_combout\)) # (!\tL|Data|RegFile|Mux34~18_combout\ & ((\tL|Data|RegFile|Mux34~11_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~5_combout\ & (((\tL|Data|RegFile|Mux34~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux34~20_combout\,
	datab => \tL|Data|RegFile|Mux34~11_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datad => \tL|Data|RegFile|Mux34~18_combout\,
	combout => \tL|Data|RegFile|Mux34~21_combout\);

-- Location: LCCOMB_X44_Y16_N22
\tL|Data|RegFile|Mux34~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux34~22_combout\ = (\tL|Data|RegFile|Mux34~21_combout\ & ((\tL|Data|InstReg|out20_to_16\(0)) # ((\tL|Data|InstReg|out20_to_16\(2)) # (\tL|Data|RegFile|rd_data1[17]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|Mux34~21_combout\,
	datac => \tL|Data|InstReg|out20_to_16\(2),
	datad => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	combout => \tL|Data|RegFile|Mux34~22_combout\);

-- Location: FF_X44_Y16_N23
\tL|Data|RegFile|rd_data1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux34~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(29));

-- Location: LCCOMB_X35_Y10_N12
\tL|Data|ALU|ShiftRight0~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~27_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegFile|rd_data1\(31)))) # (!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datab => \tL|Data|InstReg|out15_to_0\(7),
	datac => \tL|Data|RegFile|rd_data1\(29),
	datad => \tL|Data|RegFile|rd_data1\(31),
	combout => \tL|Data|ALU|ShiftRight0~27_combout\);

-- Location: LCCOMB_X35_Y10_N8
\tL|Data|ALU|ShiftRight1~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~29_combout\ = (\tL|Data|ALU|ShiftRight1~27_combout\ & (\tL|Data|RegFile|rd_data1\(31))) # (!\tL|Data|ALU|ShiftRight1~27_combout\ & (((\tL|Data|ALU|ShiftRight0~28_combout\) # (\tL|Data|ALU|ShiftRight0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(31),
	datab => \tL|Data|ALU|ShiftRight1~27_combout\,
	datac => \tL|Data|ALU|ShiftRight0~28_combout\,
	datad => \tL|Data|ALU|ShiftRight0~27_combout\,
	combout => \tL|Data|ALU|ShiftRight1~29_combout\);

-- Location: LCCOMB_X36_Y10_N12
\tL|Data|ALU|ShiftRight1~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~30_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|ALU|ShiftRight1~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|Equal2~2_combout\,
	datac => \tL|Data|RegBMux|output[18]~48_combout\,
	datad => \tL|Data|ALU|ShiftRight1~29_combout\,
	combout => \tL|Data|ALU|ShiftRight1~30_combout\);

-- Location: LCCOMB_X44_Y16_N2
\tL|Data|ALU|SIG_Result_Low~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~14_combout\ = (\tL|Data|RegAMux|output[28]~17_combout\) # ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|RegFile|rd_data1\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[28]~17_combout\,
	datab => \tL|Data|RegBMux|output[18]~48_combout\,
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|RegFile|rd_data1\(28),
	combout => \tL|Data|ALU|SIG_Result_Low~14_combout\);

-- Location: LCCOMB_X44_Y16_N16
\tL|Data|ALU|Mux3~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux3~5_combout\ = (\tL|Data|ALU|Mux21~4_combout\ & (((\tL|Data|ALU|Mux14~0_combout\) # (\tL|Data|ALU|SIG_Result_Low~14_combout\)))) # (!\tL|Data|ALU|Mux21~4_combout\ & (\tL|Data|ALU|ShiftRight1~30_combout\ & (!\tL|Data|ALU|Mux14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight1~30_combout\,
	datab => \tL|Data|ALU|Mux21~4_combout\,
	datac => \tL|Data|ALU|Mux14~0_combout\,
	datad => \tL|Data|ALU|SIG_Result_Low~14_combout\,
	combout => \tL|Data|ALU|Mux3~5_combout\);

-- Location: LCCOMB_X44_Y16_N30
\tL|Data|ALU|Mux3~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux3~6_combout\ = (\tL|Data|ALU|Mux14~0_combout\ & ((\tL|Data|ALU|Mux3~5_combout\ & ((\tL|Data|ALU|Equal0~12_combout\))) # (!\tL|Data|ALU|Mux3~5_combout\ & (\tL|Data|RegBMux|output[31]~51_combout\)))) # (!\tL|Data|ALU|Mux14~0_combout\ & 
-- (((\tL|Data|ALU|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[31]~51_combout\,
	datab => \tL|Data|ALU|Equal0~12_combout\,
	datac => \tL|Data|ALU|Mux14~0_combout\,
	datad => \tL|Data|ALU|Mux3~5_combout\,
	combout => \tL|Data|ALU|Mux3~6_combout\);

-- Location: LCCOMB_X34_Y10_N12
\tL|Data|ALU|ShiftLeft0~107\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~107_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|RegFile|rd_data1\(25)))) # (!\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|RegFile|rd_data1\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(26),
	datac => \tL|Data|RegFile|rd_data1\(25),
	datad => \tL|Data|InstReg|out15_to_0\(6),
	combout => \tL|Data|ALU|ShiftLeft0~107_combout\);

-- Location: LCCOMB_X34_Y10_N14
\tL|Data|ALU|Mux3~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux3~11_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|RegFile|rd_data1\(27))) # (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|RegFile|rd_data1\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegFile|rd_data1\(27),
	datac => \tL|Data|RegFile|rd_data1\(28),
	datad => \tL|Data|InstReg|out15_to_0\(6),
	combout => \tL|Data|ALU|Mux3~11_combout\);

-- Location: LCCOMB_X34_Y10_N4
\tL|Data|ALU|Mux3~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux3~12_combout\ = (\tL|Data|ALU|Mux29~2_combout\ & ((\tL|Data|ALU|ShiftLeft0~107_combout\) # ((\tL|Data|ALU|ShiftRight1~27_combout\)))) # (!\tL|Data|ALU|Mux29~2_combout\ & (((\tL|Data|ALU|Mux3~11_combout\ & 
-- !\tL|Data|ALU|ShiftRight1~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~107_combout\,
	datab => \tL|Data|ALU|Mux3~11_combout\,
	datac => \tL|Data|ALU|Mux29~2_combout\,
	datad => \tL|Data|ALU|ShiftRight1~27_combout\,
	combout => \tL|Data|ALU|Mux3~12_combout\);

-- Location: LCCOMB_X34_Y10_N22
\tL|Data|ALU|Mux3~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux3~13_combout\ = (\tL|Data|ALU|ShiftRight1~27_combout\ & (((\tL|Data|ALU|Mux3~12_combout\)))) # (!\tL|Data|ALU|ShiftRight1~27_combout\ & ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & 
-- \tL|Data|ALU|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|Equal2~2_combout\,
	datab => \tL|Data|RegBMux|output[18]~48_combout\,
	datac => \tL|Data|ALU|Mux3~12_combout\,
	datad => \tL|Data|ALU|ShiftRight1~27_combout\,
	combout => \tL|Data|ALU|Mux3~13_combout\);

-- Location: LCCOMB_X35_Y12_N18
\tL|Data|ALU|ShiftLeft0~106\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~106_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftLeft0~104_combout\) # ((\tL|Data|ALU|ShiftLeft0~105_combout\)))) # (!\tL|Data|InstReg|out15_to_0\(8) & (((\tL|Data|ALU|ShiftLeft0~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~104_combout\,
	datab => \tL|Data|ALU|ShiftLeft0~105_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|ALU|ShiftLeft0~103_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~106_combout\);

-- Location: LCCOMB_X34_Y10_N16
\tL|Data|ALU|Mux3~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux3~14_combout\ = (\tL|Data|ALU|Mux3~13_combout\ & (((\tL|Data|ALU|ShiftLeft0~106_combout\)) # (!\tL|Data|ALU|ShiftRight1~27_combout\))) # (!\tL|Data|ALU|Mux3~13_combout\ & (\tL|Data|ALU|ShiftRight1~27_combout\ & 
-- ((\tL|Data|ALU|ShiftLeft0~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux3~13_combout\,
	datab => \tL|Data|ALU|ShiftRight1~27_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~106_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~100_combout\,
	combout => \tL|Data|ALU|Mux3~14_combout\);

-- Location: LCCOMB_X35_Y10_N6
\tL|Data|ALU|ShiftRight0~98\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~98_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & ((\tL|Data|ALU|ShiftRight0~28_combout\) # (\tL|Data|ALU|ShiftRight0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[18]~48_combout\,
	datab => \tL|Data|ALU|ShiftRight0~28_combout\,
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|ALU|ShiftRight0~27_combout\,
	combout => \tL|Data|ALU|ShiftRight0~98_combout\);

-- Location: LCCOMB_X35_Y12_N12
\tL|Data|ALU|Mux3~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux3~17_combout\ = (!\tL|Data|InstReg|out15_to_0\(10) & (\tL|Data|ALU|ShiftRight0~98_combout\ & (!\tL|Data|InstReg|out15_to_0\(8) & !\tL|Data|InstReg|out15_to_0\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(10),
	datab => \tL|Data|ALU|ShiftRight0~98_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|InstReg|out15_to_0\(9),
	combout => \tL|Data|ALU|Mux3~17_combout\);

-- Location: LCCOMB_X42_Y12_N4
\tL|Data|ALU|Mux3~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux3~15_combout\ = (\tL|Data|ALU|Mux3~3_combout\ & (\tL|Data|ALU|Mux3~14_combout\ & ((\tL|Data|ALU|Mux14~1_combout\)))) # (!\tL|Data|ALU|Mux3~3_combout\ & (((\tL|Data|ALU|Mux3~17_combout\) # (!\tL|Data|ALU|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux3~14_combout\,
	datab => \tL|Data|ALU|Mux3~17_combout\,
	datac => \tL|Data|ALU|Mux3~3_combout\,
	datad => \tL|Data|ALU|Mux14~1_combout\,
	combout => \tL|Data|ALU|Mux3~15_combout\);

-- Location: LCCOMB_X42_Y15_N16
\tL|Data|ALU|Add0~196\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~196_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\ & ((!\tL|Data|RegAMux|output[28]~17_combout\))) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (\tL|Data|RegBMux|output[28]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[28]~54_combout\,
	datab => \tL|Data|RegAMux|output[28]~17_combout\,
	datad => \tL|Data|ALUCtrl|Mux13~2_combout\,
	combout => \tL|Data|ALU|Add0~196_combout\);

-- Location: LCCOMB_X42_Y15_N28
\tL|Data|ALU|Add0~227\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~227_combout\ = (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(28))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output\(28),
	datab => \tL|Data|RegFile|rd_data0\(28),
	datac => \tL|Control|WideOr8~combout\,
	datad => \tL|Data|ALUCtrl|Mux13~2_combout\,
	combout => \tL|Data|ALU|Add0~227_combout\);

-- Location: LCCOMB_X42_Y15_N26
\tL|Data|ALU|SIG_Result_Low~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~15_combout\ = (\tL|Data|RegAMux|output[28]~17_combout\ & ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegFile|rd_data1\(28) & \tL|Data|RegBMux|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(28),
	datab => \tL|Data|RegAMux|output[28]~17_combout\,
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|ALU|SIG_Result_Low~15_combout\);

-- Location: LCCOMB_X42_Y15_N8
\tL|Data|ALU|Mux3~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux3~7_combout\ = (\tL|Data|ALU|Mux21~11_combout\ & (((\tL|Data|ALU|Mux21~10_combout\ & \tL|Data|ALU|Mult0|auto_generated|op_1~20_combout\)))) # (!\tL|Data|ALU|Mux21~11_combout\ & (((!\tL|Data|ALU|Mux21~10_combout\)) # 
-- (!\tL|Data|RegBMux|output[28]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[28]~54_combout\,
	datab => \tL|Data|ALU|Mux21~11_combout\,
	datac => \tL|Data|ALU|Mux21~10_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|op_1~20_combout\,
	combout => \tL|Data|ALU|Mux3~7_combout\);

-- Location: LCCOMB_X42_Y15_N2
\tL|Data|ALU|Mux3~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux3~8_combout\ = (\tL|Data|ALU|Mux21~9_combout\ & ((\tL|Data|ALU|Mux3~7_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~20_combout\))) # (!\tL|Data|ALU|Mux3~7_combout\ & (\tL|Data|ALU|SIG_Result_Low~15_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~9_combout\ & (((\tL|Data|ALU|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|SIG_Result_Low~15_combout\,
	datab => \tL|Data|ALU|Mux21~9_combout\,
	datac => \tL|Data|ALU|Mux3~7_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|op_1~20_combout\,
	combout => \tL|Data|ALU|Mux3~8_combout\);

-- Location: LCCOMB_X42_Y15_N24
\tL|Data|ALU|Mux3~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux3~9_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & (((\tL|Data|ALU|Mux21~12_combout\)))) # (!\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux21~12_combout\ & ((\tL|Data|ALU|Mux3~8_combout\))) # (!\tL|Data|ALU|Mux21~12_combout\ & 
-- (\tL|Data|ALU|Add0~227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~13_combout\,
	datab => \tL|Data|ALU|Add0~227_combout\,
	datac => \tL|Data|ALU|Mux21~12_combout\,
	datad => \tL|Data|ALU|Mux3~8_combout\,
	combout => \tL|Data|ALU|Mux3~9_combout\);

-- Location: LCCOMB_X42_Y15_N6
\tL|Data|ALU|Mux3~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux3~10_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux3~9_combout\ & ((\tL|Data|ALU|Add0~145_combout\))) # (!\tL|Data|ALU|Mux3~9_combout\ & (\tL|Data|ALU|Add0~196_combout\)))) # (!\tL|Data|ALU|Mux21~13_combout\ & 
-- (((\tL|Data|ALU|Mux3~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~196_combout\,
	datab => \tL|Data|ALU|Add0~145_combout\,
	datac => \tL|Data|ALU|Mux21~13_combout\,
	datad => \tL|Data|ALU|Mux3~9_combout\,
	combout => \tL|Data|ALU|Mux3~10_combout\);

-- Location: LCCOMB_X42_Y15_N20
\tL|Data|ALU|Mux3~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux3~16_combout\ = (\tL|Data|ALU|Mux3~15_combout\ & (((\tL|Data|ALU|Mux3~10_combout\) # (!\tL|Data|ALU|Mux3~2_combout\)))) # (!\tL|Data|ALU|Mux3~15_combout\ & (\tL|Data|ALU|Mux3~6_combout\ & (\tL|Data|ALU|Mux3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux3~6_combout\,
	datab => \tL|Data|ALU|Mux3~15_combout\,
	datac => \tL|Data|ALU|Mux3~2_combout\,
	datad => \tL|Data|ALU|Mux3~10_combout\,
	combout => \tL|Data|ALU|Mux3~16_combout\);

-- Location: LCCOMB_X42_Y15_N4
\tL|Data|PCReg|output[28]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[28]~3_combout\ = (\tL|Data|ALU|Mux3~4_combout\ & (\tL|Data|ALU|ShiftLeft0~108_combout\)) # (!\tL|Data|ALU|Mux3~4_combout\ & ((\tL|Data|ALU|Mux3~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux3~4_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~108_combout\,
	datad => \tL|Data|ALU|Mux3~16_combout\,
	combout => \tL|Data|PCReg|output[28]~3_combout\);

-- Location: LCCOMB_X42_Y19_N18
\tL|Data|RegLow|output[28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegLow|output[28]~feeder_combout\ = \tL|Data|PCReg|output[28]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|PCReg|output[28]~3_combout\,
	combout => \tL|Data|RegLow|output[28]~feeder_combout\);

-- Location: FF_X42_Y19_N19
\tL|Data|RegLow|output[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegLow|output[28]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(28));

-- Location: LCCOMB_X34_Y14_N20
\tL|Data|ALU|Mux36~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux36~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~84_combout\)) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- ((\tL|Data|ALU|Mult0|auto_generated|op_1~84_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output[19]~1_combout\,
	datab => \tL|Data|ALU|Mult1|auto_generated|op_1~84_combout\,
	datac => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|op_1~84_combout\,
	combout => \tL|Data|ALU|Mux36~0_combout\);

-- Location: FF_X34_Y14_N21
\tL|Data|RegHigh|output[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux36~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(28));

-- Location: LCCOMB_X41_Y19_N6
\tL|Data|MemtoRegMux|output[28]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[28]~57_combout\ = (\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|MemtoRegMux|output[20]~0_combout\) # ((\tL|Data|RegHigh|output\(28))))) # (!\tL|Data|ALUMux|Equal1~0_combout\ & (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & 
-- ((\tL|Data|PCReg|output[28]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUMux|Equal1~0_combout\,
	datab => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datac => \tL|Data|RegHigh|output\(28),
	datad => \tL|Data|PCReg|output[28]~3_combout\,
	combout => \tL|Data|MemtoRegMux|output[28]~57_combout\);

-- Location: LCCOMB_X41_Y19_N30
\tL|Data|MemtoRegMux|output[28]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[28]~58_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|MemtoRegMux|output[28]~57_combout\ & ((\tL|Data|RegLow|output\(28)))) # (!\tL|Data|MemtoRegMux|output[28]~57_combout\ & 
-- (\tL|Data|MemDataReg|output\(28))))) # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & (((\tL|Data|MemtoRegMux|output[28]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemDataReg|output\(28),
	datab => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datac => \tL|Data|RegLow|output\(28),
	datad => \tL|Data|MemtoRegMux|output[28]~57_combout\,
	combout => \tL|Data|MemtoRegMux|output[28]~58_combout\);

-- Location: FF_X37_Y22_N19
\tL|Data|RegFile|regs[8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[28]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][28]~q\);

-- Location: LCCOMB_X36_Y18_N16
\tL|Data|RegFile|Mux35~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux35~2_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|regs[9][28]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[8][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[8][28]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[9][28]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux35~2_combout\);

-- Location: LCCOMB_X36_Y18_N10
\tL|Data|RegFile|Mux35~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux35~3_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux35~2_combout\ & ((\tL|Data|RegFile|regs[11][28]~q\))) # (!\tL|Data|RegFile|Mux35~2_combout\ & (\tL|Data|RegFile|regs[10][28]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|Mux35~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|Mux35~2_combout\,
	datac => \tL|Data|RegFile|regs[10][28]~q\,
	datad => \tL|Data|RegFile|regs[11][28]~q\,
	combout => \tL|Data|RegFile|Mux35~3_combout\);

-- Location: LCCOMB_X49_Y20_N24
\tL|Data|RegFile|Mux35~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux35~14_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|regs[6][28]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[4][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[4][28]~q\,
	datac => \tL|Data|RegFile|regs[6][28]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux35~14_combout\);

-- Location: LCCOMB_X49_Y20_N2
\tL|Data|RegFile|Mux35~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux35~15_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux35~14_combout\ & (\tL|Data|RegFile|regs[7][28]~q\)) # (!\tL|Data|RegFile|Mux35~14_combout\ & ((\tL|Data|RegFile|regs[5][28]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|Mux35~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|Mux35~14_combout\,
	datac => \tL|Data|RegFile|regs[7][28]~q\,
	datad => \tL|Data|RegFile|regs[5][28]~q\,
	combout => \tL|Data|RegFile|Mux35~15_combout\);

-- Location: LCCOMB_X52_Y19_N20
\tL|Data|RegFile|Mux35~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux35~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~6_combout\ & (((\tL|Data|RegFile|rd_data1[17]~2_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & ((\tL|Data|RegFile|rd_data1[17]~2_combout\ & 
-- ((\tL|Data|RegFile|Mux35~15_combout\))) # (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & (\tL|Data|RegFile|regs[1][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[1][28]~q\,
	datab => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	datac => \tL|Data|RegFile|Mux35~15_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	combout => \tL|Data|RegFile|Mux35~16_combout\);

-- Location: LCCOMB_X52_Y19_N0
\tL|Data|RegFile|Mux35~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux35~17_combout\ = (\tL|Data|RegFile|rd_data1[17]~6_combout\ & ((\tL|Data|RegFile|Mux35~16_combout\ & (\tL|Data|RegFile|regs[3][28]~q\)) # (!\tL|Data|RegFile|Mux35~16_combout\ & ((\tL|Data|RegFile|regs[2][28]~q\))))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & (((\tL|Data|RegFile|Mux35~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[3][28]~q\,
	datab => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	datac => \tL|Data|RegFile|regs[2][28]~q\,
	datad => \tL|Data|RegFile|Mux35~16_combout\,
	combout => \tL|Data|RegFile|Mux35~17_combout\);

-- Location: LCCOMB_X40_Y19_N16
\tL|Data|RegFile|Mux35~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux35~11_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[23][28]~q\) # ((\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|regs[19][28]~q\ & 
-- !\tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|regs[23][28]~q\,
	datac => \tL|Data|RegFile|regs[19][28]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux35~11_combout\);

-- Location: LCCOMB_X40_Y19_N2
\tL|Data|RegFile|Mux35~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux35~12_combout\ = (\tL|Data|RegFile|Mux35~11_combout\ & ((\tL|Data|RegFile|regs[31][28]~q\) # ((!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux35~11_combout\ & (((\tL|Data|RegFile|regs[27][28]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux35~11_combout\,
	datab => \tL|Data|RegFile|regs[31][28]~q\,
	datac => \tL|Data|RegFile|regs[27][28]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux35~12_combout\);

-- Location: LCCOMB_X38_Y20_N24
\tL|Data|RegFile|Mux35~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux35~4_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|regs[25][28]~q\) # (\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[17][28]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[17][28]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[25][28]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux35~4_combout\);

-- Location: LCCOMB_X38_Y19_N28
\tL|Data|RegFile|Mux35~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux35~5_combout\ = (\tL|Data|RegFile|Mux35~4_combout\ & (((\tL|Data|RegFile|regs[29][28]~q\)) # (!\tL|Data|InstReg|out20_to_16\(2)))) # (!\tL|Data|RegFile|Mux35~4_combout\ & (\tL|Data|InstReg|out20_to_16\(2) & 
-- (\tL|Data|RegFile|regs[21][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux35~4_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[21][28]~q\,
	datad => \tL|Data|RegFile|regs[29][28]~q\,
	combout => \tL|Data|RegFile|Mux35~5_combout\);

-- Location: LCCOMB_X42_Y23_N22
\tL|Data|RegFile|Mux35~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux35~6_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[22][28]~q\) # ((\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|regs[18][28]~q\ & 
-- !\tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|regs[22][28]~q\,
	datac => \tL|Data|RegFile|regs[18][28]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux35~6_combout\);

-- Location: LCCOMB_X45_Y23_N14
\tL|Data|RegFile|Mux35~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux35~7_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|Mux35~6_combout\ & ((\tL|Data|RegFile|regs[30][28]~q\))) # (!\tL|Data|RegFile|Mux35~6_combout\ & (\tL|Data|RegFile|regs[26][28]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|Mux35~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|RegFile|regs[26][28]~q\,
	datac => \tL|Data|RegFile|regs[30][28]~q\,
	datad => \tL|Data|RegFile|Mux35~6_combout\,
	combout => \tL|Data|RegFile|Mux35~7_combout\);

-- Location: LCCOMB_X38_Y21_N30
\tL|Data|RegFile|Mux35~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux35~8_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|InstReg|out20_to_16\(3))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[24][28]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[16][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[16][28]~q\,
	datad => \tL|Data|RegFile|regs[24][28]~q\,
	combout => \tL|Data|RegFile|Mux35~8_combout\);

-- Location: LCCOMB_X39_Y21_N12
\tL|Data|RegFile|Mux35~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux35~9_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|Mux35~8_combout\ & ((\tL|Data|RegFile|regs[28][28]~q\))) # (!\tL|Data|RegFile|Mux35~8_combout\ & (\tL|Data|RegFile|regs[20][28]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|Mux35~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|regs[20][28]~q\,
	datac => \tL|Data|RegFile|regs[28][28]~q\,
	datad => \tL|Data|RegFile|Mux35~8_combout\,
	combout => \tL|Data|RegFile|Mux35~9_combout\);

-- Location: LCCOMB_X39_Y21_N2
\tL|Data|RegFile|Mux35~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux35~10_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0)) # ((\tL|Data|RegFile|Mux35~7_combout\)))) # (!\tL|Data|InstReg|out20_to_16\(1) & (!\tL|Data|InstReg|out20_to_16\(0) & 
-- ((\tL|Data|RegFile|Mux35~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|Mux35~7_combout\,
	datad => \tL|Data|RegFile|Mux35~9_combout\,
	combout => \tL|Data|RegFile|Mux35~10_combout\);

-- Location: LCCOMB_X39_Y19_N24
\tL|Data|RegFile|Mux35~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux35~13_combout\ = (\tL|Data|RegFile|Mux35~10_combout\ & ((\tL|Data|RegFile|Mux35~12_combout\) # ((!\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|RegFile|Mux35~10_combout\ & (((\tL|Data|RegFile|Mux35~5_combout\ & 
-- \tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux35~12_combout\,
	datab => \tL|Data|RegFile|Mux35~5_combout\,
	datac => \tL|Data|RegFile|Mux35~10_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux35~13_combout\);

-- Location: LCCOMB_X41_Y19_N16
\tL|Data|RegFile|Mux35~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux35~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~4_combout\ & (((\tL|Data|RegFile|rd_data1[17]~5_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & ((\tL|Data|RegFile|rd_data1[17]~5_combout\ & 
-- ((\tL|Data|RegFile|Mux35~13_combout\))) # (!\tL|Data|RegFile|rd_data1[17]~5_combout\ & (\tL|Data|RegFile|Mux35~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datab => \tL|Data|RegFile|Mux35~17_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datad => \tL|Data|RegFile|Mux35~13_combout\,
	combout => \tL|Data|RegFile|Mux35~18_combout\);

-- Location: LCCOMB_X38_Y22_N24
\tL|Data|RegFile|Mux35~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux35~19_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|InstReg|out20_to_16\(1))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[14][28]~q\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|regs[12][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[14][28]~q\,
	datad => \tL|Data|RegFile|regs[12][28]~q\,
	combout => \tL|Data|RegFile|Mux35~19_combout\);

-- Location: LCCOMB_X38_Y22_N26
\tL|Data|RegFile|Mux35~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux35~20_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux35~19_combout\ & ((\tL|Data|RegFile|regs[15][28]~q\))) # (!\tL|Data|RegFile|Mux35~19_combout\ & (\tL|Data|RegFile|regs[13][28]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|Mux35~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|Mux35~19_combout\,
	datac => \tL|Data|RegFile|regs[13][28]~q\,
	datad => \tL|Data|RegFile|regs[15][28]~q\,
	combout => \tL|Data|RegFile|Mux35~20_combout\);

-- Location: LCCOMB_X41_Y19_N4
\tL|Data|RegFile|Mux35~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux35~21_combout\ = (\tL|Data|RegFile|Mux35~18_combout\ & (((\tL|Data|RegFile|Mux35~20_combout\) # (!\tL|Data|RegFile|rd_data1[17]~4_combout\)))) # (!\tL|Data|RegFile|Mux35~18_combout\ & (\tL|Data|RegFile|Mux35~3_combout\ & 
-- ((\tL|Data|RegFile|rd_data1[17]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux35~3_combout\,
	datab => \tL|Data|RegFile|Mux35~18_combout\,
	datac => \tL|Data|RegFile|Mux35~20_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	combout => \tL|Data|RegFile|Mux35~21_combout\);

-- Location: LCCOMB_X42_Y15_N22
\tL|Data|RegFile|Mux35~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux35~22_combout\ = (\tL|Data|RegFile|Mux35~21_combout\ & ((\tL|Data|RegFile|rd_data1[17]~3_combout\) # ((\tL|Data|InstReg|out20_to_16\(0)) # (\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|Mux35~21_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux35~22_combout\);

-- Location: FF_X42_Y15_N23
\tL|Data|RegFile|rd_data1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux35~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(28));

-- Location: LCCOMB_X34_Y10_N30
\tL|Data|ALU|ShiftRight1~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~39_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegFile|rd_data1\(28)))) # (!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(26),
	datac => \tL|Data|RegFile|rd_data1\(28),
	datad => \tL|Data|InstReg|out15_to_0\(7),
	combout => \tL|Data|ALU|ShiftRight1~39_combout\);

-- Location: LCCOMB_X34_Y10_N24
\tL|Data|ALU|ShiftRight1~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~48_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegFile|rd_data1\(29)))) # (!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(7),
	datab => \tL|Data|RegFile|rd_data1\(27),
	datac => \tL|Data|RegFile|rd_data1\(29),
	datad => \tL|Data|InstReg|out15_to_0\(6),
	combout => \tL|Data|ALU|ShiftRight1~48_combout\);

-- Location: LCCOMB_X35_Y10_N20
\tL|Data|ALU|ShiftRight1~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~49_combout\ = (\tL|Data|ALU|ShiftRight1~48_combout\) # ((\tL|Data|ALU|ShiftRight1~39_combout\ & !\tL|Data|InstReg|out15_to_0\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|ShiftRight1~39_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(6),
	datad => \tL|Data|ALU|ShiftRight1~48_combout\,
	combout => \tL|Data|ALU|ShiftRight1~49_combout\);

-- Location: LCCOMB_X36_Y10_N14
\tL|Data|ALU|ShiftRight1~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~59_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftRight1~49_combout\))) # (!\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftRight1~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|ALU|ShiftRight1~50_combout\,
	datad => \tL|Data|ALU|ShiftRight1~49_combout\,
	combout => \tL|Data|ALU|ShiftRight1~59_combout\);

-- Location: LCCOMB_X36_Y10_N24
\tL|Data|ALU|ShiftRight0~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~63_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|ALU|ShiftRight1~59_combout\ & \tL|Data|RegBMux|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegBMux|output[18]~48_combout\,
	datac => \tL|Data|ALU|ShiftRight1~59_combout\,
	datad => \tL|Data|RegBMux|Equal2~2_combout\,
	combout => \tL|Data|ALU|ShiftRight0~63_combout\);

-- Location: LCCOMB_X36_Y11_N18
\tL|Data|ALU|ShiftRight0~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~64_combout\ = (\tL|Data|ALU|ShiftRight1~58_combout\ & ((\tL|Data|ALU|ShiftRight0~62_combout\) # ((!\tL|Data|InstReg|out15_to_0\(9) & \tL|Data|ALU|ShiftRight0~63_combout\)))) # (!\tL|Data|ALU|ShiftRight1~58_combout\ & 
-- (!\tL|Data|InstReg|out15_to_0\(9) & (\tL|Data|ALU|ShiftRight0~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight1~58_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(9),
	datac => \tL|Data|ALU|ShiftRight0~63_combout\,
	datad => \tL|Data|ALU|ShiftRight0~62_combout\,
	combout => \tL|Data|ALU|ShiftRight0~64_combout\);

-- Location: LCCOMB_X38_Y9_N12
\tL|Data|ALU|Mux9~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux9~7_combout\ = (\tL|Data|ALU|Mux14~5_combout\ & ((\tL|Data|ALU|ShiftLeft0~114_combout\) # ((!\tL|Data|ALU|Mux14~4_combout\)))) # (!\tL|Data|ALU|Mux14~5_combout\ & (((\tL|Data|ALU|ShiftRight0~64_combout\ & \tL|Data|ALU|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~114_combout\,
	datab => \tL|Data|ALU|ShiftRight0~64_combout\,
	datac => \tL|Data|ALU|Mux14~5_combout\,
	datad => \tL|Data|ALU|Mux14~4_combout\,
	combout => \tL|Data|ALU|Mux9~7_combout\);

-- Location: LCCOMB_X38_Y9_N6
\tL|Data|ALU|Mux9~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux9~8_combout\ = (\tL|Data|ALU|Mux14~3_combout\ & (((\tL|Data|ALU|Mux9~7_combout\)))) # (!\tL|Data|ALU|Mux14~3_combout\ & ((\tL|Data|ALU|Mux9~7_combout\ & ((\tL|Data|ALU|ShiftLeft0~64_combout\))) # (!\tL|Data|ALU|Mux9~7_combout\ & 
-- (\tL|Data|ALU|ShiftLeft0~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~72_combout\,
	datab => \tL|Data|ALU|Mux14~3_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~64_combout\,
	datad => \tL|Data|ALU|Mux9~7_combout\,
	combout => \tL|Data|ALU|Mux9~8_combout\);

-- Location: LCCOMB_X41_Y13_N6
\tL|Data|ALU|Equal0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~6_combout\ = \tL|Data|RegAMux|output[22]~23_combout\ $ (((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegFile|rd_data1\(22) & \tL|Data|RegBMux|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[22]~23_combout\,
	datab => \tL|Data|RegFile|rd_data1\(22),
	datac => \tL|Data|RegBMux|output[18]~48_combout\,
	datad => \tL|Data|RegBMux|Equal2~2_combout\,
	combout => \tL|Data|ALU|Equal0~6_combout\);

-- Location: LCCOMB_X41_Y13_N4
\tL|Data|ALU|SIG_Result_Low~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~24_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegAMux|output[22]~23_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|RegFile|rd_data1\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[18]~48_combout\,
	datab => \tL|Data|RegBMux|Equal2~2_combout\,
	datac => \tL|Data|RegFile|rd_data1\(22),
	datad => \tL|Data|RegAMux|output[22]~23_combout\,
	combout => \tL|Data|ALU|SIG_Result_Low~24_combout\);

-- Location: LCCOMB_X36_Y10_N6
\tL|Data|ALU|ShiftRight1~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~51_combout\ = (!\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftRight1~49_combout\))) # (!\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftRight1~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datab => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|ALU|ShiftRight1~50_combout\,
	datad => \tL|Data|ALU|ShiftRight1~49_combout\,
	combout => \tL|Data|ALU|ShiftRight1~51_combout\);

-- Location: LCCOMB_X35_Y10_N22
\tL|Data|ALU|ShiftRight1~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~47_combout\ = (\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|ALU|ShiftLeft0~26_combout\ & (\tL|Data|RegFile|rd_data1\(31))) # (!\tL|Data|ALU|ShiftLeft0~26_combout\ & ((\tL|Data|RegFile|rd_data1\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(31),
	datab => \tL|Data|InstReg|out15_to_0\(9),
	datac => \tL|Data|RegFile|rd_data1\(30),
	datad => \tL|Data|ALU|ShiftLeft0~26_combout\,
	combout => \tL|Data|ALU|ShiftRight1~47_combout\);

-- Location: LCCOMB_X36_Y10_N28
\tL|Data|ALU|ShiftRight1~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~52_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & ((\tL|Data|ALU|ShiftRight1~51_combout\) # (\tL|Data|ALU|ShiftRight1~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight1~51_combout\,
	datab => \tL|Data|RegBMux|output[18]~48_combout\,
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|ALU|ShiftRight1~47_combout\,
	combout => \tL|Data|ALU|ShiftRight1~52_combout\);

-- Location: LCCOMB_X41_Y13_N22
\tL|Data|ALU|Mux9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux9~0_combout\ = (\tL|Data|ALU|Mux21~4_combout\ & ((\tL|Data|ALU|Mux14~0_combout\) # ((\tL|Data|ALU|SIG_Result_Low~24_combout\)))) # (!\tL|Data|ALU|Mux21~4_combout\ & (!\tL|Data|ALU|Mux14~0_combout\ & 
-- ((\tL|Data|ALU|ShiftRight1~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~4_combout\,
	datab => \tL|Data|ALU|Mux14~0_combout\,
	datac => \tL|Data|ALU|SIG_Result_Low~24_combout\,
	datad => \tL|Data|ALU|ShiftRight1~52_combout\,
	combout => \tL|Data|ALU|Mux9~0_combout\);

-- Location: LCCOMB_X41_Y13_N16
\tL|Data|ALU|Mux9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux9~1_combout\ = (\tL|Data|ALU|Mux14~0_combout\ & ((\tL|Data|ALU|Mux9~0_combout\ & (\tL|Data|ALU|Equal0~6_combout\)) # (!\tL|Data|ALU|Mux9~0_combout\ & ((\tL|Data|RegBMux|output[31]~51_combout\))))) # (!\tL|Data|ALU|Mux14~0_combout\ & 
-- (((\tL|Data|ALU|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Equal0~6_combout\,
	datab => \tL|Data|ALU|Mux14~0_combout\,
	datac => \tL|Data|ALU|Mux9~0_combout\,
	datad => \tL|Data|RegBMux|output[31]~51_combout\,
	combout => \tL|Data|ALU|Mux9~1_combout\);

-- Location: LCCOMB_X41_Y13_N10
\tL|Data|ALU|Add0~201\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~201_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\ & ((!\tL|Data|RegAMux|output[22]~23_combout\))) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (\tL|Data|RegBMux|output[22]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|RegBMux|output[22]~60_combout\,
	datad => \tL|Data|RegAMux|output[22]~23_combout\,
	combout => \tL|Data|ALU|Add0~201_combout\);

-- Location: FF_X41_Y13_N25
\tL|Data|ALUOut|output[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][22]~19_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(22));

-- Location: FF_X43_Y15_N15
\tL|Data|ScuffedOut|output[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|ALUOut|output\(22),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(22));

-- Location: LCCOMB_X44_Y15_N8
\tL|Data|PCReg|output[22]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[22]~9_combout\ = (\tL|Control|curr_state.branch_2~q\ & (\tL|Data|ScuffedOut|output\(22))) # (!\tL|Control|curr_state.branch_2~q\ & ((\tL|Data|InstReg|out20_to_16\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.branch_2~q\,
	datab => \tL|Data|ScuffedOut|output\(22),
	datad => \tL|Data|InstReg|out20_to_16\(4),
	combout => \tL|Data|PCReg|output[22]~9_combout\);

-- Location: FF_X44_Y15_N9
\tL|Data|PCReg|output[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[22]~9_combout\,
	asdata => \tL|Data|RegFile|regs[31][22]~19_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Data|PCSourceMux|ALT_INV_Equal1~0_combout\,
	ena => \tL|Data|PCEnable~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(22));

-- Location: LCCOMB_X44_Y15_N22
\tL|Data|ALU|Add0~202\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~202_combout\ = (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(22))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr8~combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|PCReg|output\(22),
	datad => \tL|Data|RegFile|rd_data0\(22),
	combout => \tL|Data|ALU|Add0~202_combout\);

-- Location: LCCOMB_X41_Y13_N20
\tL|Data|ALU|SIG_Result_Low~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~25_combout\ = (\tL|Data|RegAMux|output[22]~23_combout\ & ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|RegFile|rd_data1\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[18]~48_combout\,
	datab => \tL|Data|RegBMux|Equal2~2_combout\,
	datac => \tL|Data|RegFile|rd_data1\(22),
	datad => \tL|Data|RegAMux|output[22]~23_combout\,
	combout => \tL|Data|ALU|SIG_Result_Low~25_combout\);

-- Location: LCCOMB_X41_Y13_N30
\tL|Data|ALU|Mux9~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux9~2_combout\ = (\tL|Data|ALU|Mux21~11_combout\ & (((\tL|Data|ALU|Mux21~10_combout\ & \tL|Data|ALU|Mult0|auto_generated|op_1~8_combout\)))) # (!\tL|Data|ALU|Mux21~11_combout\ & (((!\tL|Data|ALU|Mux21~10_combout\)) # 
-- (!\tL|Data|RegBMux|output[22]~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~11_combout\,
	datab => \tL|Data|RegBMux|output[22]~60_combout\,
	datac => \tL|Data|ALU|Mux21~10_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|op_1~8_combout\,
	combout => \tL|Data|ALU|Mux9~2_combout\);

-- Location: LCCOMB_X41_Y13_N28
\tL|Data|ALU|Mux9~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux9~3_combout\ = (\tL|Data|ALU|Mux21~9_combout\ & ((\tL|Data|ALU|Mux9~2_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~8_combout\))) # (!\tL|Data|ALU|Mux9~2_combout\ & (\tL|Data|ALU|SIG_Result_Low~25_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~9_combout\ & (((\tL|Data|ALU|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|SIG_Result_Low~25_combout\,
	datab => \tL|Data|ALU|Mux21~9_combout\,
	datac => \tL|Data|ALU|Mux9~2_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|op_1~8_combout\,
	combout => \tL|Data|ALU|Mux9~3_combout\);

-- Location: LCCOMB_X41_Y13_N2
\tL|Data|ALU|Mux9~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux9~4_combout\ = (\tL|Data|ALU|Mux21~12_combout\ & (((\tL|Data|ALU|Mux21~13_combout\) # (\tL|Data|ALU|Mux9~3_combout\)))) # (!\tL|Data|ALU|Mux21~12_combout\ & (\tL|Data|ALU|Add0~202_combout\ & (!\tL|Data|ALU|Mux21~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~12_combout\,
	datab => \tL|Data|ALU|Add0~202_combout\,
	datac => \tL|Data|ALU|Mux21~13_combout\,
	datad => \tL|Data|ALU|Mux9~3_combout\,
	combout => \tL|Data|ALU|Mux9~4_combout\);

-- Location: LCCOMB_X41_Y13_N12
\tL|Data|ALU|Mux9~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux9~5_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux9~4_combout\ & ((\tL|Data|ALU|Add0~133_combout\))) # (!\tL|Data|ALU|Mux9~4_combout\ & (\tL|Data|ALU|Add0~201_combout\)))) # (!\tL|Data|ALU|Mux21~13_combout\ & 
-- (((\tL|Data|ALU|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~201_combout\,
	datab => \tL|Data|ALU|Add0~133_combout\,
	datac => \tL|Data|ALU|Mux21~13_combout\,
	datad => \tL|Data|ALU|Mux9~4_combout\,
	combout => \tL|Data|ALU|Mux9~5_combout\);

-- Location: LCCOMB_X41_Y13_N18
\tL|Data|ALU|Mux9~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux9~6_combout\ = (\tL|Data|ALUCtrl|Mux14~2_combout\ & (\tL|Data|ALU|Mux9~1_combout\ & (\tL|Data|ALU|Mux14~2_combout\))) # (!\tL|Data|ALUCtrl|Mux14~2_combout\ & ((\tL|Data|ALU|Mux9~5_combout\) # ((\tL|Data|ALU|Mux9~1_combout\ & 
-- \tL|Data|ALU|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux14~2_combout\,
	datab => \tL|Data|ALU|Mux9~1_combout\,
	datac => \tL|Data|ALU|Mux14~2_combout\,
	datad => \tL|Data|ALU|Mux9~5_combout\,
	combout => \tL|Data|ALU|Mux9~6_combout\);

-- Location: LCCOMB_X41_Y13_N24
\tL|Data|RegFile|regs[31][22]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][22]~19_combout\ = (\tL|Data|ALU|Mux14~1_combout\ & (\tL|Data|ALU|Mux9~8_combout\)) # (!\tL|Data|ALU|Mux14~1_combout\ & ((\tL|Data|ALU|Mux9~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mux14~1_combout\,
	datac => \tL|Data|ALU|Mux9~8_combout\,
	datad => \tL|Data|ALU|Mux9~6_combout\,
	combout => \tL|Data|RegFile|regs[31][22]~19_combout\);

-- Location: LCCOMB_X41_Y17_N18
\tL|Data|RegFile|regs[31][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][22]~feeder_combout\ = \tL|Data|RegFile|regs[31][22]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][22]~19_combout\,
	combout => \tL|Data|RegFile|regs[31][22]~feeder_combout\);

-- Location: FF_X41_Y17_N19
\tL|Data|RegFile|regs[31][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][22]~feeder_combout\,
	asdata => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Control|ALT_INV_curr_state.jal_2~q\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][22]~q\);

-- Location: LCCOMB_X34_Y21_N30
\tL|Data|RegFile|Mux9~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux9~10_combout\ = (\tL|Data|RegFile|Mux9~9_combout\ & (((\tL|Data|RegFile|regs[31][22]~q\)) # (!\tL|Data|InstReg|out25_to_21\(3)))) # (!\tL|Data|RegFile|Mux9~9_combout\ & (\tL|Data|InstReg|out25_to_21\(3) & 
-- (\tL|Data|RegFile|regs[27][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux9~9_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[27][22]~q\,
	datad => \tL|Data|RegFile|regs[31][22]~q\,
	combout => \tL|Data|RegFile|Mux9~10_combout\);

-- Location: LCCOMB_X43_Y21_N28
\tL|Data|RegFile|Mux9~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux9~11_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux9~8_combout\ & ((\tL|Data|RegFile|Mux9~10_combout\))) # (!\tL|Data|RegFile|Mux9~8_combout\ & (\tL|Data|RegFile|Mux9~3_combout\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|Mux9~3_combout\,
	datac => \tL|Data|RegFile|Mux9~8_combout\,
	datad => \tL|Data|RegFile|Mux9~10_combout\,
	combout => \tL|Data|RegFile|Mux9~11_combout\);

-- Location: FF_X37_Y24_N21
\tL|Data|RegFile|regs[13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][22]~q\);

-- Location: FF_X37_Y24_N27
\tL|Data|RegFile|regs[12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][22]~q\);

-- Location: LCCOMB_X37_Y24_N26
\tL|Data|RegFile|Mux9~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux9~19_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|regs[13][22]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[12][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|regs[13][22]~q\,
	datac => \tL|Data|RegFile|regs[12][22]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux9~19_combout\);

-- Location: FF_X42_Y21_N27
\tL|Data|RegFile|regs[14][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][22]~q\);

-- Location: FF_X42_Y21_N5
\tL|Data|RegFile|regs[15][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][22]~q\);

-- Location: LCCOMB_X42_Y21_N26
\tL|Data|RegFile|Mux9~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux9~20_combout\ = (\tL|Data|RegFile|Mux9~19_combout\ & (((\tL|Data|RegFile|regs[15][22]~q\)) # (!\tL|Data|InstReg|out25_to_21\(1)))) # (!\tL|Data|RegFile|Mux9~19_combout\ & (\tL|Data|InstReg|out25_to_21\(1) & 
-- (\tL|Data|RegFile|regs[14][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux9~19_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[14][22]~q\,
	datad => \tL|Data|RegFile|regs[15][22]~q\,
	combout => \tL|Data|RegFile|Mux9~20_combout\);

-- Location: LCCOMB_X43_Y21_N14
\tL|Data|RegFile|Mux9~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux9~21_combout\ = (\tL|Data|RegFile|Mux9~18_combout\ & (((\tL|Data|RegFile|Mux9~20_combout\) # (!\tL|Data|RegFile|rd_data0[8]~2_combout\)))) # (!\tL|Data|RegFile|Mux9~18_combout\ & (\tL|Data|RegFile|Mux9~11_combout\ & 
-- (\tL|Data|RegFile|rd_data0[8]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux9~18_combout\,
	datab => \tL|Data|RegFile|Mux9~11_combout\,
	datac => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datad => \tL|Data|RegFile|Mux9~20_combout\,
	combout => \tL|Data|RegFile|Mux9~21_combout\);

-- Location: LCCOMB_X44_Y15_N2
\tL|Data|RegFile|Mux9~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux9~22_combout\ = (\tL|Data|RegFile|Mux9~21_combout\ & ((\tL|Data|InstReg|out25_to_21\(2)) # ((\tL|Data|InstReg|out25_to_21\(0)) # (\tL|Data|RegFile|rd_data0[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	datad => \tL|Data|RegFile|Mux9~21_combout\,
	combout => \tL|Data|RegFile|Mux9~22_combout\);

-- Location: FF_X44_Y15_N3
\tL|Data|RegFile|rd_data0[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux9~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(22));

-- Location: LCCOMB_X44_Y15_N28
\tL|Data|RegAMux|output[22]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[22]~23_combout\ = (\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(22)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegFile|rd_data0\(22),
	datac => \tL|Control|WideOr8~combout\,
	datad => \tL|Data|PCReg|output\(22),
	combout => \tL|Data|RegAMux|output[22]~23_combout\);

-- Location: LCCOMB_X29_Y13_N26
\tL|Data|ALU|Mult1|auto_generated|add9_result[44]~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[44]~88_combout\ = (\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT26\ & (\tL|Data|ALU|Mult1|auto_generated|add9_result[43]~87\ $ (GND))) # (!\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT26\ & 
-- (!\tL|Data|ALU|Mult1|auto_generated|add9_result[43]~87\ & VCC))
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[44]~89\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT26\ & !\tL|Data|ALU|Mult1|auto_generated|add9_result[43]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT26\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[43]~87\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[44]~88_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|add9_result[44]~89\);

-- Location: LCCOMB_X30_Y13_N26
\tL|Data|ALU|Mult1|auto_generated|op_1~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~88_combout\ = (\tL|Data|ALU|Mult1|auto_generated|add9_result[44]~88_combout\ & ((GND) # (!\tL|Data|ALU|Mult1|auto_generated|op_1~87\))) # (!\tL|Data|ALU|Mult1|auto_generated|add9_result[44]~88_combout\ & 
-- (\tL|Data|ALU|Mult1|auto_generated|op_1~87\ $ (GND)))
-- \tL|Data|ALU|Mult1|auto_generated|op_1~89\ = CARRY((\tL|Data|ALU|Mult1|auto_generated|add9_result[44]~88_combout\) # (!\tL|Data|ALU|Mult1|auto_generated|op_1~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|add9_result[44]~88_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~87\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~88_combout\,
	cout => \tL|Data|ALU|Mult1|auto_generated|op_1~89\);

-- Location: LCCOMB_X46_Y11_N26
\tL|Data|ALU|Mult0|auto_generated|op_1~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~88_combout\ = (\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT26\ & (\tL|Data|ALU|Mult0|auto_generated|op_1~87\ $ (GND))) # (!\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT26\ & 
-- (!\tL|Data|ALU|Mult0|auto_generated|op_1~87\ & VCC))
-- \tL|Data|ALU|Mult0|auto_generated|op_1~89\ = CARRY((\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT26\ & !\tL|Data|ALU|Mult0|auto_generated|op_1~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT26\,
	datad => VCC,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~87\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~88_combout\,
	cout => \tL|Data|ALU|Mult0|auto_generated|op_1~89\);

-- Location: LCCOMB_X30_Y13_N30
\tL|Data|ALU|Mux34~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux34~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~88_combout\)) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- ((\tL|Data|ALU|Mult0|auto_generated|op_1~88_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|op_1~88_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Mult0|auto_generated|op_1~88_combout\,
	datad => \tL|Data|RegHigh|output[19]~1_combout\,
	combout => \tL|Data|ALU|Mux34~0_combout\);

-- Location: FF_X30_Y13_N31
\tL|Data|RegHigh|output[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux34~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(30));

-- Location: LCCOMB_X39_Y15_N18
\tL|Data|MemtoRegMux|output[30]~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[30]~61_combout\ = (\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|MemtoRegMux|output[20]~0_combout\) # ((\tL|Data|RegHigh|output\(30))))) # (!\tL|Data|ALUMux|Equal1~0_combout\ & (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & 
-- ((\tL|Data|PCReg|output[30]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUMux|Equal1~0_combout\,
	datab => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datac => \tL|Data|RegHigh|output\(30),
	datad => \tL|Data|PCReg|output[30]~1_combout\,
	combout => \tL|Data|MemtoRegMux|output[30]~61_combout\);

-- Location: LCCOMB_X40_Y18_N20
\tL|Data|MemtoRegMux|output[30]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[30]~62_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|MemtoRegMux|output[30]~61_combout\ & (\tL|Data|RegLow|output\(30))) # (!\tL|Data|MemtoRegMux|output[30]~61_combout\ & 
-- ((\tL|Data|MemDataReg|output\(30)))))) # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & (((\tL|Data|MemtoRegMux|output[30]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datab => \tL|Data|RegLow|output\(30),
	datac => \tL|Data|MemDataReg|output\(30),
	datad => \tL|Data|MemtoRegMux|output[30]~61_combout\,
	combout => \tL|Data|MemtoRegMux|output[30]~62_combout\);

-- Location: FF_X39_Y18_N17
\tL|Data|RegFile|regs[14][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[30]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][30]~q\);

-- Location: LCCOMB_X36_Y20_N18
\tL|Data|RegFile|Mux1~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux1~19_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|InstReg|out25_to_21\(0))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[13][30]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|regs[12][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[12][30]~q\,
	datad => \tL|Data|RegFile|regs[13][30]~q\,
	combout => \tL|Data|RegFile|Mux1~19_combout\);

-- Location: LCCOMB_X40_Y18_N28
\tL|Data|RegFile|Mux1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux1~20_combout\ = (\tL|Data|RegFile|Mux1~19_combout\ & (((\tL|Data|RegFile|regs[15][30]~q\) # (!\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|RegFile|Mux1~19_combout\ & (\tL|Data|RegFile|regs[14][30]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[14][30]~q\,
	datab => \tL|Data|RegFile|regs[15][30]~q\,
	datac => \tL|Data|RegFile|Mux1~19_combout\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux1~20_combout\);

-- Location: LCCOMB_X44_Y24_N28
\tL|Data|RegFile|Mux1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux1~2_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[22][30]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[18][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[18][30]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[22][30]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux1~2_combout\);

-- Location: LCCOMB_X41_Y26_N12
\tL|Data|RegFile|Mux1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux1~3_combout\ = (\tL|Data|RegFile|Mux1~2_combout\ & ((\tL|Data|RegFile|regs[30][30]~q\) # ((!\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|RegFile|Mux1~2_combout\ & (((\tL|Data|RegFile|regs[26][30]~q\ & 
-- \tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[30][30]~q\,
	datab => \tL|Data|RegFile|Mux1~2_combout\,
	datac => \tL|Data|RegFile|regs[26][30]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux1~3_combout\);

-- Location: LCCOMB_X37_Y19_N6
\tL|Data|RegFile|Mux1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux1~4_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|InstReg|out25_to_21\(3))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[25][30]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[17][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[17][30]~q\,
	datad => \tL|Data|RegFile|regs[25][30]~q\,
	combout => \tL|Data|RegFile|Mux1~4_combout\);

-- Location: LCCOMB_X43_Y21_N30
\tL|Data|RegFile|Mux1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux1~5_combout\ = (\tL|Data|RegFile|Mux1~4_combout\ & (((\tL|Data|RegFile|regs[29][30]~q\) # (!\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|RegFile|Mux1~4_combout\ & (\tL|Data|RegFile|regs[21][30]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux1~4_combout\,
	datab => \tL|Data|RegFile|regs[21][30]~q\,
	datac => \tL|Data|RegFile|regs[29][30]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux1~5_combout\);

-- Location: LCCOMB_X43_Y24_N0
\tL|Data|RegFile|Mux1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux1~6_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|InstReg|out25_to_21\(3))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[24][30]~q\)) # (!\tL|Data|InstReg|out25_to_21\(3) 
-- & ((\tL|Data|RegFile|regs[16][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[24][30]~q\,
	datad => \tL|Data|RegFile|regs[16][30]~q\,
	combout => \tL|Data|RegFile|Mux1~6_combout\);

-- Location: LCCOMB_X43_Y25_N2
\tL|Data|RegFile|Mux1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux1~7_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux1~6_combout\ & (\tL|Data|RegFile|regs[28][30]~q\)) # (!\tL|Data|RegFile|Mux1~6_combout\ & ((\tL|Data|RegFile|regs[20][30]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[28][30]~q\,
	datac => \tL|Data|RegFile|regs[20][30]~q\,
	datad => \tL|Data|RegFile|Mux1~6_combout\,
	combout => \tL|Data|RegFile|Mux1~7_combout\);

-- Location: LCCOMB_X43_Y25_N0
\tL|Data|RegFile|Mux1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux1~8_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|Mux1~5_combout\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux1~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux1~5_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|InstReg|out25_to_21\(0),
	datad => \tL|Data|RegFile|Mux1~7_combout\,
	combout => \tL|Data|RegFile|Mux1~8_combout\);

-- Location: LCCOMB_X39_Y20_N22
\tL|Data|RegFile|Mux1~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux1~9_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|regs[23][30]~q\) # (\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[19][30]~q\ & 
-- ((!\tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[19][30]~q\,
	datac => \tL|Data|RegFile|regs[23][30]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux1~9_combout\);

-- Location: LCCOMB_X40_Y19_N28
\tL|Data|RegFile|Mux1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux1~10_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|Mux1~9_combout\ & ((\tL|Data|RegFile|regs[31][30]~q\))) # (!\tL|Data|RegFile|Mux1~9_combout\ & (\tL|Data|RegFile|regs[27][30]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|Mux1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[27][30]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[31][30]~q\,
	datad => \tL|Data|RegFile|Mux1~9_combout\,
	combout => \tL|Data|RegFile|Mux1~10_combout\);

-- Location: LCCOMB_X40_Y19_N14
\tL|Data|RegFile|Mux1~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux1~11_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux1~8_combout\ & ((\tL|Data|RegFile|Mux1~10_combout\))) # (!\tL|Data|RegFile|Mux1~8_combout\ & (\tL|Data|RegFile|Mux1~3_combout\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|Mux1~3_combout\,
	datac => \tL|Data|RegFile|Mux1~8_combout\,
	datad => \tL|Data|RegFile|Mux1~10_combout\,
	combout => \tL|Data|RegFile|Mux1~11_combout\);

-- Location: LCCOMB_X41_Y18_N16
\tL|Data|RegFile|Mux1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux1~12_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[10][30]~q\) # ((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|regs[8][30]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|regs[10][30]~q\,
	datac => \tL|Data|RegFile|regs[8][30]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux1~12_combout\);

-- Location: LCCOMB_X42_Y18_N18
\tL|Data|RegFile|Mux1~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux1~13_combout\ = (\tL|Data|RegFile|Mux1~12_combout\ & (((\tL|Data|RegFile|regs[11][30]~q\)) # (!\tL|Data|InstReg|out25_to_21\(0)))) # (!\tL|Data|RegFile|Mux1~12_combout\ & (\tL|Data|InstReg|out25_to_21\(0) & 
-- ((\tL|Data|RegFile|regs[9][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux1~12_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[11][30]~q\,
	datad => \tL|Data|RegFile|regs[9][30]~q\,
	combout => \tL|Data|RegFile|Mux1~13_combout\);

-- Location: LCCOMB_X46_Y19_N22
\tL|Data|RegFile|Mux1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux1~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~4_combout\ & (((\tL|Data|RegFile|rd_data0[8]~5_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|rd_data0[8]~5_combout\ & (\tL|Data|RegFile|regs[2][30]~q\)) # 
-- (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|regs[1][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[2][30]~q\,
	datab => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	datac => \tL|Data|RegFile|regs[1][30]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	combout => \tL|Data|RegFile|Mux1~16_combout\);

-- Location: LCCOMB_X47_Y17_N24
\tL|Data|RegFile|Mux1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux1~14_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|regs[5][30]~q\) # (\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|regs[4][30]~q\ & 
-- ((!\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[4][30]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[5][30]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux1~14_combout\);

-- Location: LCCOMB_X46_Y17_N6
\tL|Data|RegFile|Mux1~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux1~15_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux1~14_combout\ & (\tL|Data|RegFile|regs[7][30]~q\)) # (!\tL|Data|RegFile|Mux1~14_combout\ & ((\tL|Data|RegFile|regs[6][30]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|regs[7][30]~q\,
	datac => \tL|Data|RegFile|regs[6][30]~q\,
	datad => \tL|Data|RegFile|Mux1~14_combout\,
	combout => \tL|Data|RegFile|Mux1~15_combout\);

-- Location: LCCOMB_X46_Y19_N28
\tL|Data|RegFile|Mux1~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux1~17_combout\ = (\tL|Data|RegFile|Mux1~16_combout\ & (((\tL|Data|RegFile|regs[3][30]~q\)) # (!\tL|Data|RegFile|rd_data0[8]~4_combout\))) # (!\tL|Data|RegFile|Mux1~16_combout\ & (\tL|Data|RegFile|rd_data0[8]~4_combout\ & 
-- ((\tL|Data|RegFile|Mux1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux1~16_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	datac => \tL|Data|RegFile|regs[3][30]~q\,
	datad => \tL|Data|RegFile|Mux1~15_combout\,
	combout => \tL|Data|RegFile|Mux1~17_combout\);

-- Location: LCCOMB_X43_Y19_N20
\tL|Data|RegFile|Mux1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux1~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~2_combout\ & (\tL|Data|RegFile|rd_data0[8]~3_combout\)) # (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & ((\tL|Data|RegFile|rd_data0[8]~3_combout\ & (\tL|Data|RegFile|Mux1~13_combout\)) # 
-- (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & ((\tL|Data|RegFile|Mux1~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datac => \tL|Data|RegFile|Mux1~13_combout\,
	datad => \tL|Data|RegFile|Mux1~17_combout\,
	combout => \tL|Data|RegFile|Mux1~18_combout\);

-- Location: LCCOMB_X40_Y19_N20
\tL|Data|RegFile|Mux1~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux1~21_combout\ = (\tL|Data|RegFile|rd_data0[8]~2_combout\ & ((\tL|Data|RegFile|Mux1~18_combout\ & (\tL|Data|RegFile|Mux1~20_combout\)) # (!\tL|Data|RegFile|Mux1~18_combout\ & ((\tL|Data|RegFile|Mux1~11_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & (((\tL|Data|RegFile|Mux1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datab => \tL|Data|RegFile|Mux1~20_combout\,
	datac => \tL|Data|RegFile|Mux1~11_combout\,
	datad => \tL|Data|RegFile|Mux1~18_combout\,
	combout => \tL|Data|RegFile|Mux1~21_combout\);

-- Location: LCCOMB_X40_Y11_N26
\tL|Data|RegFile|Mux1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux1~22_combout\ = (\tL|Data|RegFile|Mux1~21_combout\ & ((\tL|Data|InstReg|out25_to_21\(2)) # ((\tL|Data|InstReg|out25_to_21\(0)) # (\tL|Data|RegFile|rd_data0[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	datad => \tL|Data|RegFile|Mux1~21_combout\,
	combout => \tL|Data|RegFile|Mux1~22_combout\);

-- Location: FF_X40_Y11_N27
\tL|Data|RegFile|rd_data0[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux1~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(30));

-- Location: LCCOMB_X40_Y11_N28
\tL|Data|RegAMux|output[30]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[30]~15_combout\ = (\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(30)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0\(30),
	datac => \tL|Control|WideOr8~combout\,
	datad => \tL|Data|PCReg|output\(30),
	combout => \tL|Data|RegAMux|output[30]~15_combout\);

-- Location: LCCOMB_X41_Y9_N22
\tL|Data|ALU|Add0~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~79_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Mux21~14_combout\ & (!\tL|Data|RegAMux|output[30]~15_combout\)) # (!\tL|Data|ALU|Mux21~14_combout\ & ((\tL|Data|RegBMux|output[30]~52_combout\))))) # 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (((!\tL|Data|RegBMux|output[30]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|RegAMux|output[30]~15_combout\,
	datac => \tL|Data|ALU|Mux21~14_combout\,
	datad => \tL|Data|RegBMux|output[30]~52_combout\,
	combout => \tL|Data|ALU|Add0~79_combout\);

-- Location: LCCOMB_X41_Y9_N20
\tL|Data|ALU|Add0~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~80_combout\ = (\tL|Data|RegAMux|output[30]~15_combout\ & (((!\tL|Data|ALUCtrl|Mux17~3_combout\) # (!\tL|Data|ALUCtrl|Mux13~2_combout\)) # (!\tL|Data|ALUCtrl|Mux15~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|RegAMux|output[30]~15_combout\,
	datac => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datad => \tL|Data|ALUCtrl|Mux17~3_combout\,
	combout => \tL|Data|ALU|Add0~80_combout\);

-- Location: LCCOMB_X41_Y9_N14
\tL|Data|ALU|Add0~149\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~149_combout\ = (\tL|Data|ALU|Add0~79_combout\ & ((\tL|Data|ALU|Add0~80_combout\ & (\tL|Data|ALU|Add0~148\ & VCC)) # (!\tL|Data|ALU|Add0~80_combout\ & (!\tL|Data|ALU|Add0~148\)))) # (!\tL|Data|ALU|Add0~79_combout\ & 
-- ((\tL|Data|ALU|Add0~80_combout\ & (!\tL|Data|ALU|Add0~148\)) # (!\tL|Data|ALU|Add0~80_combout\ & ((\tL|Data|ALU|Add0~148\) # (GND)))))
-- \tL|Data|ALU|Add0~150\ = CARRY((\tL|Data|ALU|Add0~79_combout\ & (!\tL|Data|ALU|Add0~80_combout\ & !\tL|Data|ALU|Add0~148\)) # (!\tL|Data|ALU|Add0~79_combout\ & ((!\tL|Data|ALU|Add0~148\) # (!\tL|Data|ALU|Add0~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~79_combout\,
	datab => \tL|Data|ALU|Add0~80_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|Add0~148\,
	combout => \tL|Data|ALU|Add0~149_combout\,
	cout => \tL|Data|ALU|Add0~150\);

-- Location: LCCOMB_X41_Y9_N16
\tL|Data|ALU|Add0~151\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~151_combout\ = \tL|Data|ALU|Add0~78_combout\ $ (\tL|Data|ALU|Add0~150\ $ (\tL|Data|ALU|Add0~226_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~78_combout\,
	datad => \tL|Data|ALU|Add0~226_combout\,
	cin => \tL|Data|ALU|Add0~150\,
	combout => \tL|Data|ALU|Add0~151_combout\);

-- Location: LCCOMB_X38_Y15_N8
\tL|Data|ALU|Mux0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux0~9_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALUCtrl|Mux17~3_combout\ & ((\tL|Data|RegBMux|output[31]~51_combout\))) # (!\tL|Data|ALUCtrl|Mux17~3_combout\ & (\tL|Data|RegAMux|output[31]~14_combout\)))) # 
-- (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (((!\tL|Data|ALUCtrl|Mux17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[31]~14_combout\,
	datab => \tL|Data|RegBMux|output[31]~51_combout\,
	datac => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datad => \tL|Data|ALUCtrl|Mux17~3_combout\,
	combout => \tL|Data|ALU|Mux0~9_combout\);

-- Location: LCCOMB_X38_Y11_N6
\tL|Data|ALU|Add0~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~77_combout\ = (\tL|Data|ALU|ShiftRight0~75_combout\ & !\tL|Data|InstReg|out15_to_0\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|ShiftRight0~75_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(10),
	combout => \tL|Data|ALU|Add0~77_combout\);

-- Location: LCCOMB_X34_Y9_N26
\tL|Data|ALU|ShiftLeft0~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~56_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegFile|rd_data1\(28)))) # (!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegFile|rd_data1\(30),
	datac => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|RegFile|rd_data1\(28),
	combout => \tL|Data|ALU|ShiftLeft0~56_combout\);

-- Location: LCCOMB_X34_Y9_N0
\tL|Data|ALU|ShiftLeft0~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~55_combout\ = (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegFile|rd_data1\(29)))) # (!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datab => \tL|Data|RegFile|rd_data1\(31),
	datac => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|RegFile|rd_data1\(29),
	combout => \tL|Data|ALU|ShiftLeft0~55_combout\);

-- Location: LCCOMB_X34_Y9_N24
\tL|Data|ALU|ShiftLeft0~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~57_combout\ = (!\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftLeft0~55_combout\) # ((\tL|Data|InstReg|out15_to_0\(6) & \tL|Data|ALU|ShiftLeft0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(8),
	datab => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|ALU|ShiftLeft0~56_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~55_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~57_combout\);

-- Location: LCCOMB_X34_Y9_N6
\tL|Data|ALU|Add0~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~75_combout\ = (\tL|Data|RegBMux|Equal2~2_combout\ & ((\tL|Data|ALU|ShiftLeft0~57_combout\) # ((\tL|Data|ALU|ShiftLeft0~60_combout\ & \tL|Data|InstReg|out15_to_0\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~60_combout\,
	datab => \tL|Data|RegBMux|Equal2~2_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|ALU|ShiftLeft0~57_combout\,
	combout => \tL|Data|ALU|Add0~75_combout\);

-- Location: LCCOMB_X38_Y15_N18
\tL|Data|ALU|Add0~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~76_combout\ = (\tL|Data|InstReg|out15_to_0\(9) & (((\tL|Data|ALU|ShiftLeft0~54_combout\)))) # (!\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|ALU|Add0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datab => \tL|Data|RegBMux|output[18]~48_combout\,
	datac => \tL|Data|ALU|Add0~75_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~54_combout\,
	combout => \tL|Data|ALU|Add0~76_combout\);

-- Location: LCCOMB_X38_Y15_N0
\tL|Data|ALU|Add0~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~74_combout\ = (\tL|Data|InstReg|out15_to_0\(10) & ((\tL|Data|InstReg|out15_to_0\(9) & (\tL|Data|ALU|ShiftLeft0~43_combout\)) # (!\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|ALU|ShiftLeft0~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datab => \tL|Data|InstReg|out15_to_0\(10),
	datac => \tL|Data|ALU|ShiftLeft0~43_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~47_combout\,
	combout => \tL|Data|ALU|Add0~74_combout\);

-- Location: LCCOMB_X38_Y15_N28
\tL|Data|ALU|Add0~153\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~153_combout\ = (!\tL|Data|ALUCtrl|Mux17~3_combout\ & ((\tL|Data|ALU|Add0~74_combout\) # ((!\tL|Data|InstReg|out15_to_0\(10) & \tL|Data|ALU|Add0~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(10),
	datac => \tL|Data|ALU|Add0~76_combout\,
	datad => \tL|Data|ALU|Add0~74_combout\,
	combout => \tL|Data|ALU|Add0~153_combout\);

-- Location: LCCOMB_X38_Y15_N10
\tL|Data|ALU|Add0~154\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~154_combout\ = (\tL|Data|ALU|Add0~153_combout\) # ((\tL|Data|ALU|Add0~77_combout\ & (\tL|Data|ALUCtrl|Mux17~3_combout\ & \tL|Data|RegBMux|output[31]~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~77_combout\,
	datab => \tL|Data|ALU|Add0~153_combout\,
	datac => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datad => \tL|Data|RegBMux|output[31]~51_combout\,
	combout => \tL|Data|ALU|Add0~154_combout\);

-- Location: LCCOMB_X38_Y15_N14
\tL|Data|ALU|Mux0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux0~10_combout\ = (\tL|Data|ALUCtrl|Mux16~4_combout\ & ((\tL|Data|ALU|Add0~154_combout\))) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & (\tL|Data|ALU|Mux0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Mux0~9_combout\,
	datad => \tL|Data|ALU|Add0~154_combout\,
	combout => \tL|Data|ALU|Mux0~10_combout\);

-- Location: LCCOMB_X42_Y15_N12
\tL|Data|ALU|Mux0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux0~11_combout\ = (\tL|Data|ALUCtrl|Mux16~4_combout\ & ((\tL|Data|ALUCtrl|Mux15~2_combout\ & (\tL|Data|ALU|Add0~151_combout\)) # (!\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALU|Mux0~10_combout\))))) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ 
-- & (\tL|Data|ALU|Mux0~10_combout\ & ((\tL|Data|ALUCtrl|Mux15~2_combout\) # (\tL|Data|ALU|Add0~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datab => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datac => \tL|Data|ALU|Add0~151_combout\,
	datad => \tL|Data|ALU|Mux0~10_combout\,
	combout => \tL|Data|ALU|Mux0~11_combout\);

-- Location: LCCOMB_X42_Y16_N24
\tL|Data|ALU|Mux0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux0~4_combout\ = (\tL|Data|ALUCtrl|Mux17~3_combout\ & ((\tL|Data|ALUCtrl|Mux15~2_combout\) # (\tL|Data|ALU|Mult0|auto_generated|op_1~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|op_1~26_combout\,
	combout => \tL|Data|ALU|Mux0~4_combout\);

-- Location: LCCOMB_X42_Y16_N14
\tL|Data|ALU|Mux0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux0~5_combout\ = (\tL|Data|ALU|Mux0~4_combout\ & (((!\tL|Data|RegAMux|output[31]~14_combout\ & !\tL|Data|ALUCtrl|Mux16~4_combout\)) # (!\tL|Data|ALUCtrl|Mux15~2_combout\))) # (!\tL|Data|ALU|Mux0~4_combout\ & 
-- (((\tL|Data|ALUCtrl|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|RegAMux|output[31]~14_combout\,
	datac => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datad => \tL|Data|ALU|Mux0~4_combout\,
	combout => \tL|Data|ALU|Mux0~5_combout\);

-- Location: LCCOMB_X30_Y15_N0
\tL|Data|ALU|Mux0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux0~6_combout\ = (\tL|Data|ALUCtrl|Mux17~3_combout\ & (\tL|Data|RegAMux|output[31]~14_combout\)) # (!\tL|Data|ALUCtrl|Mux17~3_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegAMux|output[31]~14_combout\,
	datac => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|op_1~26_combout\,
	combout => \tL|Data|ALU|Mux0~6_combout\);

-- Location: LCCOMB_X42_Y16_N12
\tL|Data|ALU|Mux0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux0~7_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALUCtrl|Mux17~3_combout\) # ((!\tL|Data|RegBMux|output[31]~51_combout\)))) # (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (\tL|Data|ALU|Mux0~6_combout\ & 
-- ((\tL|Data|RegBMux|output[31]~51_combout\) # (!\tL|Data|ALUCtrl|Mux17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datac => \tL|Data|RegBMux|output[31]~51_combout\,
	datad => \tL|Data|ALU|Mux0~6_combout\,
	combout => \tL|Data|ALU|Mux0~7_combout\);

-- Location: LCCOMB_X42_Y16_N2
\tL|Data|ALU|Mux0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux0~8_combout\ = (\tL|Data|ALUCtrl|Mux16~4_combout\ & (\tL|Data|ALU|Mux0~7_combout\ & ((\tL|Data|ALU|Add0~151_combout\) # (\tL|Data|ALU|Mux0~5_combout\)))) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & (((\tL|Data|ALU|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~151_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Mux0~5_combout\,
	datad => \tL|Data|ALU|Mux0~7_combout\,
	combout => \tL|Data|ALU|Mux0~8_combout\);

-- Location: LCCOMB_X42_Y16_N4
\tL|Data|ALU|Mux0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux0~12_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Data|ALUCtrl|Mux14~2_combout\) # ((\tL|Data|ALU|Mux0~8_combout\)))) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (!\tL|Data|ALUCtrl|Mux14~2_combout\ & (\tL|Data|ALU|Mux0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux14~2_combout\,
	datac => \tL|Data|ALU|Mux0~11_combout\,
	datad => \tL|Data|ALU|Mux0~8_combout\,
	combout => \tL|Data|ALU|Mux0~12_combout\);

-- Location: LCCOMB_X38_Y15_N12
\tL|Data|ALU|Mux0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux0~15_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & (!\tL|Data|ALU|Add0~77_combout\ & (!\tL|Data|ALUCtrl|Mux16~4_combout\ & \tL|Data|ALUCtrl|Mux17~3_combout\))) # (!\tL|Data|ALUCtrl|Mux15~2_combout\ & 
-- (((\tL|Data|ALUCtrl|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~77_combout\,
	datab => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datac => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datad => \tL|Data|ALUCtrl|Mux17~3_combout\,
	combout => \tL|Data|ALU|Mux0~15_combout\);

-- Location: LCCOMB_X38_Y15_N24
\tL|Data|ALU|Mux0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux0~2_combout\ = (\tL|Data|ALU|Add0~74_combout\) # ((!\tL|Data|InstReg|out15_to_0\(10) & \tL|Data|ALU|Add0~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(10),
	datac => \tL|Data|ALU|Add0~76_combout\,
	datad => \tL|Data|ALU|Add0~74_combout\,
	combout => \tL|Data|ALU|Mux0~2_combout\);

-- Location: LCCOMB_X38_Y15_N26
\tL|Data|ALU|Mux0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux0~3_combout\ = (!\tL|Data|ALU|Mux0~15_combout\ & ((\tL|Data|ALUCtrl|Mux17~3_combout\ & (\tL|Data|RegBMux|output[31]~51_combout\)) # (!\tL|Data|ALUCtrl|Mux17~3_combout\ & ((\tL|Data|ALU|Mux0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux0~15_combout\,
	datab => \tL|Data|RegBMux|output[31]~51_combout\,
	datac => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datad => \tL|Data|ALU|Mux0~2_combout\,
	combout => \tL|Data|ALU|Mux0~3_combout\);

-- Location: LCCOMB_X42_Y16_N18
\tL|Data|ALU|Mux0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux0~14_combout\ = (\tL|Data|ALUCtrl|Mux14~2_combout\ & ((\tL|Data|ALU|Mux0~12_combout\ & (\tL|Data|ALU|Mux0~13_combout\)) # (!\tL|Data|ALU|Mux0~12_combout\ & ((\tL|Data|ALU|Mux0~3_combout\))))) # (!\tL|Data|ALUCtrl|Mux14~2_combout\ & 
-- (((\tL|Data|ALU|Mux0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux0~13_combout\,
	datab => \tL|Data|ALUCtrl|Mux14~2_combout\,
	datac => \tL|Data|ALU|Mux0~12_combout\,
	datad => \tL|Data|ALU|Mux0~3_combout\,
	combout => \tL|Data|ALU|Mux0~14_combout\);

-- Location: LCCOMB_X42_Y20_N14
\tL|Data|RegLow|output[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegLow|output[31]~feeder_combout\ = \tL|Data|ALU|Mux0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|ALU|Mux0~14_combout\,
	combout => \tL|Data|RegLow|output[31]~feeder_combout\);

-- Location: FF_X42_Y20_N15
\tL|Data|RegLow|output[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegLow|output[31]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(31));

-- Location: LCCOMB_X46_Y11_N28
\tL|Data|ALU|Mult0|auto_generated|op_1~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult0|auto_generated|op_1~90_combout\ = \tL|Data|ALU|Mult0|auto_generated|op_1~89\ $ (\tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|ALU|Mult0|auto_generated|mac_out8~DATAOUT27\,
	cin => \tL|Data|ALU|Mult0|auto_generated|op_1~89\,
	combout => \tL|Data|ALU|Mult0|auto_generated|op_1~90_combout\);

-- Location: LCCOMB_X29_Y13_N28
\tL|Data|ALU|Mult1|auto_generated|add9_result[45]~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|add9_result[45]~90_combout\ = \tL|Data|ALU|Mult1|auto_generated|add9_result[44]~89\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \tL|Data|ALU|Mult1|auto_generated|add9_result[44]~89\,
	combout => \tL|Data|ALU|Mult1|auto_generated|add9_result[45]~90_combout\);

-- Location: LCCOMB_X30_Y13_N28
\tL|Data|ALU|Mult1|auto_generated|op_1~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mult1|auto_generated|op_1~90_combout\ = \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT27\ $ (\tL|Data|ALU|Mult1|auto_generated|op_1~89\ $ (!\tL|Data|ALU|Mult1|auto_generated|add9_result[45]~90_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|mac_out8~DATAOUT27\,
	datad => \tL|Data|ALU|Mult1|auto_generated|add9_result[45]~90_combout\,
	cin => \tL|Data|ALU|Mult1|auto_generated|op_1~89\,
	combout => \tL|Data|ALU|Mult1|auto_generated|op_1~90_combout\);

-- Location: LCCOMB_X31_Y13_N12
\tL|Data|ALU|Mux33~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux33~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~90_combout\))) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- (\tL|Data|ALU|Mult0|auto_generated|op_1~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output[19]~1_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Mult0|auto_generated|op_1~90_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|op_1~90_combout\,
	combout => \tL|Data|ALU|Mux33~0_combout\);

-- Location: FF_X31_Y13_N13
\tL|Data|RegHigh|output[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux33~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(31));

-- Location: FF_X40_Y16_N13
\tL|Data|MemDataReg|output[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[31]~45_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(31));

-- Location: LCCOMB_X42_Y20_N20
\tL|Data|MemtoRegMux|output[31]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[31]~55_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|MemDataReg|output\(31)) # ((\tL|Data|ALUMux|Equal1~0_combout\)))) # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & (((!\tL|Data|ALUMux|Equal1~0_combout\ 
-- & \tL|Data|ALU|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datab => \tL|Data|MemDataReg|output\(31),
	datac => \tL|Data|ALUMux|Equal1~0_combout\,
	datad => \tL|Data|ALU|Mux0~14_combout\,
	combout => \tL|Data|MemtoRegMux|output[31]~55_combout\);

-- Location: LCCOMB_X42_Y20_N4
\tL|Data|MemtoRegMux|output[31]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[31]~56_combout\ = (\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|MemtoRegMux|output[31]~55_combout\ & (\tL|Data|RegLow|output\(31))) # (!\tL|Data|MemtoRegMux|output[31]~55_combout\ & ((\tL|Data|RegHigh|output\(31)))))) # 
-- (!\tL|Data|ALUMux|Equal1~0_combout\ & (((\tL|Data|MemtoRegMux|output[31]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUMux|Equal1~0_combout\,
	datab => \tL|Data|RegLow|output\(31),
	datac => \tL|Data|RegHigh|output\(31),
	datad => \tL|Data|MemtoRegMux|output[31]~55_combout\,
	combout => \tL|Data|MemtoRegMux|output[31]~56_combout\);

-- Location: FF_X39_Y22_N29
\tL|Data|RegFile|regs[12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][31]~q\);

-- Location: FF_X39_Y22_N7
\tL|Data|RegFile|regs[13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][31]~q\);

-- Location: LCCOMB_X39_Y22_N6
\tL|Data|RegFile|Mux32~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux32~19_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|regs[13][31]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[12][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|regs[12][31]~q\,
	datac => \tL|Data|RegFile|regs[13][31]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux32~19_combout\);

-- Location: FF_X42_Y20_N5
\tL|Data|RegFile|regs[15][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][31]~q\);

-- Location: FF_X38_Y22_N5
\tL|Data|RegFile|regs[14][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][31]~q\);

-- Location: LCCOMB_X38_Y22_N4
\tL|Data|RegFile|Mux32~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux32~20_combout\ = (\tL|Data|RegFile|Mux32~19_combout\ & ((\tL|Data|RegFile|regs[15][31]~q\) # ((!\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|RegFile|Mux32~19_combout\ & (((\tL|Data|RegFile|regs[14][31]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux32~19_combout\,
	datab => \tL|Data|RegFile|regs[15][31]~q\,
	datac => \tL|Data|RegFile|regs[14][31]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux32~20_combout\);

-- Location: FF_X42_Y22_N13
\tL|Data|RegFile|regs[27][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][31]~q\);

-- Location: FF_X41_Y23_N17
\tL|Data|RegFile|regs[23][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][31]~q\);

-- Location: FF_X41_Y23_N11
\tL|Data|RegFile|regs[19][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][31]~q\);

-- Location: LCCOMB_X41_Y23_N16
\tL|Data|RegFile|Mux32~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux32~9_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|InstReg|out20_to_16\(2))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[23][31]~q\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[19][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[23][31]~q\,
	datad => \tL|Data|RegFile|regs[19][31]~q\,
	combout => \tL|Data|RegFile|Mux32~9_combout\);

-- Location: LCCOMB_X43_Y16_N10
\tL|Data|RegFile|regs~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs~28_combout\ = (\tL|Control|curr_state.jal_2~q\ & ((\tL|Data|ALU|Mux0~14_combout\))) # (!\tL|Control|curr_state.jal_2~q\ & (\tL|Data|MemtoRegMux|output[31]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Control|curr_state.jal_2~q\,
	datac => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	datad => \tL|Data|ALU|Mux0~14_combout\,
	combout => \tL|Data|RegFile|regs~28_combout\);

-- Location: FF_X43_Y16_N11
\tL|Data|RegFile|regs[31][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][31]~q\);

-- Location: LCCOMB_X42_Y22_N6
\tL|Data|RegFile|Mux32~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux32~10_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|Mux32~9_combout\ & ((\tL|Data|RegFile|regs[31][31]~q\))) # (!\tL|Data|RegFile|Mux32~9_combout\ & (\tL|Data|RegFile|regs[27][31]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|Mux32~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[27][31]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|Mux32~9_combout\,
	datad => \tL|Data|RegFile|regs[31][31]~q\,
	combout => \tL|Data|RegFile|Mux32~10_combout\);

-- Location: FF_X43_Y25_N13
\tL|Data|RegFile|regs[28][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][31]~q\);

-- Location: FF_X43_Y25_N7
\tL|Data|RegFile|regs[20][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][31]~q\);

-- Location: FF_X43_Y24_N3
\tL|Data|RegFile|regs[16][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][31]~q\);

-- Location: FF_X43_Y24_N9
\tL|Data|RegFile|regs[24][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][31]~q\);

-- Location: LCCOMB_X43_Y24_N8
\tL|Data|RegFile|Mux32~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux32~6_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[24][31]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[16][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|regs[16][31]~q\,
	datac => \tL|Data|RegFile|regs[24][31]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux32~6_combout\);

-- Location: LCCOMB_X43_Y25_N6
\tL|Data|RegFile|Mux32~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux32~7_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|Mux32~6_combout\ & (\tL|Data|RegFile|regs[28][31]~q\)) # (!\tL|Data|RegFile|Mux32~6_combout\ & ((\tL|Data|RegFile|regs[20][31]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|Mux32~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[28][31]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[20][31]~q\,
	datad => \tL|Data|RegFile|Mux32~6_combout\,
	combout => \tL|Data|RegFile|Mux32~7_combout\);

-- Location: FF_X39_Y23_N23
\tL|Data|RegFile|regs[17][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][31]~q\);

-- Location: FF_X39_Y23_N29
\tL|Data|RegFile|regs[25][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][31]~q\);

-- Location: LCCOMB_X39_Y23_N28
\tL|Data|RegFile|Mux32~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux32~4_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[25][31]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[17][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[17][31]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[25][31]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux32~4_combout\);

-- Location: FF_X37_Y23_N15
\tL|Data|RegFile|regs[21][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][31]~q\);

-- Location: FF_X37_Y23_N29
\tL|Data|RegFile|regs[29][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][31]~q\);

-- Location: LCCOMB_X37_Y23_N14
\tL|Data|RegFile|Mux32~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux32~5_combout\ = (\tL|Data|RegFile|Mux32~4_combout\ & (((\tL|Data|RegFile|regs[29][31]~q\)) # (!\tL|Data|InstReg|out20_to_16\(2)))) # (!\tL|Data|RegFile|Mux32~4_combout\ & (\tL|Data|InstReg|out20_to_16\(2) & 
-- (\tL|Data|RegFile|regs[21][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux32~4_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[21][31]~q\,
	datad => \tL|Data|RegFile|regs[29][31]~q\,
	combout => \tL|Data|RegFile|Mux32~5_combout\);

-- Location: LCCOMB_X42_Y22_N2
\tL|Data|RegFile|Mux32~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux32~8_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|InstReg|out20_to_16\(1)) # (\tL|Data|RegFile|Mux32~5_combout\)))) # (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|Mux32~7_combout\ & 
-- (!\tL|Data|InstReg|out20_to_16\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux32~7_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|InstReg|out20_to_16\(1),
	datad => \tL|Data|RegFile|Mux32~5_combout\,
	combout => \tL|Data|RegFile|Mux32~8_combout\);

-- Location: FF_X46_Y24_N27
\tL|Data|RegFile|regs[18][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][31]~q\);

-- Location: FF_X46_Y24_N5
\tL|Data|RegFile|regs[22][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][31]~q\);

-- Location: LCCOMB_X46_Y24_N4
\tL|Data|RegFile|Mux32~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux32~2_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[22][31]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[18][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|RegFile|regs[18][31]~q\,
	datac => \tL|Data|RegFile|regs[22][31]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux32~2_combout\);

-- Location: FF_X38_Y25_N15
\tL|Data|RegFile|regs[30][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][31]~q\);

-- Location: FF_X38_Y25_N29
\tL|Data|RegFile|regs[26][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][31]~q\);

-- Location: LCCOMB_X38_Y25_N28
\tL|Data|RegFile|Mux32~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux32~3_combout\ = (\tL|Data|RegFile|Mux32~2_combout\ & ((\tL|Data|RegFile|regs[30][31]~q\) # ((!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux32~2_combout\ & (((\tL|Data|RegFile|regs[26][31]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux32~2_combout\,
	datab => \tL|Data|RegFile|regs[30][31]~q\,
	datac => \tL|Data|RegFile|regs[26][31]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux32~3_combout\);

-- Location: LCCOMB_X42_Y22_N24
\tL|Data|RegFile|Mux32~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux32~11_combout\ = (\tL|Data|RegFile|Mux32~8_combout\ & ((\tL|Data|RegFile|Mux32~10_combout\) # ((!\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|RegFile|Mux32~8_combout\ & (((\tL|Data|InstReg|out20_to_16\(1) & 
-- \tL|Data|RegFile|Mux32~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux32~10_combout\,
	datab => \tL|Data|RegFile|Mux32~8_combout\,
	datac => \tL|Data|InstReg|out20_to_16\(1),
	datad => \tL|Data|RegFile|Mux32~3_combout\,
	combout => \tL|Data|RegFile|Mux32~11_combout\);

-- Location: FF_X38_Y18_N27
\tL|Data|RegFile|regs[10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][31]~q\);

-- Location: FF_X41_Y18_N13
\tL|Data|RegFile|regs[8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][31]~q\);

-- Location: LCCOMB_X41_Y18_N12
\tL|Data|RegFile|Mux32~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux32~12_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[10][31]~q\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|regs[8][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[10][31]~q\,
	datac => \tL|Data|RegFile|regs[8][31]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux32~12_combout\);

-- Location: FF_X42_Y18_N17
\tL|Data|RegFile|regs[11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][31]~q\);

-- Location: FF_X41_Y18_N19
\tL|Data|RegFile|regs[9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][31]~q\);

-- Location: LCCOMB_X42_Y18_N16
\tL|Data|RegFile|Mux32~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux32~13_combout\ = (\tL|Data|RegFile|Mux32~12_combout\ & (((\tL|Data|RegFile|regs[11][31]~q\)) # (!\tL|Data|InstReg|out20_to_16\(0)))) # (!\tL|Data|RegFile|Mux32~12_combout\ & (\tL|Data|InstReg|out20_to_16\(0) & 
-- ((\tL|Data|RegFile|regs[9][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux32~12_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[11][31]~q\,
	datad => \tL|Data|RegFile|regs[9][31]~q\,
	combout => \tL|Data|RegFile|Mux32~13_combout\);

-- Location: FF_X44_Y20_N25
\tL|Data|RegFile|regs[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][31]~q\);

-- Location: FF_X46_Y20_N5
\tL|Data|RegFile|regs[5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][31]~q\);

-- Location: FF_X47_Y20_N23
\tL|Data|RegFile|regs[4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][31]~q\);

-- Location: LCCOMB_X46_Y20_N4
\tL|Data|RegFile|Mux32~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux32~14_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1)) # ((\tL|Data|RegFile|regs[5][31]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(0) & (!\tL|Data|InstReg|out20_to_16\(1) & 
-- ((\tL|Data|RegFile|regs[4][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[5][31]~q\,
	datad => \tL|Data|RegFile|regs[4][31]~q\,
	combout => \tL|Data|RegFile|Mux32~14_combout\);

-- Location: FF_X46_Y20_N31
\tL|Data|RegFile|regs[6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][31]~q\);

-- Location: FF_X47_Y20_N5
\tL|Data|RegFile|regs[7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][31]~q\);

-- Location: LCCOMB_X46_Y20_N30
\tL|Data|RegFile|Mux32~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux32~15_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux32~14_combout\ & ((\tL|Data|RegFile|regs[7][31]~q\))) # (!\tL|Data|RegFile|Mux32~14_combout\ & (\tL|Data|RegFile|regs[6][31]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|Mux32~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|Mux32~14_combout\,
	datac => \tL|Data|RegFile|regs[6][31]~q\,
	datad => \tL|Data|RegFile|regs[7][31]~q\,
	combout => \tL|Data|RegFile|Mux32~15_combout\);

-- Location: FF_X45_Y20_N9
\tL|Data|RegFile|regs[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][31]~q\);

-- Location: FF_X44_Y20_N7
\tL|Data|RegFile|regs[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[31]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][31]~q\);

-- Location: LCCOMB_X45_Y20_N8
\tL|Data|RegFile|Mux32~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux32~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~6_combout\ & ((\tL|Data|RegFile|rd_data1[17]~2_combout\) # ((\tL|Data|RegFile|regs[2][31]~q\)))) # (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & (!\tL|Data|RegFile|rd_data1[17]~2_combout\ 
-- & ((\tL|Data|RegFile|regs[1][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datac => \tL|Data|RegFile|regs[2][31]~q\,
	datad => \tL|Data|RegFile|regs[1][31]~q\,
	combout => \tL|Data|RegFile|Mux32~16_combout\);

-- Location: LCCOMB_X46_Y20_N6
\tL|Data|RegFile|Mux32~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux32~17_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & ((\tL|Data|RegFile|Mux32~16_combout\ & (\tL|Data|RegFile|regs[3][31]~q\)) # (!\tL|Data|RegFile|Mux32~16_combout\ & ((\tL|Data|RegFile|Mux32~15_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & (((\tL|Data|RegFile|Mux32~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datab => \tL|Data|RegFile|regs[3][31]~q\,
	datac => \tL|Data|RegFile|Mux32~15_combout\,
	datad => \tL|Data|RegFile|Mux32~16_combout\,
	combout => \tL|Data|RegFile|Mux32~17_combout\);

-- Location: LCCOMB_X42_Y22_N30
\tL|Data|RegFile|Mux32~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux32~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~5_combout\ & (((\tL|Data|RegFile|rd_data1[17]~4_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~5_combout\ & ((\tL|Data|RegFile|rd_data1[17]~4_combout\ & 
-- (\tL|Data|RegFile|Mux32~13_combout\)) # (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & ((\tL|Data|RegFile|Mux32~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datab => \tL|Data|RegFile|Mux32~13_combout\,
	datac => \tL|Data|RegFile|Mux32~17_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	combout => \tL|Data|RegFile|Mux32~18_combout\);

-- Location: LCCOMB_X42_Y22_N20
\tL|Data|RegFile|Mux32~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux32~21_combout\ = (\tL|Data|RegFile|Mux32~18_combout\ & ((\tL|Data|RegFile|Mux32~20_combout\) # ((!\tL|Data|RegFile|rd_data1[17]~5_combout\)))) # (!\tL|Data|RegFile|Mux32~18_combout\ & (((\tL|Data|RegFile|Mux32~11_combout\ & 
-- \tL|Data|RegFile|rd_data1[17]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux32~20_combout\,
	datab => \tL|Data|RegFile|Mux32~11_combout\,
	datac => \tL|Data|RegFile|Mux32~18_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	combout => \tL|Data|RegFile|Mux32~21_combout\);

-- Location: LCCOMB_X43_Y12_N4
\tL|Data|RegFile|Mux32~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux32~22_combout\ = (\tL|Data|RegFile|Mux32~21_combout\ & ((\tL|Data|InstReg|out20_to_16\(0)) # ((\tL|Data|InstReg|out20_to_16\(2)) # (\tL|Data|RegFile|rd_data1[17]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux32~21_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|InstReg|out20_to_16\(2),
	datad => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	combout => \tL|Data|RegFile|Mux32~22_combout\);

-- Location: FF_X43_Y12_N5
\tL|Data|RegFile|rd_data1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux32~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(31));

-- Location: LCCOMB_X39_Y11_N6
\tL|Data|ALU|Add0~161\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~161_combout\ = (\tL|Data|RegBMux|Equal2~2_combout\ & ((\tL|Data|ALU|Add0~77_combout\ & ((\tL|Data|RegFile|rd_data1\(30)))) # (!\tL|Data|ALU|Add0~77_combout\ & (\tL|Data|RegFile|rd_data1\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(31),
	datab => \tL|Data|RegBMux|Equal2~2_combout\,
	datac => \tL|Data|RegFile|rd_data1\(30),
	datad => \tL|Data|ALU|Add0~77_combout\,
	combout => \tL|Data|ALU|Add0~161_combout\);

-- Location: LCCOMB_X38_Y9_N4
\tL|Data|ALU|ShiftLeft0~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~65_combout\ = (\tL|Data|InstReg|out15_to_0\(10) & ((\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|ALU|ShiftLeft0~61_combout\))) # (!\tL|Data|InstReg|out15_to_0\(9) & (\tL|Data|ALU|ShiftLeft0~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(10),
	datab => \tL|Data|InstReg|out15_to_0\(9),
	datac => \tL|Data|ALU|ShiftLeft0~64_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~61_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~65_combout\);

-- Location: LCCOMB_X34_Y9_N8
\tL|Data|ALU|ShiftLeft0~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~75_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(23))) # (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegFile|rd_data1\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(23),
	datac => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|RegFile|rd_data1\(25),
	combout => \tL|Data|ALU|ShiftLeft0~75_combout\);

-- Location: LCCOMB_X34_Y9_N2
\tL|Data|ALU|ShiftLeft0~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~76_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|ALU|ShiftLeft0~75_combout\)) # (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|ALU|ShiftLeft0~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|ALU|ShiftLeft0~75_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~59_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~76_combout\);

-- Location: LCCOMB_X34_Y9_N16
\tL|Data|ALU|ShiftLeft0~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~73_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(27))) # (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegFile|rd_data1\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datab => \tL|Data|RegFile|rd_data1\(27),
	datac => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|RegFile|rd_data1\(29),
	combout => \tL|Data|ALU|ShiftLeft0~73_combout\);

-- Location: LCCOMB_X34_Y9_N22
\tL|Data|ALU|ShiftLeft0~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~74_combout\ = (!\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftLeft0~73_combout\) # ((!\tL|Data|InstReg|out15_to_0\(6) & \tL|Data|ALU|ShiftLeft0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datab => \tL|Data|ALU|ShiftLeft0~73_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~56_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(8),
	combout => \tL|Data|ALU|ShiftLeft0~74_combout\);

-- Location: LCCOMB_X34_Y9_N28
\tL|Data|ALU|ShiftLeft0~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~77_combout\ = (\tL|Data|RegBMux|Equal2~2_combout\ & ((\tL|Data|ALU|ShiftLeft0~74_combout\) # ((\tL|Data|ALU|ShiftLeft0~76_combout\ & \tL|Data|InstReg|out15_to_0\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~76_combout\,
	datab => \tL|Data|RegBMux|Equal2~2_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~74_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(8),
	combout => \tL|Data|ALU|ShiftLeft0~77_combout\);

-- Location: LCCOMB_X38_Y9_N20
\tL|Data|ALU|ShiftLeft0~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~78_combout\ = (\tL|Data|InstReg|out15_to_0\(9) & (((\tL|Data|ALU|ShiftLeft0~72_combout\)))) # (!\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|ALU|ShiftLeft0~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datab => \tL|Data|RegBMux|output[18]~48_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~77_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~72_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~78_combout\);

-- Location: LCCOMB_X38_Y9_N14
\tL|Data|ALU|ShiftLeft0~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~79_combout\ = (\tL|Data|ALU|ShiftLeft0~65_combout\) # ((!\tL|Data|InstReg|out15_to_0\(10) & \tL|Data|ALU|ShiftLeft0~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(10),
	datac => \tL|Data|ALU|ShiftLeft0~65_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~78_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~79_combout\);

-- Location: LCCOMB_X39_Y11_N8
\tL|Data|ALU|Add0~162\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~162_combout\ = (\tL|Data|ALUCtrl|Mux17~3_combout\ & ((\tL|Data|ALU|Add0~161_combout\) # ((\tL|Data|RegBMux|output[18]~48_combout\)))) # (!\tL|Data|ALUCtrl|Mux17~3_combout\ & (((\tL|Data|ALU|ShiftLeft0~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~161_combout\,
	datab => \tL|Data|ALU|ShiftLeft0~79_combout\,
	datac => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|ALU|Add0~162_combout\);

-- Location: LCCOMB_X39_Y15_N8
\tL|Data|ALU|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~3_combout\ = \tL|Data|RegAMux|output[30]~15_combout\ $ (((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|RegFile|rd_data1\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|Equal2~2_combout\,
	datab => \tL|Data|RegFile|rd_data1\(30),
	datac => \tL|Data|RegBMux|output[18]~48_combout\,
	datad => \tL|Data|RegAMux|output[30]~15_combout\,
	combout => \tL|Data|ALU|Equal0~3_combout\);

-- Location: LCCOMB_X37_Y11_N14
\tL|Data|ALU|ShiftRight0~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~76_combout\ = (!\tL|Data|InstReg|out15_to_0\(10) & (!\tL|Data|ALU|ShiftLeft0~80_combout\ & \tL|Data|ALU|ShiftRight1~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(10),
	datac => \tL|Data|ALU|ShiftLeft0~80_combout\,
	datad => \tL|Data|ALU|ShiftRight1~58_combout\,
	combout => \tL|Data|ALU|ShiftRight0~76_combout\);

-- Location: LCCOMB_X39_Y15_N20
\tL|Data|ALU|SIG_Result_Low~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~7_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegAMux|output[30]~15_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|RegFile|rd_data1\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|Equal2~2_combout\,
	datab => \tL|Data|RegFile|rd_data1\(30),
	datac => \tL|Data|RegBMux|output[18]~48_combout\,
	datad => \tL|Data|RegAMux|output[30]~15_combout\,
	combout => \tL|Data|ALU|SIG_Result_Low~7_combout\);

-- Location: LCCOMB_X39_Y15_N6
\tL|Data|ALU|Add0~159\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~159_combout\ = (\tL|Data|ALUCtrl|Mux17~3_combout\ & (((\tL|Data|ALUCtrl|Mux13~2_combout\)))) # (!\tL|Data|ALUCtrl|Mux17~3_combout\ & ((\tL|Data|ALUCtrl|Mux13~2_combout\ & (\tL|Data|ALU|SIG_Result_Low~7_combout\)) # 
-- (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Data|ALU|ShiftLeft0~79_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datab => \tL|Data|ALU|SIG_Result_Low~7_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~79_combout\,
	datad => \tL|Data|ALUCtrl|Mux13~2_combout\,
	combout => \tL|Data|ALU|Add0~159_combout\);

-- Location: LCCOMB_X39_Y15_N22
\tL|Data|ALU|Add0~160\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~160_combout\ = (\tL|Data|ALUCtrl|Mux17~3_combout\ & ((\tL|Data|ALU|Add0~159_combout\ & (\tL|Data|ALU|Equal0~3_combout\)) # (!\tL|Data|ALU|Add0~159_combout\ & ((\tL|Data|ALU|ShiftRight0~76_combout\))))) # 
-- (!\tL|Data|ALUCtrl|Mux17~3_combout\ & (((\tL|Data|ALU|Add0~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datab => \tL|Data|ALU|Equal0~3_combout\,
	datac => \tL|Data|ALU|ShiftRight0~76_combout\,
	datad => \tL|Data|ALU|Add0~159_combout\,
	combout => \tL|Data|ALU|Add0~160_combout\);

-- Location: LCCOMB_X39_Y11_N16
\tL|Data|ALU|Mux1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux1~6_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & (!\tL|Data|ALUCtrl|Mux16~4_combout\ & \tL|Data|ALU|Add0~160_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datad => \tL|Data|ALU|Add0~160_combout\,
	combout => \tL|Data|ALU|Mux1~6_combout\);

-- Location: LCCOMB_X39_Y11_N30
\tL|Data|ALU|Mux1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux1~5_combout\ = (\tL|Data|ALU|Mux1~6_combout\) # ((\tL|Data|ALU|Mux1~4_combout\ & \tL|Data|ALU|Add0~162_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mux1~4_combout\,
	datac => \tL|Data|ALU|Add0~162_combout\,
	datad => \tL|Data|ALU|Mux1~6_combout\,
	combout => \tL|Data|ALU|Mux1~5_combout\);

-- Location: LCCOMB_X39_Y15_N4
\tL|Data|ALU|Add0~158\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~158_combout\ = (\tL|Data|ALUCtrl|Mux17~3_combout\ & (((\tL|Data|ALU|Add0~149_combout\)))) # (!\tL|Data|ALUCtrl|Mux17~3_combout\ & ((\tL|Data|ALUCtrl|Mux13~2_combout\ & ((!\tL|Data|RegBMux|output[30]~52_combout\))) # 
-- (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (\tL|Data|ALU|Add0~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|ALU|Add0~149_combout\,
	datad => \tL|Data|RegBMux|output[30]~52_combout\,
	combout => \tL|Data|ALU|Add0~158_combout\);

-- Location: LCCOMB_X36_Y15_N22
\tL|Data|ALU|Mux1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux1~2_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\ & (((!\tL|Data|RegAMux|output[30]~15_combout\ & \tL|Data|ALUCtrl|Mux17~3_combout\)))) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Data|ALUCtrl|Mux17~3_combout\ & 
-- (\tL|Data|RegBMux|output[30]~52_combout\)) # (!\tL|Data|ALUCtrl|Mux17~3_combout\ & ((\tL|Data|RegAMux|output[30]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[30]~52_combout\,
	datab => \tL|Data|RegAMux|output[30]~15_combout\,
	datac => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datad => \tL|Data|ALUCtrl|Mux17~3_combout\,
	combout => \tL|Data|ALU|Mux1~2_combout\);

-- Location: LCCOMB_X39_Y15_N16
\tL|Data|ALU|Mux1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux1~7_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\ & (\tL|Data|ALUCtrl|Mux17~3_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|op_1~24_combout\)))) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (!\tL|Data|ALUCtrl|Mux17~3_combout\ & 
-- (\tL|Data|ALU|Add0~149_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datac => \tL|Data|ALU|Add0~149_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|op_1~24_combout\,
	combout => \tL|Data|ALU|Mux1~7_combout\);

-- Location: LCCOMB_X39_Y15_N30
\tL|Data|ALU|Mux1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux1~8_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\) # ((\tL|Data|ALU|Mux1~2_combout\)))) # (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (!\tL|Data|ALUCtrl|Mux16~4_combout\ & ((\tL|Data|ALU|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Mux1~2_combout\,
	datad => \tL|Data|ALU|Mux1~7_combout\,
	combout => \tL|Data|ALU|Mux1~8_combout\);

-- Location: LCCOMB_X39_Y15_N26
\tL|Data|ALU|Add0~155\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~155_combout\ = (\tL|Data|RegAMux|output[30]~15_combout\ & ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|RegFile|rd_data1\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|Equal2~2_combout\,
	datab => \tL|Data|RegFile|rd_data1\(30),
	datac => \tL|Data|RegBMux|output[18]~48_combout\,
	datad => \tL|Data|RegAMux|output[30]~15_combout\,
	combout => \tL|Data|ALU|Add0~155_combout\);

-- Location: LCCOMB_X39_Y15_N24
\tL|Data|ALU|Add0~156\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~156_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Data|ALU|Add0~155_combout\) # ((!\tL|Data|ALUCtrl|Mux17~3_combout\)))) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (((\tL|Data|ALU|ShiftRight0~76_combout\ & 
-- \tL|Data|ALUCtrl|Mux17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~155_combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|ALU|ShiftRight0~76_combout\,
	datad => \tL|Data|ALUCtrl|Mux17~3_combout\,
	combout => \tL|Data|ALU|Add0~156_combout\);

-- Location: LCCOMB_X39_Y15_N10
\tL|Data|ALU|Add0~157\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~157_combout\ = (\tL|Data|ALUCtrl|Mux17~3_combout\ & (\tL|Data|ALU|Add0~156_combout\)) # (!\tL|Data|ALUCtrl|Mux17~3_combout\ & ((\tL|Data|ALU|Add0~156_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~24_combout\))) # 
-- (!\tL|Data|ALU|Add0~156_combout\ & (\tL|Data|ALU|ShiftLeft0~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datab => \tL|Data|ALU|Add0~156_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~79_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|op_1~24_combout\,
	combout => \tL|Data|ALU|Add0~157_combout\);

-- Location: LCCOMB_X39_Y15_N2
\tL|Data|ALU|Mux1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux1~3_combout\ = (\tL|Data|ALUCtrl|Mux16~4_combout\ & ((\tL|Data|ALU|Mux1~8_combout\ & (\tL|Data|ALU|Add0~158_combout\)) # (!\tL|Data|ALU|Mux1~8_combout\ & ((\tL|Data|ALU|Add0~157_combout\))))) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- (((\tL|Data|ALU|Mux1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datab => \tL|Data|ALU|Add0~158_combout\,
	datac => \tL|Data|ALU|Mux1~8_combout\,
	datad => \tL|Data|ALU|Add0~157_combout\,
	combout => \tL|Data|ALU|Mux1~3_combout\);

-- Location: LCCOMB_X39_Y15_N12
\tL|Data|PCReg|output[30]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[30]~1_combout\ = (\tL|Data|ALUCtrl|Mux14~2_combout\ & (\tL|Data|ALU|Mux1~5_combout\)) # (!\tL|Data|ALUCtrl|Mux14~2_combout\ & ((\tL|Data|ALU|Mux1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALUCtrl|Mux14~2_combout\,
	datac => \tL|Data|ALU|Mux1~5_combout\,
	datad => \tL|Data|ALU|Mux1~3_combout\,
	combout => \tL|Data|PCReg|output[30]~1_combout\);

-- Location: LCCOMB_X43_Y14_N28
\tL|Data|PCReg|output[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[30]~feeder_combout\ = \tL|Data|PCReg|output[30]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|PCReg|output[30]~1_combout\,
	combout => \tL|Data|PCReg|output[30]~feeder_combout\);

-- Location: FF_X39_Y15_N13
\tL|Data|ALUOut|output[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[30]~1_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(30));

-- Location: FF_X43_Y15_N25
\tL|Data|ScuffedOut|output[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|ALUOut|output\(30),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(30));

-- Location: FF_X43_Y14_N29
\tL|Data|PCReg|output[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[30]~feeder_combout\,
	asdata => \tL|Data|ScuffedOut|output\(30),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Data|PCSourceMux|Equal1~0_combout\,
	ena => \tL|Data|PCReg|output[31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(30));

-- Location: LCCOMB_X43_Y15_N24
\tL|Data|CodeMux|output[30]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[30]~13_combout\ = (\tL|Control|WideOr6~0_combout\ & (\tL|Data|PCReg|output\(30))) # (!\tL|Control|WideOr6~0_combout\ & ((!\tL|Data|ALUCtrl|Mux14~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output\(30),
	datab => \tL|Data|ALUCtrl|Mux14~2_combout\,
	datad => \tL|Control|WideOr6~0_combout\,
	combout => \tL|Data|CodeMux|output[30]~13_combout\);

-- Location: LCCOMB_X39_Y15_N0
\tL|Data|CodeMux|output[30]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[30]~14_combout\ = (\tL|Data|CodeMux|output[30]~13_combout\ & ((\tL|Control|WideOr6~0_combout\) # ((\tL|Data|ALU|Mux1~3_combout\)))) # (!\tL|Data|CodeMux|output[30]~13_combout\ & (!\tL|Control|WideOr6~0_combout\ & 
-- (\tL|Data|ALU|Mux1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|CodeMux|output[30]~13_combout\,
	datab => \tL|Control|WideOr6~0_combout\,
	datac => \tL|Data|ALU|Mux1~5_combout\,
	datad => \tL|Data|ALU|Mux1~3_combout\,
	combout => \tL|Data|CodeMux|output[30]~14_combout\);

-- Location: LCCOMB_X43_Y16_N8
\tL|Data|CodeMux|output[29]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[29]~37_combout\ = (\tL|Control|WideOr6~0_combout\ & (((\tL|Data|PCReg|output\(29))))) # (!\tL|Control|WideOr6~0_combout\ & (((\tL|Data|ALU|Mux21~19_combout\)) # (!\tL|Data|InstReg|out15_to_0\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr6~0_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(10),
	datac => \tL|Data|PCReg|output\(29),
	datad => \tL|Data|ALU|Mux21~19_combout\,
	combout => \tL|Data|CodeMux|output[29]~37_combout\);

-- Location: LCCOMB_X43_Y16_N14
\tL|Data|CodeMux|output[29]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[29]~15_combout\ = (\tL|Control|WideOr6~0_combout\ & (((\tL|Data|CodeMux|output[29]~37_combout\)))) # (!\tL|Control|WideOr6~0_combout\ & ((\tL|Data|CodeMux|output[29]~37_combout\ & ((\tL|Data|ALU|Mux2~15_combout\))) # 
-- (!\tL|Data|CodeMux|output[29]~37_combout\ & (\tL|Data|ALU|ShiftLeft0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr6~0_combout\,
	datab => \tL|Data|ALU|ShiftLeft0~93_combout\,
	datac => \tL|Data|CodeMux|output[29]~37_combout\,
	datad => \tL|Data|ALU|Mux2~15_combout\,
	combout => \tL|Data|CodeMux|output[29]~15_combout\);

-- Location: LCCOMB_X42_Y16_N8
\tL|Data|CodeMux|output[31]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[31]~12_combout\ = (\tL|Control|WideOr6~0_combout\ & (\tL|Data|PCReg|output\(31))) # (!\tL|Control|WideOr6~0_combout\ & ((\tL|Data|ALU|Mux0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Control|WideOr6~0_combout\,
	datac => \tL|Data|PCReg|output\(31),
	datad => \tL|Data|ALU|Mux0~14_combout\,
	combout => \tL|Data|CodeMux|output[31]~12_combout\);

-- Location: LCCOMB_X39_Y12_N22
\tL|Data|ALU|Equal0~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~35_combout\ = \tL|Data|RegBMux|output[1]~49_combout\ $ (((\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(1))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr8~combout\,
	datab => \tL|Data|RegBMux|output[1]~49_combout\,
	datac => \tL|Data|PCReg|output\(1),
	datad => \tL|Data|RegFile|rd_data0\(1),
	combout => \tL|Data|ALU|Equal0~35_combout\);

-- Location: LCCOMB_X40_Y15_N24
\tL|Data|ALU|ShiftRight0~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~42_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|RegBMux|output[8]~21_combout\))) # (!\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|RegBMux|output[7]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datab => \tL|Data|RegBMux|output[7]~19_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|RegBMux|output[8]~21_combout\,
	combout => \tL|Data|ALU|ShiftRight0~42_combout\);

-- Location: LCCOMB_X40_Y15_N16
\tL|Data|ALU|ShiftRight1~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~37_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|RegBMux|output[6]~15_combout\)) # (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|RegBMux|output[5]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datab => \tL|Data|RegBMux|output[6]~15_combout\,
	datad => \tL|Data|RegBMux|output[5]~17_combout\,
	combout => \tL|Data|ALU|ShiftRight1~37_combout\);

-- Location: LCCOMB_X40_Y15_N22
\tL|Data|ALU|ShiftRight0~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~43_combout\ = (\tL|Data|ALU|ShiftRight0~42_combout\) # ((!\tL|Data|InstReg|out15_to_0\(7) & \tL|Data|ALU|ShiftRight1~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~42_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|ALU|ShiftRight1~37_combout\,
	combout => \tL|Data|ALU|ShiftRight0~43_combout\);

-- Location: LCCOMB_X38_Y11_N14
\tL|Data|ALU|ShiftRight1~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~68_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|RegBMux|output[4]~13_combout\)) # (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|RegBMux|output[3]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[4]~13_combout\,
	datac => \tL|Data|RegBMux|output[3]~33_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(6),
	combout => \tL|Data|ALU|ShiftRight1~68_combout\);

-- Location: LCCOMB_X39_Y11_N26
\tL|Data|ALU|ShiftRight0~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~77_combout\ = (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|RegBMux|output[2]~31_combout\))) # (!\tL|Data|InstReg|out15_to_0\(6) & (!\tL|Data|RegBMux|output[1]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datab => \tL|Data|RegBMux|output[1]~49_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|RegBMux|output[2]~31_combout\,
	combout => \tL|Data|ALU|ShiftRight0~77_combout\);

-- Location: LCCOMB_X38_Y11_N24
\tL|Data|ALU|ShiftRight0~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~78_combout\ = (\tL|Data|ALU|ShiftRight0~77_combout\) # ((\tL|Data|InstReg|out15_to_0\(7) & \tL|Data|ALU|ShiftRight1~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(7),
	datac => \tL|Data|ALU|ShiftRight1~68_combout\,
	datad => \tL|Data|ALU|ShiftRight0~77_combout\,
	combout => \tL|Data|ALU|ShiftRight0~78_combout\);

-- Location: LCCOMB_X37_Y9_N26
\tL|Data|ALU|ShiftRight0~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~79_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftRight0~43_combout\)) # (!\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftRight0~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|ALU|ShiftRight0~43_combout\,
	datad => \tL|Data|ALU|ShiftRight0~78_combout\,
	combout => \tL|Data|ALU|ShiftRight0~79_combout\);

-- Location: LCCOMB_X36_Y9_N14
\tL|Data|ALU|ShiftRight0~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~80_combout\ = (!\tL|Data|InstReg|out15_to_0\(10) & ((\tL|Data|InstReg|out15_to_0\(9) & (\tL|Data|ALU|ShiftRight0~70_combout\)) # (!\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|ALU|ShiftRight0~79_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datab => \tL|Data|ALU|ShiftRight0~70_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(10),
	datad => \tL|Data|ALU|ShiftRight0~79_combout\,
	combout => \tL|Data|ALU|ShiftRight0~80_combout\);

-- Location: LCCOMB_X39_Y12_N8
\tL|Data|ALU|ShiftRight0~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~83_combout\ = (\tL|Data|ALU|ShiftRight0~80_combout\) # ((\tL|Data|InstReg|out15_to_0\(10) & \tL|Data|ALU|ShiftRight0~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(10),
	datab => \tL|Data|ALU|ShiftRight0~80_combout\,
	datad => \tL|Data|ALU|ShiftRight0~82_combout\,
	combout => \tL|Data|ALU|ShiftRight0~83_combout\);

-- Location: LCCOMB_X36_Y10_N8
\tL|Data|ALU|ShiftLeft0~94\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~94_combout\ = (\tL|Data|ALU|ShiftLeft0~80_combout\) # ((\tL|Data|InstReg|out15_to_0\(10)) # (!\tL|Data|ALU|ShiftLeft0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~80_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(10),
	datad => \tL|Data|ALU|ShiftLeft0~13_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~94_combout\);

-- Location: LCCOMB_X39_Y12_N16
\tL|Data|ALU|SIG_Result_Low~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~37_combout\ = ((\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(1))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(1))))) # (!\tL|Data|RegBMux|output[1]~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output\(1),
	datab => \tL|Control|WideOr8~combout\,
	datac => \tL|Data|RegFile|rd_data0\(1),
	datad => \tL|Data|RegBMux|output[1]~49_combout\,
	combout => \tL|Data|ALU|SIG_Result_Low~37_combout\);

-- Location: LCCOMB_X39_Y12_N10
\tL|Data|ALU|Add0~168\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~168_combout\ = (\tL|Data|ALUCtrl|Mux17~3_combout\ & (\tL|Data|ALUCtrl|Mux13~2_combout\)) # (!\tL|Data|ALUCtrl|Mux17~3_combout\ & ((\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Data|ALU|SIG_Result_Low~37_combout\))) # 
-- (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (!\tL|Data|ALU|ShiftLeft0~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~94_combout\,
	datad => \tL|Data|ALU|SIG_Result_Low~37_combout\,
	combout => \tL|Data|ALU|Add0~168_combout\);

-- Location: LCCOMB_X39_Y12_N4
\tL|Data|ALU|Add0~169\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~169_combout\ = (\tL|Data|ALUCtrl|Mux17~3_combout\ & ((\tL|Data|ALU|Add0~168_combout\ & (!\tL|Data|ALU|Equal0~35_combout\)) # (!\tL|Data|ALU|Add0~168_combout\ & ((\tL|Data|ALU|ShiftRight0~83_combout\))))) # 
-- (!\tL|Data|ALUCtrl|Mux17~3_combout\ & (((\tL|Data|ALU|Add0~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Equal0~35_combout\,
	datab => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datac => \tL|Data|ALU|ShiftRight0~83_combout\,
	datad => \tL|Data|ALU|Add0~168_combout\,
	combout => \tL|Data|ALU|Add0~169_combout\);

-- Location: LCCOMB_X39_Y12_N18
\tL|Data|ALU|Mux30~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux30~4_combout\ = (\tL|Data|ALUCtrl|Mux17~3_combout\ & ((\tL|Data|ALU|ShiftRight0~80_combout\) # ((\tL|Data|InstReg|out15_to_0\(10) & \tL|Data|ALU|ShiftRight1~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(10),
	datab => \tL|Data|ALU|ShiftRight0~80_combout\,
	datac => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datad => \tL|Data|ALU|ShiftRight1~70_combout\,
	combout => \tL|Data|ALU|Mux30~4_combout\);

-- Location: LCCOMB_X39_Y12_N12
\tL|Data|ALU|Mux30~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux30~5_combout\ = (\tL|Data|ALU|Mux1~4_combout\ & ((\tL|Data|ALU|Mux30~4_combout\) # ((!\tL|Data|ALUCtrl|Mux17~3_combout\ & !\tL|Data|ALU|ShiftLeft0~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datab => \tL|Data|ALU|Mux1~4_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~94_combout\,
	datad => \tL|Data|ALU|Mux30~4_combout\,
	combout => \tL|Data|ALU|Mux30~5_combout\);

-- Location: LCCOMB_X34_Y12_N22
\tL|Data|ALU|Mux30~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux30~6_combout\ = (\tL|Data|ALU|Mux30~5_combout\) # ((\tL|Data|ALUCtrl|Mux15~2_combout\ & (!\tL|Data|ALUCtrl|Mux16~4_combout\ & \tL|Data|ALU|Add0~169_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Add0~169_combout\,
	datad => \tL|Data|ALU|Mux30~5_combout\,
	combout => \tL|Data|ALU|Mux30~6_combout\);

-- Location: LCCOMB_X34_Y12_N26
\tL|Data|ALU|Add0~165\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~165_combout\ = (\tL|Data|ALUCtrl|Mux17~3_combout\ & ((\tL|Data|ALUCtrl|Mux13~2_combout\ & ((!\tL|Data|RegAMux|output[1]~10_combout\))) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (!\tL|Data|RegBMux|output[1]~49_combout\)))) # 
-- (!\tL|Data|ALUCtrl|Mux17~3_combout\ & (((!\tL|Data|ALUCtrl|Mux13~2_combout\ & \tL|Data|RegAMux|output[1]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[1]~49_combout\,
	datab => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datac => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datad => \tL|Data|RegAMux|output[1]~10_combout\,
	combout => \tL|Data|ALU|Add0~165_combout\);

-- Location: LCCOMB_X34_Y12_N20
\tL|Data|ALU|Add0~166\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~166_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\ & (\tL|Data|ALUCtrl|Mux17~3_combout\ & (\tL|Data|ALU|Mult0|auto_generated|w513w\(1)))) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (!\tL|Data|ALUCtrl|Mux17~3_combout\ & 
-- ((\tL|Data|ALU|Add0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datac => \tL|Data|ALU|Mult0|auto_generated|w513w\(1),
	datad => \tL|Data|ALU|Add0~38_combout\,
	combout => \tL|Data|ALU|Add0~166_combout\);

-- Location: LCCOMB_X34_Y12_N10
\tL|Data|ALU|Mux30~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux30~2_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\) # ((\tL|Data|ALU|Add0~165_combout\)))) # (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- ((\tL|Data|ALU|Add0~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Add0~165_combout\,
	datad => \tL|Data|ALU|Add0~166_combout\,
	combout => \tL|Data|ALU|Mux30~2_combout\);

-- Location: LCCOMB_X34_Y12_N8
\tL|Data|ALU|Add0~167\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~167_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Data|ALUCtrl|Mux17~3_combout\ & ((\tL|Data|ALU|Add0~38_combout\))) # (!\tL|Data|ALUCtrl|Mux17~3_combout\ & (\tL|Data|RegBMux|output[1]~49_combout\)))) # 
-- (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (((\tL|Data|ALU|Add0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datac => \tL|Data|RegBMux|output[1]~49_combout\,
	datad => \tL|Data|ALU|Add0~38_combout\,
	combout => \tL|Data|ALU|Add0~167_combout\);

-- Location: LCCOMB_X39_Y12_N26
\tL|Data|ALU|SIG_Result_Low~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~36_combout\ = (!\tL|Data|RegBMux|output[1]~49_combout\ & ((\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(1))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output\(1),
	datab => \tL|Control|WideOr8~combout\,
	datac => \tL|Data|RegFile|rd_data0\(1),
	datad => \tL|Data|RegBMux|output[1]~49_combout\,
	combout => \tL|Data|ALU|SIG_Result_Low~36_combout\);

-- Location: LCCOMB_X39_Y12_N2
\tL|Data|ALU|Add0~163\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~163_combout\ = (\tL|Data|ALUCtrl|Mux17~3_combout\ & (\tL|Data|ALUCtrl|Mux13~2_combout\)) # (!\tL|Data|ALUCtrl|Mux17~3_combout\ & ((\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|w569w\(1)))) # 
-- (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (!\tL|Data|ALU|ShiftLeft0~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~94_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|w569w\(1),
	combout => \tL|Data|ALU|Add0~163_combout\);

-- Location: LCCOMB_X39_Y12_N28
\tL|Data|ALU|Add0~164\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~164_combout\ = (\tL|Data|ALUCtrl|Mux17~3_combout\ & ((\tL|Data|ALU|Add0~163_combout\ & ((\tL|Data|ALU|SIG_Result_Low~36_combout\))) # (!\tL|Data|ALU|Add0~163_combout\ & (\tL|Data|ALU|ShiftRight0~83_combout\)))) # 
-- (!\tL|Data|ALUCtrl|Mux17~3_combout\ & (((\tL|Data|ALU|Add0~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datab => \tL|Data|ALU|ShiftRight0~83_combout\,
	datac => \tL|Data|ALU|SIG_Result_Low~36_combout\,
	datad => \tL|Data|ALU|Add0~163_combout\,
	combout => \tL|Data|ALU|Add0~164_combout\);

-- Location: LCCOMB_X34_Y12_N18
\tL|Data|ALU|Mux30~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux30~3_combout\ = (\tL|Data|ALU|Mux30~2_combout\ & ((\tL|Data|ALU|Add0~167_combout\) # ((!\tL|Data|ALUCtrl|Mux16~4_combout\)))) # (!\tL|Data|ALU|Mux30~2_combout\ & (((\tL|Data|ALUCtrl|Mux16~4_combout\ & \tL|Data|ALU|Add0~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux30~2_combout\,
	datab => \tL|Data|ALU|Add0~167_combout\,
	datac => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datad => \tL|Data|ALU|Add0~164_combout\,
	combout => \tL|Data|ALU|Mux30~3_combout\);

-- Location: LCCOMB_X34_Y12_N24
\tL|Data|RegFile|regs[31][1]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][1]~9_combout\ = (\tL|Data|ALUCtrl|Mux14~2_combout\ & (\tL|Data|ALU|Mux30~6_combout\)) # (!\tL|Data|ALUCtrl|Mux14~2_combout\ & ((\tL|Data|ALU|Mux30~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALUCtrl|Mux14~2_combout\,
	datac => \tL|Data|ALU|Mux30~6_combout\,
	datad => \tL|Data|ALU|Mux30~3_combout\,
	combout => \tL|Data|RegFile|regs[31][1]~9_combout\);

-- Location: FF_X34_Y12_N25
\tL|Data|ALUOut|output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][1]~9_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(1));

-- Location: LCCOMB_X34_Y12_N6
\tL|Data|ScuffedOut|output[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ScuffedOut|output[1]~feeder_combout\ = \tL|Data|ALUOut|output\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|ALUOut|output\(1),
	combout => \tL|Data|ScuffedOut|output[1]~feeder_combout\);

-- Location: FF_X34_Y12_N7
\tL|Data|ScuffedOut|output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ScuffedOut|output[1]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(1));

-- Location: LCCOMB_X39_Y12_N0
\tL|Data|PCSourceMux|output[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCSourceMux|output[1]~0_combout\ = (\tL|Data|PCSourceMux|Equal1~0_combout\ & (\tL|Data|ScuffedOut|output\(1) & (\tL|Control|curr_state.branch_2~q\))) # (!\tL|Data|PCSourceMux|Equal1~0_combout\ & ((\tL|Data|RegFile|regs[31][1]~9_combout\) # 
-- ((\tL|Data|ScuffedOut|output\(1) & \tL|Control|curr_state.branch_2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCSourceMux|Equal1~0_combout\,
	datab => \tL|Data|ScuffedOut|output\(1),
	datac => \tL|Control|curr_state.branch_2~q\,
	datad => \tL|Data|RegFile|regs[31][1]~9_combout\,
	combout => \tL|Data|PCSourceMux|output[1]~0_combout\);

-- Location: FF_X39_Y12_N1
\tL|Data|PCReg|output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCSourceMux|output[1]~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|PCEnable~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(1));

-- Location: LCCOMB_X34_Y12_N12
\tL|Data|CodeMux|output[1]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[1]~16_combout\ = (\tL|Control|WideOr6~0_combout\ & (\tL|Data|PCReg|output\(1))) # (!\tL|Control|WideOr6~0_combout\ & ((\tL|Data|RegFile|regs[31][1]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Control|WideOr6~0_combout\,
	datac => \tL|Data|PCReg|output\(1),
	datad => \tL|Data|RegFile|regs[31][1]~9_combout\,
	combout => \tL|Data|CodeMux|output[1]~16_combout\);

-- Location: FF_X46_Y14_N5
\tL|Data|ALUOut|output[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][19]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(19));

-- Location: FF_X43_Y16_N31
\tL|Data|ScuffedOut|output[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|ALUOut|output\(19),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(19));

-- Location: LCCOMB_X43_Y16_N30
\tL|Data|PCReg|output[19]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[19]~12_combout\ = (\tL|Control|curr_state.branch_2~q\ & (\tL|Data|ScuffedOut|output\(19))) # (!\tL|Control|curr_state.branch_2~q\ & ((\tL|Data|InstReg|out20_to_16\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.branch_2~q\,
	datac => \tL|Data|ScuffedOut|output\(19),
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|PCReg|output[19]~12_combout\);

-- Location: LCCOMB_X44_Y13_N30
\tL|Data|PCReg|output[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[19]~feeder_combout\ = \tL|Data|PCReg|output[19]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|PCReg|output[19]~12_combout\,
	combout => \tL|Data|PCReg|output[19]~feeder_combout\);

-- Location: FF_X44_Y13_N31
\tL|Data|PCReg|output[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[19]~feeder_combout\,
	asdata => \tL|Data|RegFile|regs[31][19]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Data|PCSourceMux|ALT_INV_Equal1~0_combout\,
	ena => \tL|Data|PCEnable~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(19));

-- Location: LCCOMB_X42_Y16_N6
\tL|Data|CodeMux|output[19]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[19]~19_combout\ = (\tL|Control|WideOr6~0_combout\ & (\tL|Data|PCReg|output\(19))) # (!\tL|Control|WideOr6~0_combout\ & ((\tL|Data|RegFile|regs[31][19]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output\(19),
	datac => \tL|Control|WideOr6~0_combout\,
	datad => \tL|Data|RegFile|regs[31][19]~16_combout\,
	combout => \tL|Data|CodeMux|output[19]~19_combout\);

-- Location: LCCOMB_X42_Y16_N28
\tL|Data|Mem|process_0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|process_0~3_combout\ = (\tL|Data|CodeMux|output[19]~19_combout\) # ((\tL|Control|WideOr6~0_combout\ & (\tL|Data|PCReg|output\(0))) # (!\tL|Control|WideOr6~0_combout\ & ((\tL|Data|ALU|Mux31~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output\(0),
	datab => \tL|Control|WideOr6~0_combout\,
	datac => \tL|Data|ALU|Mux31~19_combout\,
	datad => \tL|Data|CodeMux|output[19]~19_combout\,
	combout => \tL|Data|Mem|process_0~3_combout\);

-- Location: LCCOMB_X42_Y16_N10
\tL|Data|Mem|process_0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|process_0~4_combout\ = ((\tL|Data|CodeMux|output[1]~16_combout\) # ((\tL|Data|Mem|process_0~3_combout\) # (!\tL|Data|CodeMux|output[3]~18_combout\))) # (!\tL|Data|CodeMux|output[2]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|CodeMux|output[2]~17_combout\,
	datab => \tL|Data|CodeMux|output[1]~16_combout\,
	datac => \tL|Data|CodeMux|output[3]~18_combout\,
	datad => \tL|Data|Mem|process_0~3_combout\,
	combout => \tL|Data|Mem|process_0~4_combout\);

-- Location: LCCOMB_X42_Y16_N0
\tL|Data|Mem|process_0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|process_0~5_combout\ = (\tL|Data|CodeMux|output[30]~14_combout\) # ((\tL|Data|CodeMux|output[29]~15_combout\) # ((\tL|Data|CodeMux|output[31]~12_combout\) # (\tL|Data|Mem|process_0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|CodeMux|output[30]~14_combout\,
	datab => \tL|Data|CodeMux|output[29]~15_combout\,
	datac => \tL|Data|CodeMux|output[31]~12_combout\,
	datad => \tL|Data|Mem|process_0~4_combout\,
	combout => \tL|Data|Mem|process_0~5_combout\);

-- Location: FF_X43_Y15_N27
\tL|Data|ALUOut|output[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux5~11_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(26));

-- Location: FF_X43_Y15_N7
\tL|Data|ScuffedOut|output[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|ALUOut|output\(26),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(26));

-- Location: LCCOMB_X44_Y15_N20
\tL|Data|PCReg|output[26]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[26]~5_combout\ = (\tL|Control|curr_state.branch_2~q\ & (\tL|Data|ScuffedOut|output\(26))) # (!\tL|Control|curr_state.branch_2~q\ & ((\tL|Data|InstReg|out25_to_21\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.branch_2~q\,
	datab => \tL|Data|ScuffedOut|output\(26),
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|PCReg|output[26]~5_combout\);

-- Location: FF_X44_Y15_N21
\tL|Data|PCReg|output[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[26]~5_combout\,
	asdata => \tL|Data|ALU|Mux5~11_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Data|PCSourceMux|ALT_INV_Equal1~0_combout\,
	ena => \tL|Data|PCEnable~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(26));

-- Location: LCCOMB_X43_Y15_N0
\tL|Data|CodeMux|output[26]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[26]~22_combout\ = (\tL|Control|WideOr6~0_combout\ & (\tL|Data|PCReg|output\(26))) # (!\tL|Control|WideOr6~0_combout\ & ((\tL|Data|ALU|Mux5~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output\(26),
	datac => \tL|Data|ALU|Mux5~11_combout\,
	datad => \tL|Control|WideOr6~0_combout\,
	combout => \tL|Data|CodeMux|output[26]~22_combout\);

-- Location: LCCOMB_X38_Y15_N6
\tL|Data|CodeMux|output[28]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[28]~38_combout\ = (\tL|Control|WideOr6~0_combout\ & (((\tL|Data|PCReg|output\(28))))) # (!\tL|Control|WideOr6~0_combout\ & ((\tL|Data|ALU|Mux21~19_combout\) # ((!\tL|Data|InstReg|out15_to_0\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~19_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(10),
	datac => \tL|Control|WideOr6~0_combout\,
	datad => \tL|Data|PCReg|output\(28),
	combout => \tL|Data|CodeMux|output[28]~38_combout\);

-- Location: LCCOMB_X42_Y15_N0
\tL|Data|CodeMux|output[28]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[28]~20_combout\ = (\tL|Data|CodeMux|output[28]~38_combout\ & ((\tL|Control|WideOr6~0_combout\) # ((\tL|Data|ALU|Mux3~16_combout\)))) # (!\tL|Data|CodeMux|output[28]~38_combout\ & (!\tL|Control|WideOr6~0_combout\ & 
-- (\tL|Data|ALU|ShiftLeft0~108_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|CodeMux|output[28]~38_combout\,
	datab => \tL|Control|WideOr6~0_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~108_combout\,
	datad => \tL|Data|ALU|Mux3~16_combout\,
	combout => \tL|Data|CodeMux|output[28]~20_combout\);

-- Location: LCCOMB_X45_Y16_N0
\tL|Data|CodeMux|output[27]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[27]~21_combout\ = (\tL|Control|WideOr6~0_combout\ & ((\tL|Data|PCReg|output\(27)))) # (!\tL|Control|WideOr6~0_combout\ & (\tL|Data|ALU|Mux4~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Control|WideOr6~0_combout\,
	datac => \tL|Data|ALU|Mux4~13_combout\,
	datad => \tL|Data|PCReg|output\(27),
	combout => \tL|Data|CodeMux|output[27]~21_combout\);

-- Location: LCCOMB_X41_Y13_N8
\tL|Data|CodeMux|output[22]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[22]~25_combout\ = (\tL|Control|WideOr6~0_combout\ & (\tL|Data|PCReg|output\(22))) # (!\tL|Control|WideOr6~0_combout\ & ((\tL|Data|RegFile|regs[31][22]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Control|WideOr6~0_combout\,
	datac => \tL|Data|PCReg|output\(22),
	datad => \tL|Data|RegFile|regs[31][22]~19_combout\,
	combout => \tL|Data|CodeMux|output[22]~25_combout\);

-- Location: LCCOMB_X45_Y16_N6
\tL|Data|CodeMux|output[23]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[23]~24_combout\ = (\tL|Control|WideOr6~0_combout\ & (\tL|Data|PCReg|output\(23))) # (!\tL|Control|WideOr6~0_combout\ & ((\tL|Data|RegFile|regs[31][23]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Control|WideOr6~0_combout\,
	datac => \tL|Data|PCReg|output\(23),
	datad => \tL|Data|RegFile|regs[31][23]~20_combout\,
	combout => \tL|Data|CodeMux|output[23]~24_combout\);

-- Location: LCCOMB_X45_Y16_N28
\tL|Data|CodeMux|output[24]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[24]~23_combout\ = (\tL|Control|WideOr6~0_combout\ & (\tL|Data|PCReg|output\(24))) # (!\tL|Control|WideOr6~0_combout\ & ((\tL|Data|ALU|Mux7~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Control|WideOr6~0_combout\,
	datac => \tL|Data|PCReg|output\(24),
	datad => \tL|Data|ALU|Mux7~10_combout\,
	combout => \tL|Data|CodeMux|output[24]~23_combout\);

-- Location: FF_X38_Y16_N1
\tL|Data|ALUOut|output[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][21]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(21));

-- Location: FF_X39_Y16_N25
\tL|Data|ScuffedOut|output[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|ALUOut|output\(21),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(21));

-- Location: LCCOMB_X39_Y13_N0
\tL|Data|PCReg|output[21]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[21]~10_combout\ = (\tL|Control|curr_state.branch_2~q\ & ((\tL|Data|ScuffedOut|output\(21)))) # (!\tL|Control|curr_state.branch_2~q\ & (\tL|Data|InstReg|out20_to_16\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|ScuffedOut|output\(21),
	datad => \tL|Control|curr_state.branch_2~q\,
	combout => \tL|Data|PCReg|output[21]~10_combout\);

-- Location: FF_X39_Y13_N1
\tL|Data|PCReg|output[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[21]~10_combout\,
	asdata => \tL|Data|RegFile|regs[31][21]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Data|PCSourceMux|ALT_INV_Equal1~0_combout\,
	ena => \tL|Data|PCEnable~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(21));

-- Location: LCCOMB_X38_Y16_N16
\tL|Data|CodeMux|output[21]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[21]~31_combout\ = (\tL|Control|WideOr6~0_combout\ & (\tL|Data|PCReg|output\(21))) # (!\tL|Control|WideOr6~0_combout\ & ((\tL|Data|RegFile|regs[31][21]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output\(21),
	datab => \tL|Control|WideOr6~0_combout\,
	datad => \tL|Data|RegFile|regs[31][21]~18_combout\,
	combout => \tL|Data|CodeMux|output[21]~31_combout\);

-- Location: LCCOMB_X37_Y12_N14
\tL|Data|CodeMux|output[13]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[13]~28_combout\ = (\tL|Control|WideOr6~0_combout\ & (\tL|Data|PCReg|output\(13))) # (!\tL|Control|WideOr6~0_combout\ & ((\tL|Data|RegFile|regs[31][13]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr6~0_combout\,
	datab => \tL|Data|PCReg|output\(13),
	datac => \tL|Data|RegFile|regs[31][13]~10_combout\,
	combout => \tL|Data|CodeMux|output[13]~28_combout\);

-- Location: LCCOMB_X37_Y12_N4
\tL|Data|CodeMux|output[14]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[14]~27_combout\ = (\tL|Control|WideOr6~0_combout\ & ((\tL|Data|PCReg|output\(14)))) # (!\tL|Control|WideOr6~0_combout\ & (\tL|Data|RegFile|regs[31][14]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr6~0_combout\,
	datac => \tL|Data|RegFile|regs[31][14]~11_combout\,
	datad => \tL|Data|PCReg|output\(14),
	combout => \tL|Data|CodeMux|output[14]~27_combout\);

-- Location: LCCOMB_X37_Y12_N18
\tL|Data|Mem|process_0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|process_0~6_combout\ = (((!\tL|Data|CodeMux|output[4]~29_combout\) # (!\tL|Data|CodeMux|output[14]~27_combout\)) # (!\tL|Data|CodeMux|output[13]~28_combout\)) # (!\tL|Data|CodeMux|output[15]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|CodeMux|output[15]~26_combout\,
	datab => \tL|Data|CodeMux|output[13]~28_combout\,
	datac => \tL|Data|CodeMux|output[14]~27_combout\,
	datad => \tL|Data|CodeMux|output[4]~29_combout\,
	combout => \tL|Data|Mem|process_0~6_combout\);

-- Location: LCCOMB_X45_Y14_N18
\tL|Data|CodeMux|output[25]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[25]~30_combout\ = (\tL|Control|WideOr6~0_combout\ & (\tL|Data|PCReg|output\(25))) # (!\tL|Control|WideOr6~0_combout\ & ((\tL|Data|ALU|Mux6~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output\(25),
	datab => \tL|Control|WideOr6~0_combout\,
	datac => \tL|Data|ALU|Mux6~13_combout\,
	combout => \tL|Data|CodeMux|output[25]~30_combout\);

-- Location: LCCOMB_X39_Y16_N16
\tL|Data|CodeMux|output[17]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[17]~34_combout\ = (\tL|Control|WideOr6~0_combout\ & (\tL|Data|PCReg|output\(17))) # (!\tL|Control|WideOr6~0_combout\ & ((\tL|Data|RegFile|regs[31][17]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr6~0_combout\,
	datac => \tL|Data|PCReg|output\(17),
	datad => \tL|Data|RegFile|regs[31][17]~14_combout\,
	combout => \tL|Data|CodeMux|output[17]~34_combout\);

-- Location: LCCOMB_X37_Y10_N2
\tL|Data|CodeMux|output[16]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[16]~35_combout\ = (\tL|Control|WideOr6~0_combout\ & (\tL|Data|PCReg|output\(16))) # (!\tL|Control|WideOr6~0_combout\ & ((\tL|Data|RegFile|regs[31][16]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr6~0_combout\,
	datac => \tL|Data|PCReg|output\(16),
	datad => \tL|Data|RegFile|regs[31][16]~13_combout\,
	combout => \tL|Data|CodeMux|output[16]~35_combout\);

-- Location: LCCOMB_X42_Y17_N26
\tL|Data|CodeMux|output[18]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[18]~33_combout\ = (\tL|Control|WideOr6~0_combout\ & (\tL|Data|PCReg|output\(18))) # (!\tL|Control|WideOr6~0_combout\ & ((\tL|Data|RegFile|regs[31][18]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|PCReg|output\(18),
	datac => \tL|Control|WideOr6~0_combout\,
	datad => \tL|Data|RegFile|regs[31][18]~15_combout\,
	combout => \tL|Data|CodeMux|output[18]~33_combout\);

-- Location: LCCOMB_X41_Y16_N12
\tL|Data|CodeMux|output[20]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[20]~32_combout\ = (\tL|Control|WideOr6~0_combout\ & (\tL|Data|PCReg|output\(20))) # (!\tL|Control|WideOr6~0_combout\ & ((\tL|Data|RegFile|regs[31][20]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Control|WideOr6~0_combout\,
	datac => \tL|Data|PCReg|output\(20),
	datad => \tL|Data|RegFile|regs[31][20]~17_combout\,
	combout => \tL|Data|CodeMux|output[20]~32_combout\);

-- Location: LCCOMB_X41_Y16_N10
\tL|Data|Mem|process_0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|process_0~7_combout\ = (\tL|Data|CodeMux|output[17]~34_combout\) # ((\tL|Data|CodeMux|output[16]~35_combout\) # ((\tL|Data|CodeMux|output[18]~33_combout\) # (\tL|Data|CodeMux|output[20]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|CodeMux|output[17]~34_combout\,
	datab => \tL|Data|CodeMux|output[16]~35_combout\,
	datac => \tL|Data|CodeMux|output[18]~33_combout\,
	datad => \tL|Data|CodeMux|output[20]~32_combout\,
	combout => \tL|Data|Mem|process_0~7_combout\);

-- Location: LCCOMB_X41_Y16_N0
\tL|Data|Mem|process_0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|process_0~8_combout\ = (\tL|Data|CodeMux|output[21]~31_combout\) # ((\tL|Data|Mem|process_0~6_combout\) # ((\tL|Data|CodeMux|output[25]~30_combout\) # (\tL|Data|Mem|process_0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|CodeMux|output[21]~31_combout\,
	datab => \tL|Data|Mem|process_0~6_combout\,
	datac => \tL|Data|CodeMux|output[25]~30_combout\,
	datad => \tL|Data|Mem|process_0~7_combout\,
	combout => \tL|Data|Mem|process_0~8_combout\);

-- Location: LCCOMB_X41_Y16_N18
\tL|Data|Mem|process_0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|process_0~9_combout\ = (\tL|Data|CodeMux|output[22]~25_combout\) # ((\tL|Data|CodeMux|output[23]~24_combout\) # ((\tL|Data|CodeMux|output[24]~23_combout\) # (\tL|Data|Mem|process_0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|CodeMux|output[22]~25_combout\,
	datab => \tL|Data|CodeMux|output[23]~24_combout\,
	datac => \tL|Data|CodeMux|output[24]~23_combout\,
	datad => \tL|Data|Mem|process_0~8_combout\,
	combout => \tL|Data|Mem|process_0~9_combout\);

-- Location: LCCOMB_X41_Y16_N20
\tL|Data|Mem|process_0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|process_0~10_combout\ = (\tL|Data|CodeMux|output[26]~22_combout\) # ((\tL|Data|CodeMux|output[28]~20_combout\) # ((\tL|Data|CodeMux|output[27]~21_combout\) # (\tL|Data|Mem|process_0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|CodeMux|output[26]~22_combout\,
	datab => \tL|Data|CodeMux|output[28]~20_combout\,
	datac => \tL|Data|CodeMux|output[27]~21_combout\,
	datad => \tL|Data|Mem|process_0~9_combout\,
	combout => \tL|Data|Mem|process_0~10_combout\);

-- Location: LCCOMB_X42_Y16_N22
\tL|Data|Mem|dataOut[14]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[14]~29_combout\ = (\tL|Data|Mem|dataOut[14]~28_combout\ & ((\tL|Data|Mem|process_0~5_combout\) # ((\tL|Data|Mem|process_0~10_combout\) # (\tL|Data|Mem|process_0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|dataOut[14]~28_combout\,
	datab => \tL|Data|Mem|process_0~5_combout\,
	datac => \tL|Data|Mem|process_0~10_combout\,
	datad => \tL|Data|Mem|process_0~2_combout\,
	combout => \tL|Data|Mem|dataOut[14]~29_combout\);

-- Location: FF_X42_Y16_N27
\tL|Data|InstReg|out15_to_0[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|Mem|dataOut[14]~29_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out15_to_0\(14));

-- Location: LCCOMB_X50_Y19_N24
\tL|Data|RegDstMux|output[3]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegDstMux|output[3]~1_combout\ = (\tL|Control|curr_state.rtype_2~q\ & (\tL|Data|InstReg|out15_to_0\(14))) # (!\tL|Control|curr_state.rtype_2~q\ & ((\tL|Data|InstReg|out20_to_16\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Control|curr_state.rtype_2~q\,
	datac => \tL|Data|InstReg|out15_to_0\(14),
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegDstMux|output[3]~1_combout\);

-- Location: LCCOMB_X46_Y23_N8
\tL|Data|RegFile|Decoder0~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~28_combout\ = (\tL|Data|RegDstMux|output[4]~3_combout\ & (\tL|Data|RegDstMux|output[1]~0_combout\ & (\tL|Data|RegFile|Decoder0~50_combout\ & \tL|Data|RegDstMux|output[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegDstMux|output[4]~3_combout\,
	datab => \tL|Data|RegDstMux|output[1]~0_combout\,
	datac => \tL|Data|RegFile|Decoder0~50_combout\,
	datad => \tL|Data|RegDstMux|output[3]~1_combout\,
	combout => \tL|Data|RegFile|Decoder0~28_combout\);

-- Location: FF_X45_Y24_N7
\tL|Data|RegFile|regs[30][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][26]~q\);

-- Location: FF_X45_Y24_N13
\tL|Data|RegFile|regs[26][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][26]~q\);

-- Location: FF_X46_Y24_N1
\tL|Data|RegFile|regs[22][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][26]~q\);

-- Location: FF_X46_Y24_N15
\tL|Data|RegFile|regs[18][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][26]~q\);

-- Location: LCCOMB_X46_Y24_N14
\tL|Data|RegFile|Mux5~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux5~2_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[22][26]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[18][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[22][26]~q\,
	datac => \tL|Data|RegFile|regs[18][26]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux5~2_combout\);

-- Location: LCCOMB_X45_Y24_N12
\tL|Data|RegFile|Mux5~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux5~3_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|Mux5~2_combout\ & (\tL|Data|RegFile|regs[30][26]~q\)) # (!\tL|Data|RegFile|Mux5~2_combout\ & ((\tL|Data|RegFile|regs[26][26]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[30][26]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[26][26]~q\,
	datad => \tL|Data|RegFile|Mux5~2_combout\,
	combout => \tL|Data|RegFile|Mux5~3_combout\);

-- Location: FF_X45_Y21_N11
\tL|Data|RegFile|regs[23][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][26]~q\);

-- Location: FF_X45_Y21_N17
\tL|Data|RegFile|regs[19][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][26]~q\);

-- Location: LCCOMB_X45_Y21_N16
\tL|Data|RegFile|Mux5~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux5~9_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[23][26]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[19][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[23][26]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[19][26]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux5~9_combout\);

-- Location: LCCOMB_X43_Y22_N24
\tL|Data|RegFile|regs~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs~25_combout\ = (\tL|Control|curr_state.jal_2~q\ & ((\tL|Data|ALU|Mux5~11_combout\))) # (!\tL|Control|curr_state.jal_2~q\ & (\tL|Data|MemtoRegMux|output[26]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Control|curr_state.jal_2~q\,
	datac => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	datad => \tL|Data|ALU|Mux5~11_combout\,
	combout => \tL|Data|RegFile|regs~25_combout\);

-- Location: FF_X43_Y22_N25
\tL|Data|RegFile|regs[31][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs~25_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][26]~q\);

-- Location: FF_X43_Y22_N31
\tL|Data|RegFile|regs[27][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][26]~q\);

-- Location: LCCOMB_X43_Y22_N30
\tL|Data|RegFile|Mux5~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux5~10_combout\ = (\tL|Data|RegFile|Mux5~9_combout\ & ((\tL|Data|RegFile|regs[31][26]~q\) # ((!\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|RegFile|Mux5~9_combout\ & (((\tL|Data|RegFile|regs[27][26]~q\ & 
-- \tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux5~9_combout\,
	datab => \tL|Data|RegFile|regs[31][26]~q\,
	datac => \tL|Data|RegFile|regs[27][26]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux5~10_combout\);

-- Location: FF_X40_Y21_N29
\tL|Data|RegFile|regs[21][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][26]~q\);

-- Location: FF_X40_Y21_N15
\tL|Data|RegFile|regs[29][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][26]~q\);

-- Location: FF_X41_Y21_N31
\tL|Data|RegFile|regs[17][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][26]~q\);

-- Location: FF_X41_Y21_N13
\tL|Data|RegFile|regs[25][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][26]~q\);

-- Location: LCCOMB_X41_Y21_N30
\tL|Data|RegFile|Mux5~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux5~4_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2)) # ((\tL|Data|RegFile|regs[25][26]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(3) & (!\tL|Data|InstReg|out25_to_21\(2) & 
-- (\tL|Data|RegFile|regs[17][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[17][26]~q\,
	datad => \tL|Data|RegFile|regs[25][26]~q\,
	combout => \tL|Data|RegFile|Mux5~4_combout\);

-- Location: LCCOMB_X40_Y21_N14
\tL|Data|RegFile|Mux5~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux5~5_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux5~4_combout\ & ((\tL|Data|RegFile|regs[29][26]~q\))) # (!\tL|Data|RegFile|Mux5~4_combout\ & (\tL|Data|RegFile|regs[21][26]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[21][26]~q\,
	datac => \tL|Data|RegFile|regs[29][26]~q\,
	datad => \tL|Data|RegFile|Mux5~4_combout\,
	combout => \tL|Data|RegFile|Mux5~5_combout\);

-- Location: FF_X43_Y24_N13
\tL|Data|RegFile|regs[24][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][26]~q\);

-- Location: FF_X43_Y24_N27
\tL|Data|RegFile|regs[16][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][26]~q\);

-- Location: LCCOMB_X43_Y24_N26
\tL|Data|RegFile|Mux5~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux5~6_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[24][26]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[16][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[24][26]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[16][26]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux5~6_combout\);

-- Location: FF_X43_Y20_N27
\tL|Data|RegFile|regs[28][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][26]~q\);

-- Location: FF_X43_Y20_N25
\tL|Data|RegFile|regs[20][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][26]~q\);

-- Location: LCCOMB_X43_Y20_N26
\tL|Data|RegFile|Mux5~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux5~7_combout\ = (\tL|Data|RegFile|Mux5~6_combout\ & (((\tL|Data|RegFile|regs[28][26]~q\)) # (!\tL|Data|InstReg|out25_to_21\(2)))) # (!\tL|Data|RegFile|Mux5~6_combout\ & (\tL|Data|InstReg|out25_to_21\(2) & 
-- ((\tL|Data|RegFile|regs[20][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux5~6_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[28][26]~q\,
	datad => \tL|Data|RegFile|regs[20][26]~q\,
	combout => \tL|Data|RegFile|Mux5~7_combout\);

-- Location: LCCOMB_X43_Y22_N0
\tL|Data|RegFile|Mux5~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux5~8_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|InstReg|out25_to_21\(0))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|Mux5~5_combout\)) # (!\tL|Data|InstReg|out25_to_21\(0) 
-- & ((\tL|Data|RegFile|Mux5~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|Mux5~5_combout\,
	datad => \tL|Data|RegFile|Mux5~7_combout\,
	combout => \tL|Data|RegFile|Mux5~8_combout\);

-- Location: LCCOMB_X43_Y22_N6
\tL|Data|RegFile|Mux5~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux5~11_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux5~8_combout\ & ((\tL|Data|RegFile|Mux5~10_combout\))) # (!\tL|Data|RegFile|Mux5~8_combout\ & (\tL|Data|RegFile|Mux5~3_combout\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|Mux5~3_combout\,
	datac => \tL|Data|RegFile|Mux5~10_combout\,
	datad => \tL|Data|RegFile|Mux5~8_combout\,
	combout => \tL|Data|RegFile|Mux5~11_combout\);

-- Location: FF_X44_Y22_N31
\tL|Data|RegFile|regs[15][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][26]~q\);

-- Location: FF_X43_Y19_N31
\tL|Data|RegFile|regs[13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][26]~q\);

-- Location: FF_X43_Y19_N13
\tL|Data|RegFile|regs[12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][26]~q\);

-- Location: LCCOMB_X43_Y19_N12
\tL|Data|RegFile|Mux5~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux5~19_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|regs[13][26]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[12][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[13][26]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[12][26]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux5~19_combout\);

-- Location: LCCOMB_X44_Y22_N28
\tL|Data|RegFile|Mux5~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux5~20_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux5~19_combout\ & (\tL|Data|RegFile|regs[15][26]~q\)) # (!\tL|Data|RegFile|Mux5~19_combout\ & ((\tL|Data|RegFile|regs[14][26]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux5~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|regs[15][26]~q\,
	datac => \tL|Data|RegFile|regs[14][26]~q\,
	datad => \tL|Data|RegFile|Mux5~19_combout\,
	combout => \tL|Data|RegFile|Mux5~20_combout\);

-- Location: FF_X45_Y20_N29
\tL|Data|RegFile|regs[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][26]~q\);

-- Location: FF_X45_Y20_N23
\tL|Data|RegFile|regs[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][26]~q\);

-- Location: LCCOMB_X45_Y20_N22
\tL|Data|RegFile|Mux5~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux5~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~4_combout\ & (((\tL|Data|RegFile|rd_data0[8]~5_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|rd_data0[8]~5_combout\ & (\tL|Data|RegFile|regs[2][26]~q\)) # 
-- (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|regs[1][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[2][26]~q\,
	datab => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	datac => \tL|Data|RegFile|regs[1][26]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	combout => \tL|Data|RegFile|Mux5~16_combout\);

-- Location: FF_X44_Y20_N15
\tL|Data|RegFile|regs[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][26]~q\);

-- Location: FF_X46_Y20_N1
\tL|Data|RegFile|regs[6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][26]~q\);

-- Location: FF_X47_Y20_N15
\tL|Data|RegFile|regs[7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][26]~q\);

-- Location: FF_X47_Y20_N13
\tL|Data|RegFile|regs[4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][26]~q\);

-- Location: FF_X46_Y20_N23
\tL|Data|RegFile|regs[5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][26]~q\);

-- Location: LCCOMB_X47_Y20_N12
\tL|Data|RegFile|Mux5~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux5~14_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|InstReg|out25_to_21\(0))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[5][26]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|regs[4][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[4][26]~q\,
	datad => \tL|Data|RegFile|regs[5][26]~q\,
	combout => \tL|Data|RegFile|Mux5~14_combout\);

-- Location: LCCOMB_X47_Y20_N14
\tL|Data|RegFile|Mux5~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux5~15_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux5~14_combout\ & ((\tL|Data|RegFile|regs[7][26]~q\))) # (!\tL|Data|RegFile|Mux5~14_combout\ & (\tL|Data|RegFile|regs[6][26]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[6][26]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[7][26]~q\,
	datad => \tL|Data|RegFile|Mux5~14_combout\,
	combout => \tL|Data|RegFile|Mux5~15_combout\);

-- Location: LCCOMB_X44_Y20_N14
\tL|Data|RegFile|Mux5~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux5~17_combout\ = (\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|Mux5~16_combout\ & (\tL|Data|RegFile|regs[3][26]~q\)) # (!\tL|Data|RegFile|Mux5~16_combout\ & ((\tL|Data|RegFile|Mux5~15_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & (\tL|Data|RegFile|Mux5~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	datab => \tL|Data|RegFile|Mux5~16_combout\,
	datac => \tL|Data|RegFile|regs[3][26]~q\,
	datad => \tL|Data|RegFile|Mux5~15_combout\,
	combout => \tL|Data|RegFile|Mux5~17_combout\);

-- Location: FF_X41_Y22_N19
\tL|Data|RegFile|regs[8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][26]~q\);

-- Location: FF_X41_Y22_N29
\tL|Data|RegFile|regs[10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][26]~q\);

-- Location: LCCOMB_X41_Y22_N18
\tL|Data|RegFile|Mux5~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux5~12_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0)) # ((\tL|Data|RegFile|regs[10][26]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(1) & (!\tL|Data|InstReg|out25_to_21\(0) & 
-- (\tL|Data|RegFile|regs[8][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[8][26]~q\,
	datad => \tL|Data|RegFile|regs[10][26]~q\,
	combout => \tL|Data|RegFile|Mux5~12_combout\);

-- Location: FF_X40_Y22_N27
\tL|Data|RegFile|regs[11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][26]~q\);

-- Location: FF_X40_Y22_N13
\tL|Data|RegFile|regs[9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][26]~q\);

-- Location: LCCOMB_X40_Y22_N26
\tL|Data|RegFile|Mux5~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux5~13_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux5~12_combout\ & (\tL|Data|RegFile|regs[11][26]~q\)) # (!\tL|Data|RegFile|Mux5~12_combout\ & ((\tL|Data|RegFile|regs[9][26]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|Mux5~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|Mux5~12_combout\,
	datac => \tL|Data|RegFile|regs[11][26]~q\,
	datad => \tL|Data|RegFile|regs[9][26]~q\,
	combout => \tL|Data|RegFile|Mux5~13_combout\);

-- Location: LCCOMB_X43_Y22_N12
\tL|Data|RegFile|Mux5~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux5~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~3_combout\ & (((\tL|Data|RegFile|rd_data0[8]~2_combout\) # (\tL|Data|RegFile|Mux5~13_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & (\tL|Data|RegFile|Mux5~17_combout\ & 
-- (!\tL|Data|RegFile|rd_data0[8]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datab => \tL|Data|RegFile|Mux5~17_combout\,
	datac => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datad => \tL|Data|RegFile|Mux5~13_combout\,
	combout => \tL|Data|RegFile|Mux5~18_combout\);

-- Location: LCCOMB_X43_Y22_N14
\tL|Data|RegFile|Mux5~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux5~21_combout\ = (\tL|Data|RegFile|rd_data0[8]~2_combout\ & ((\tL|Data|RegFile|Mux5~18_combout\ & ((\tL|Data|RegFile|Mux5~20_combout\))) # (!\tL|Data|RegFile|Mux5~18_combout\ & (\tL|Data|RegFile|Mux5~11_combout\)))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & (((\tL|Data|RegFile|Mux5~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux5~11_combout\,
	datab => \tL|Data|RegFile|Mux5~20_combout\,
	datac => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datad => \tL|Data|RegFile|Mux5~18_combout\,
	combout => \tL|Data|RegFile|Mux5~21_combout\);

-- Location: LCCOMB_X43_Y15_N4
\tL|Data|RegFile|Mux5~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux5~22_combout\ = (\tL|Data|RegFile|Mux5~21_combout\ & ((\tL|Data|InstReg|out25_to_21\(2)) # ((\tL|Data|RegFile|rd_data0[8]~6_combout\) # (\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux5~21_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux5~22_combout\);

-- Location: FF_X43_Y15_N5
\tL|Data|RegFile|rd_data0[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux5~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(26));

-- Location: LCCOMB_X43_Y15_N22
\tL|Data|RegAMux|output[26]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[26]~19_combout\ = (\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(26)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegFile|rd_data0\(26),
	datac => \tL|Data|PCReg|output\(26),
	datad => \tL|Control|WideOr8~combout\,
	combout => \tL|Data|RegAMux|output[26]~19_combout\);

-- Location: LCCOMB_X45_Y12_N8
\tL|Data|ALU|SIG_Result_Low~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~18_combout\ = (\tL|Data|RegAMux|output[26]~19_combout\) # ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegFile|rd_data1\(26) & \tL|Data|RegBMux|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[26]~19_combout\,
	datab => \tL|Data|RegBMux|output[18]~48_combout\,
	datac => \tL|Data|RegFile|rd_data1\(26),
	datad => \tL|Data|RegBMux|Equal2~2_combout\,
	combout => \tL|Data|ALU|SIG_Result_Low~18_combout\);

-- Location: LCCOMB_X39_Y10_N20
\tL|Data|ALU|ShiftRight1~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~61_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftRight0~12_combout\ & ((\tL|Data|RegFile|rd_data1\(30)))) # (!\tL|Data|ALU|ShiftRight0~12_combout\ & (\tL|Data|RegFile|rd_data1\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~12_combout\,
	datab => \tL|Data|RegFile|rd_data1\(31),
	datac => \tL|Data|RegFile|rd_data1\(30),
	datad => \tL|Data|InstReg|out15_to_0\(8),
	combout => \tL|Data|ALU|ShiftRight1~61_combout\);

-- Location: LCCOMB_X39_Y10_N10
\tL|Data|ALU|ShiftRight1~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~62_combout\ = (!\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|ALU|ShiftRight1~61_combout\) # ((!\tL|Data|InstReg|out15_to_0\(8) & \tL|Data|ALU|ShiftRight1~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datab => \tL|Data|ALU|ShiftRight1~61_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|ALU|ShiftRight1~49_combout\,
	combout => \tL|Data|ALU|ShiftRight1~62_combout\);

-- Location: LCCOMB_X41_Y12_N8
\tL|Data|ALU|ShiftRight1~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~31_combout\ = (\tL|Data|RegFile|rd_data1\(31) & \tL|Data|InstReg|out15_to_0\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(31),
	datad => \tL|Data|InstReg|out15_to_0\(9),
	combout => \tL|Data|ALU|ShiftRight1~31_combout\);

-- Location: LCCOMB_X41_Y12_N0
\tL|Data|ALU|ShiftRight1~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~63_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & ((\tL|Data|ALU|ShiftRight1~62_combout\) # (\tL|Data|ALU|ShiftRight1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[18]~48_combout\,
	datab => \tL|Data|ALU|ShiftRight1~62_combout\,
	datac => \tL|Data|ALU|ShiftRight1~31_combout\,
	datad => \tL|Data|RegBMux|Equal2~2_combout\,
	combout => \tL|Data|ALU|ShiftRight1~63_combout\);

-- Location: LCCOMB_X45_Y12_N30
\tL|Data|ALU|Mux5~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux5~2_combout\ = (\tL|Data|ALU|Mux21~4_combout\ & ((\tL|Data|ALU|SIG_Result_Low~18_combout\) # ((\tL|Data|ALU|Mux14~0_combout\)))) # (!\tL|Data|ALU|Mux21~4_combout\ & (((!\tL|Data|ALU|Mux14~0_combout\ & 
-- \tL|Data|ALU|ShiftRight1~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~4_combout\,
	datab => \tL|Data|ALU|SIG_Result_Low~18_combout\,
	datac => \tL|Data|ALU|Mux14~0_combout\,
	datad => \tL|Data|ALU|ShiftRight1~63_combout\,
	combout => \tL|Data|ALU|Mux5~2_combout\);

-- Location: LCCOMB_X45_Y12_N14
\tL|Data|ALU|Equal0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~10_combout\ = \tL|Data|RegAMux|output[26]~19_combout\ $ (((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegFile|rd_data1\(26) & \tL|Data|RegBMux|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[26]~19_combout\,
	datab => \tL|Data|RegBMux|output[18]~48_combout\,
	datac => \tL|Data|RegFile|rd_data1\(26),
	datad => \tL|Data|RegBMux|Equal2~2_combout\,
	combout => \tL|Data|ALU|Equal0~10_combout\);

-- Location: LCCOMB_X45_Y12_N12
\tL|Data|ALU|Mux5~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux5~3_combout\ = (\tL|Data|ALU|Mux5~2_combout\ & (((\tL|Data|ALU|Equal0~10_combout\) # (!\tL|Data|ALU|Mux14~0_combout\)))) # (!\tL|Data|ALU|Mux5~2_combout\ & (\tL|Data|RegBMux|output[31]~51_combout\ & ((\tL|Data|ALU|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux5~2_combout\,
	datab => \tL|Data|RegBMux|output[31]~51_combout\,
	datac => \tL|Data|ALU|Equal0~10_combout\,
	datad => \tL|Data|ALU|Mux14~0_combout\,
	combout => \tL|Data|ALU|Mux5~3_combout\);

-- Location: LCCOMB_X36_Y10_N22
\tL|Data|ALU|ShiftRight0~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~67_combout\ = (!\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|ALU|ShiftRight1~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|Equal2~2_combout\,
	datab => \tL|Data|RegBMux|output[18]~48_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|ALU|ShiftRight1~49_combout\,
	combout => \tL|Data|ALU|ShiftRight0~67_combout\);

-- Location: LCCOMB_X36_Y10_N0
\tL|Data|ALU|ShiftRight0~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~68_combout\ = (\tL|Data|ALU|ShiftRight0~67_combout\) # ((!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|ALU|ShiftRight1~58_combout\ & \tL|Data|InstReg|out15_to_0\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(7),
	datab => \tL|Data|ALU|ShiftRight1~58_combout\,
	datac => \tL|Data|ALU|ShiftRight0~67_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(8),
	combout => \tL|Data|ALU|ShiftRight0~68_combout\);

-- Location: LCCOMB_X36_Y11_N16
\tL|Data|ALU|Mux5~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux5~12_combout\ = (!\tL|Data|InstReg|out15_to_0\(9) & (!\tL|Data|InstReg|out15_to_0\(10) & \tL|Data|ALU|ShiftRight0~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(9),
	datac => \tL|Data|InstReg|out15_to_0\(10),
	datad => \tL|Data|ALU|ShiftRight0~68_combout\,
	combout => \tL|Data|ALU|Mux5~12_combout\);

-- Location: LCCOMB_X38_Y9_N16
\tL|Data|ALU|ShiftLeft0~110\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~110_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftLeft0~63_combout\))) # (!\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftLeft0~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|ALU|ShiftLeft0~68_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~63_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~110_combout\);

-- Location: LCCOMB_X34_Y11_N18
\tL|Data|ALU|ShiftLeft0~111\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~111_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|ALU|ShiftLeft0~76_combout\ & \tL|Data|RegBMux|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegBMux|output[18]~48_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~76_combout\,
	datad => \tL|Data|RegBMux|Equal2~2_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~111_combout\);

-- Location: LCCOMB_X34_Y11_N16
\tL|Data|ALU|Mux5~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux5~8_combout\ = (\tL|Data|ALU|ShiftLeft0~28_combout\ & (((!\tL|Data|ALU|Mux6~2_combout\ & \tL|Data|ALU|ShiftLeft0~111_combout\)))) # (!\tL|Data|ALU|ShiftLeft0~28_combout\ & ((\tL|Data|ALU|ShiftLeft0~110_combout\) # 
-- ((\tL|Data|ALU|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~110_combout\,
	datab => \tL|Data|ALU|ShiftLeft0~28_combout\,
	datac => \tL|Data|ALU|Mux6~2_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~111_combout\,
	combout => \tL|Data|ALU|Mux5~8_combout\);

-- Location: LCCOMB_X34_Y11_N10
\tL|Data|ALU|Mux5~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux5~9_combout\ = (\tL|Data|ALU|Mux6~2_combout\ & ((\tL|Data|ALU|Mux5~8_combout\ & (\tL|Data|ALU|ShiftLeft0~39_combout\)) # (!\tL|Data|ALU|Mux5~8_combout\ & ((\tL|Data|ALU|ShiftLeft0~71_combout\))))) # (!\tL|Data|ALU|Mux6~2_combout\ & 
-- (((\tL|Data|ALU|Mux5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~39_combout\,
	datab => \tL|Data|ALU|ShiftLeft0~71_combout\,
	datac => \tL|Data|ALU|Mux6~2_combout\,
	datad => \tL|Data|ALU|Mux5~8_combout\,
	combout => \tL|Data|ALU|Mux5~9_combout\);

-- Location: LCCOMB_X37_Y15_N12
\tL|Data|ALU|Mux5~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux5~10_combout\ = (\tL|Data|ALU|Mux3~3_combout\ & (((\tL|Data|ALU|Mux14~1_combout\ & \tL|Data|ALU|Mux5~9_combout\)))) # (!\tL|Data|ALU|Mux3~3_combout\ & ((\tL|Data|ALU|Mux5~12_combout\) # ((!\tL|Data|ALU|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux5~12_combout\,
	datab => \tL|Data|ALU|Mux3~3_combout\,
	datac => \tL|Data|ALU|Mux14~1_combout\,
	datad => \tL|Data|ALU|Mux5~9_combout\,
	combout => \tL|Data|ALU|Mux5~10_combout\);

-- Location: LCCOMB_X43_Y15_N14
\tL|Data|ALU|Add0~197\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~197_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\ & (!\tL|Data|RegAMux|output[26]~19_combout\)) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Data|RegBMux|output[26]~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[26]~19_combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datad => \tL|Data|RegBMux|output[26]~56_combout\,
	combout => \tL|Data|ALU|Add0~197_combout\);

-- Location: LCCOMB_X43_Y15_N20
\tL|Data|ALU|Add0~228\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~228_combout\ = (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(26))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output\(26),
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|RegFile|rd_data0\(26),
	datad => \tL|Control|WideOr8~combout\,
	combout => \tL|Data|ALU|Add0~228_combout\);

-- Location: LCCOMB_X43_Y15_N12
\tL|Data|ALU|SIG_Result_Low~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~19_combout\ = (\tL|Data|RegAMux|output[26]~19_combout\ & ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegFile|rd_data1\(26) & \tL|Data|RegBMux|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(26),
	datab => \tL|Data|RegBMux|Equal2~2_combout\,
	datac => \tL|Data|RegAMux|output[26]~19_combout\,
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|ALU|SIG_Result_Low~19_combout\);

-- Location: LCCOMB_X43_Y15_N30
\tL|Data|ALU|Mux5~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux5~4_combout\ = (\tL|Data|ALU|Mux21~10_combout\ & ((\tL|Data|ALU|Mux21~11_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|op_1~16_combout\))) # (!\tL|Data|ALU|Mux21~11_combout\ & (!\tL|Data|RegBMux|output[26]~56_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~10_combout\ & (((!\tL|Data|ALU|Mux21~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[26]~56_combout\,
	datab => \tL|Data|ALU|Mux21~10_combout\,
	datac => \tL|Data|ALU|Mux21~11_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|op_1~16_combout\,
	combout => \tL|Data|ALU|Mux5~4_combout\);

-- Location: LCCOMB_X43_Y15_N28
\tL|Data|ALU|Mux5~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux5~5_combout\ = (\tL|Data|ALU|Mux21~9_combout\ & ((\tL|Data|ALU|Mux5~4_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~16_combout\))) # (!\tL|Data|ALU|Mux5~4_combout\ & (\tL|Data|ALU|SIG_Result_Low~19_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~9_combout\ & (((\tL|Data|ALU|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|SIG_Result_Low~19_combout\,
	datab => \tL|Data|ALU|Mux21~9_combout\,
	datac => \tL|Data|ALU|Mux5~4_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|op_1~16_combout\,
	combout => \tL|Data|ALU|Mux5~5_combout\);

-- Location: LCCOMB_X43_Y15_N16
\tL|Data|ALU|Mux5~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux5~6_combout\ = (\tL|Data|ALU|Mux21~12_combout\ & (((\tL|Data|ALU|Mux21~13_combout\) # (\tL|Data|ALU|Mux5~5_combout\)))) # (!\tL|Data|ALU|Mux21~12_combout\ & (\tL|Data|ALU|Add0~228_combout\ & (!\tL|Data|ALU|Mux21~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~12_combout\,
	datab => \tL|Data|ALU|Add0~228_combout\,
	datac => \tL|Data|ALU|Mux21~13_combout\,
	datad => \tL|Data|ALU|Mux5~5_combout\,
	combout => \tL|Data|ALU|Mux5~6_combout\);

-- Location: LCCOMB_X43_Y15_N2
\tL|Data|ALU|Mux5~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux5~7_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux5~6_combout\ & (\tL|Data|ALU|Add0~141_combout\)) # (!\tL|Data|ALU|Mux5~6_combout\ & ((\tL|Data|ALU|Add0~197_combout\))))) # (!\tL|Data|ALU|Mux21~13_combout\ & 
-- (((\tL|Data|ALU|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~141_combout\,
	datab => \tL|Data|ALU|Add0~197_combout\,
	datac => \tL|Data|ALU|Mux21~13_combout\,
	datad => \tL|Data|ALU|Mux5~6_combout\,
	combout => \tL|Data|ALU|Mux5~7_combout\);

-- Location: LCCOMB_X43_Y15_N26
\tL|Data|ALU|Mux5~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux5~11_combout\ = (\tL|Data|ALU|Mux5~10_combout\ & (((\tL|Data|ALU|Mux5~7_combout\) # (!\tL|Data|ALU|Mux3~2_combout\)))) # (!\tL|Data|ALU|Mux5~10_combout\ & (\tL|Data|ALU|Mux5~3_combout\ & (\tL|Data|ALU|Mux3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux5~3_combout\,
	datab => \tL|Data|ALU|Mux5~10_combout\,
	datac => \tL|Data|ALU|Mux3~2_combout\,
	datad => \tL|Data|ALU|Mux5~7_combout\,
	combout => \tL|Data|ALU|Mux5~11_combout\);

-- Location: LCCOMB_X44_Y17_N16
\tL|Data|RegLow|output[26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegLow|output[26]~feeder_combout\ = \tL|Data|ALU|Mux5~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|ALU|Mux5~11_combout\,
	combout => \tL|Data|RegLow|output[26]~feeder_combout\);

-- Location: FF_X44_Y17_N17
\tL|Data|RegLow|output[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegLow|output[26]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(26));

-- Location: LCCOMB_X46_Y15_N22
\tL|Data|ALU|Mux38~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux38~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~80_combout\)) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- ((\tL|Data|ALU|Mult0|auto_generated|op_1~80_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output[19]~1_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Mult1|auto_generated|op_1~80_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|op_1~80_combout\,
	combout => \tL|Data|ALU|Mux38~0_combout\);

-- Location: FF_X46_Y15_N23
\tL|Data|RegHigh|output[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux38~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(26));

-- Location: FF_X40_Y16_N31
\tL|Data|MemDataReg|output[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[26]~35_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(26));

-- Location: LCCOMB_X43_Y15_N18
\tL|Data|MemtoRegMux|output[26]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[26]~39_combout\ = (\tL|Data|ALUMux|Equal1~0_combout\ & (((\tL|Data|MemtoRegMux|output[20]~0_combout\)))) # (!\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|MemtoRegMux|output[20]~0_combout\ & (\tL|Data|MemDataReg|output\(26))) 
-- # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|ALU|Mux5~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemDataReg|output\(26),
	datab => \tL|Data|ALUMux|Equal1~0_combout\,
	datac => \tL|Data|ALU|Mux5~11_combout\,
	datad => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	combout => \tL|Data|MemtoRegMux|output[26]~39_combout\);

-- Location: LCCOMB_X44_Y22_N30
\tL|Data|MemtoRegMux|output[26]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[26]~40_combout\ = (\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|MemtoRegMux|output[26]~39_combout\ & (\tL|Data|RegLow|output\(26))) # (!\tL|Data|MemtoRegMux|output[26]~39_combout\ & ((\tL|Data|RegHigh|output\(26)))))) # 
-- (!\tL|Data|ALUMux|Equal1~0_combout\ & (((\tL|Data|MemtoRegMux|output[26]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegLow|output\(26),
	datab => \tL|Data|ALUMux|Equal1~0_combout\,
	datac => \tL|Data|RegHigh|output\(26),
	datad => \tL|Data|MemtoRegMux|output[26]~39_combout\,
	combout => \tL|Data|MemtoRegMux|output[26]~40_combout\);

-- Location: FF_X44_Y22_N29
\tL|Data|RegFile|regs[14][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[26]~40_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][26]~q\);

-- Location: LCCOMB_X43_Y19_N30
\tL|Data|RegFile|Mux37~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux37~19_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1)) # ((\tL|Data|RegFile|regs[13][26]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(0) & (!\tL|Data|InstReg|out20_to_16\(1) & 
-- ((\tL|Data|RegFile|regs[12][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[13][26]~q\,
	datad => \tL|Data|RegFile|regs[12][26]~q\,
	combout => \tL|Data|RegFile|Mux37~19_combout\);

-- Location: LCCOMB_X44_Y22_N24
\tL|Data|RegFile|Mux37~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux37~20_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux37~19_combout\ & ((\tL|Data|RegFile|regs[15][26]~q\))) # (!\tL|Data|RegFile|Mux37~19_combout\ & (\tL|Data|RegFile|regs[14][26]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|Mux37~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|regs[14][26]~q\,
	datac => \tL|Data|RegFile|regs[15][26]~q\,
	datad => \tL|Data|RegFile|Mux37~19_combout\,
	combout => \tL|Data|RegFile|Mux37~20_combout\);

-- Location: LCCOMB_X45_Y21_N10
\tL|Data|RegFile|Mux37~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux37~9_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3)) # ((\tL|Data|RegFile|regs[23][26]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(2) & (!\tL|Data|InstReg|out20_to_16\(3) & 
-- ((\tL|Data|RegFile|regs[19][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[23][26]~q\,
	datad => \tL|Data|RegFile|regs[19][26]~q\,
	combout => \tL|Data|RegFile|Mux37~9_combout\);

-- Location: LCCOMB_X44_Y22_N26
\tL|Data|RegFile|Mux37~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux37~10_combout\ = (\tL|Data|RegFile|Mux37~9_combout\ & ((\tL|Data|RegFile|regs[31][26]~q\) # ((!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux37~9_combout\ & (((\tL|Data|InstReg|out20_to_16\(3) & 
-- \tL|Data|RegFile|regs[27][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[31][26]~q\,
	datab => \tL|Data|RegFile|Mux37~9_combout\,
	datac => \tL|Data|InstReg|out20_to_16\(3),
	datad => \tL|Data|RegFile|regs[27][26]~q\,
	combout => \tL|Data|RegFile|Mux37~10_combout\);

-- Location: LCCOMB_X46_Y24_N0
\tL|Data|RegFile|Mux37~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux37~2_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[22][26]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[18][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|RegFile|regs[18][26]~q\,
	datac => \tL|Data|RegFile|regs[22][26]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux37~2_combout\);

-- Location: LCCOMB_X45_Y24_N6
\tL|Data|RegFile|Mux37~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux37~3_combout\ = (\tL|Data|RegFile|Mux37~2_combout\ & (((\tL|Data|RegFile|regs[30][26]~q\) # (!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux37~2_combout\ & (\tL|Data|RegFile|regs[26][26]~q\ & 
-- ((\tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[26][26]~q\,
	datab => \tL|Data|RegFile|Mux37~2_combout\,
	datac => \tL|Data|RegFile|regs[30][26]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux37~3_combout\);

-- Location: LCCOMB_X41_Y21_N12
\tL|Data|RegFile|Mux37~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux37~4_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[25][26]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[17][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[17][26]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[25][26]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux37~4_combout\);

-- Location: LCCOMB_X40_Y21_N28
\tL|Data|RegFile|Mux37~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux37~5_combout\ = (\tL|Data|RegFile|Mux37~4_combout\ & ((\tL|Data|RegFile|regs[29][26]~q\) # ((!\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|RegFile|Mux37~4_combout\ & (((\tL|Data|RegFile|regs[21][26]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux37~4_combout\,
	datab => \tL|Data|RegFile|regs[29][26]~q\,
	datac => \tL|Data|RegFile|regs[21][26]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux37~5_combout\);

-- Location: LCCOMB_X43_Y24_N12
\tL|Data|RegFile|Mux37~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux37~6_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|regs[24][26]~q\) # (\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[16][26]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[16][26]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[24][26]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux37~6_combout\);

-- Location: LCCOMB_X43_Y20_N24
\tL|Data|RegFile|Mux37~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux37~7_combout\ = (\tL|Data|RegFile|Mux37~6_combout\ & ((\tL|Data|RegFile|regs[28][26]~q\) # ((!\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|RegFile|Mux37~6_combout\ & (((\tL|Data|RegFile|regs[20][26]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[28][26]~q\,
	datab => \tL|Data|RegFile|Mux37~6_combout\,
	datac => \tL|Data|RegFile|regs[20][26]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux37~7_combout\);

-- Location: LCCOMB_X44_Y22_N16
\tL|Data|RegFile|Mux37~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux37~8_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|Mux37~5_combout\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux37~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux37~5_combout\,
	datab => \tL|Data|RegFile|Mux37~7_combout\,
	datac => \tL|Data|InstReg|out20_to_16\(1),
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux37~8_combout\);

-- Location: LCCOMB_X44_Y22_N4
\tL|Data|RegFile|Mux37~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux37~11_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux37~8_combout\ & (\tL|Data|RegFile|Mux37~10_combout\)) # (!\tL|Data|RegFile|Mux37~8_combout\ & ((\tL|Data|RegFile|Mux37~3_combout\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|Mux37~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux37~10_combout\,
	datab => \tL|Data|RegFile|Mux37~3_combout\,
	datac => \tL|Data|InstReg|out20_to_16\(1),
	datad => \tL|Data|RegFile|Mux37~8_combout\,
	combout => \tL|Data|RegFile|Mux37~11_combout\);

-- Location: LCCOMB_X41_Y22_N28
\tL|Data|RegFile|Mux37~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux37~12_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|regs[10][26]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[8][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[8][26]~q\,
	datac => \tL|Data|RegFile|regs[10][26]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux37~12_combout\);

-- Location: LCCOMB_X40_Y22_N12
\tL|Data|RegFile|Mux37~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux37~13_combout\ = (\tL|Data|RegFile|Mux37~12_combout\ & ((\tL|Data|RegFile|regs[11][26]~q\) # ((!\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|RegFile|Mux37~12_combout\ & (((\tL|Data|RegFile|regs[9][26]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[11][26]~q\,
	datab => \tL|Data|RegFile|Mux37~12_combout\,
	datac => \tL|Data|RegFile|regs[9][26]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux37~13_combout\);

-- Location: LCCOMB_X46_Y20_N22
\tL|Data|RegFile|Mux37~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux37~14_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|regs[5][26]~q\) # (\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[4][26]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[4][26]~q\,
	datac => \tL|Data|RegFile|regs[5][26]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux37~14_combout\);

-- Location: LCCOMB_X46_Y20_N0
\tL|Data|RegFile|Mux37~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux37~15_combout\ = (\tL|Data|RegFile|Mux37~14_combout\ & ((\tL|Data|RegFile|regs[7][26]~q\) # ((!\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|RegFile|Mux37~14_combout\ & (((\tL|Data|RegFile|regs[6][26]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux37~14_combout\,
	datab => \tL|Data|RegFile|regs[7][26]~q\,
	datac => \tL|Data|RegFile|regs[6][26]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux37~15_combout\);

-- Location: LCCOMB_X45_Y20_N28
\tL|Data|RegFile|Mux37~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux37~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & (((\tL|Data|RegFile|rd_data1[17]~6_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & ((\tL|Data|RegFile|rd_data1[17]~6_combout\ & 
-- ((\tL|Data|RegFile|regs[2][26]~q\))) # (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & (\tL|Data|RegFile|regs[1][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[1][26]~q\,
	datab => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datac => \tL|Data|RegFile|regs[2][26]~q\,
	datad => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	combout => \tL|Data|RegFile|Mux37~16_combout\);

-- Location: LCCOMB_X45_Y20_N12
\tL|Data|RegFile|Mux37~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux37~17_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & ((\tL|Data|RegFile|Mux37~16_combout\ & (\tL|Data|RegFile|regs[3][26]~q\)) # (!\tL|Data|RegFile|Mux37~16_combout\ & ((\tL|Data|RegFile|Mux37~15_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & (((\tL|Data|RegFile|Mux37~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[3][26]~q\,
	datab => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datac => \tL|Data|RegFile|Mux37~15_combout\,
	datad => \tL|Data|RegFile|Mux37~16_combout\,
	combout => \tL|Data|RegFile|Mux37~17_combout\);

-- Location: LCCOMB_X44_Y22_N2
\tL|Data|RegFile|Mux37~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux37~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~4_combout\ & ((\tL|Data|RegFile|Mux37~13_combout\) # ((\tL|Data|RegFile|rd_data1[17]~5_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & (((\tL|Data|RegFile|Mux37~17_combout\ & 
-- !\tL|Data|RegFile|rd_data1[17]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux37~13_combout\,
	datab => \tL|Data|RegFile|Mux37~17_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	combout => \tL|Data|RegFile|Mux37~18_combout\);

-- Location: LCCOMB_X44_Y22_N10
\tL|Data|RegFile|Mux37~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux37~21_combout\ = (\tL|Data|RegFile|rd_data1[17]~5_combout\ & ((\tL|Data|RegFile|Mux37~18_combout\ & (\tL|Data|RegFile|Mux37~20_combout\)) # (!\tL|Data|RegFile|Mux37~18_combout\ & ((\tL|Data|RegFile|Mux37~11_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~5_combout\ & (((\tL|Data|RegFile|Mux37~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datab => \tL|Data|RegFile|Mux37~20_combout\,
	datac => \tL|Data|RegFile|Mux37~11_combout\,
	datad => \tL|Data|RegFile|Mux37~18_combout\,
	combout => \tL|Data|RegFile|Mux37~21_combout\);

-- Location: LCCOMB_X42_Y15_N10
\tL|Data|RegFile|Mux37~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux37~22_combout\ = (\tL|Data|RegFile|Mux37~21_combout\ & ((\tL|Data|RegFile|rd_data1[17]~3_combout\) # ((\tL|Data|InstReg|out20_to_16\(0)) # (\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|Mux37~21_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux37~22_combout\);

-- Location: LCCOMB_X43_Y15_N10
\tL|Data|RegFile|rd_data1[26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|rd_data1[26]~feeder_combout\ = \tL|Data|RegFile|Mux37~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|Mux37~22_combout\,
	combout => \tL|Data|RegFile|rd_data1[26]~feeder_combout\);

-- Location: FF_X43_Y15_N11
\tL|Data|RegFile|rd_data1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|rd_data1[26]~feeder_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(26));

-- Location: LCCOMB_X34_Y15_N10
\tL|Data|RegB|output[26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegB|output[26]~feeder_combout\ = \tL|Data|RegFile|rd_data1\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|rd_data1\(26),
	combout => \tL|Data|RegB|output[26]~feeder_combout\);

-- Location: FF_X34_Y15_N11
\tL|Data|RegB|output[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegB|output[26]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(26));

-- Location: LCCOMB_X34_Y10_N26
\tL|Data|RegB|output[27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegB|output[27]~feeder_combout\ = \tL|Data|RegFile|rd_data1\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|rd_data1\(27),
	combout => \tL|Data|RegB|output[27]~feeder_combout\);

-- Location: FF_X34_Y10_N27
\tL|Data|RegB|output[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegB|output[27]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(27));

-- Location: FF_X34_Y16_N11
\tL|Data|RegB|output[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|RegFile|rd_data1\(28),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(28));

-- Location: FF_X34_Y16_N23
\tL|Data|RegB|output[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|RegFile|rd_data1\(29),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(29));

-- Location: LCCOMB_X34_Y16_N16
\tL|Data|RegB|output[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegB|output[30]~feeder_combout\ = \tL|Data|RegFile|rd_data1\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|rd_data1\(30),
	combout => \tL|Data|RegB|output[30]~feeder_combout\);

-- Location: FF_X34_Y16_N17
\tL|Data|RegB|output[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegB|output[30]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(30));

-- Location: LCCOMB_X34_Y16_N30
\tL|Data|RegB|output[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegB|output[31]~feeder_combout\ = \tL|Data|RegFile|rd_data1\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|rd_data1\(31),
	combout => \tL|Data|RegB|output[31]~feeder_combout\);

-- Location: FF_X34_Y16_N31
\tL|Data|RegB|output[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegB|output[31]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(31));

-- Location: M9K_X33_Y16_N0
\tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a12\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000AC10C20000211020000230054000230048C08C11E3043",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "CurrentTestCase.mif",
	init_file_layout => "port_a",
	logical_ram_name => "topLevel:tL|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_0cs3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \tL|Data|Mem|SIG_ram_en~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X35_Y16_N20
\tL|Data|Mem|dataOut[13]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[13]~30_combout\ = (\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(13) & \tL|Data|Mem|SIG_outPort_en~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(13),
	datad => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	combout => \tL|Data|Mem|dataOut[13]~30_combout\);

-- Location: LCCOMB_X41_Y16_N26
\tL|Data|Mem|dataOut[13]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[13]~31_combout\ = (\tL|Data|Mem|dataOut[13]~30_combout\ & ((\tL|Data|Mem|process_0~2_combout\) # ((\tL|Data|Mem|process_0~5_combout\) # (\tL|Data|Mem|process_0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|dataOut[13]~30_combout\,
	datab => \tL|Data|Mem|process_0~2_combout\,
	datac => \tL|Data|Mem|process_0~5_combout\,
	datad => \tL|Data|Mem|process_0~10_combout\,
	combout => \tL|Data|Mem|dataOut[13]~31_combout\);

-- Location: FF_X40_Y15_N31
\tL|Data|InstReg|out15_to_0[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|Mem|dataOut[13]~31_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out15_to_0\(13));

-- Location: LCCOMB_X43_Y23_N10
\tL|Data|RegFile|Decoder0~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Decoder0~48_combout\ = (\tL|Data|RegFile|Decoder0~17_combout\ & ((\tL|Control|curr_state.rtype_2~q\ & (!\tL|Data|InstReg|out15_to_0\(13))) # (!\tL|Control|curr_state.rtype_2~q\ & ((!\tL|Data|InstReg|out20_to_16\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(13),
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|Decoder0~17_combout\,
	datad => \tL|Control|curr_state.rtype_2~q\,
	combout => \tL|Data|RegFile|Decoder0~48_combout\);

-- Location: FF_X44_Y18_N15
\tL|Data|RegFile|regs[9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][25]~q\);

-- Location: FF_X44_Y18_N25
\tL|Data|RegFile|regs[8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][25]~q\);

-- Location: LCCOMB_X44_Y18_N24
\tL|Data|RegFile|Mux6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux6~2_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|regs[9][25]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[8][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|regs[9][25]~q\,
	datac => \tL|Data|RegFile|regs[8][25]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux6~2_combout\);

-- Location: FF_X45_Y18_N25
\tL|Data|RegFile|regs[11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][25]~q\);

-- Location: FF_X45_Y18_N7
\tL|Data|RegFile|regs[10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][25]~q\);

-- Location: LCCOMB_X45_Y18_N24
\tL|Data|RegFile|Mux6~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux6~3_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux6~2_combout\ & (\tL|Data|RegFile|regs[11][25]~q\)) # (!\tL|Data|RegFile|Mux6~2_combout\ & ((\tL|Data|RegFile|regs[10][25]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|Mux6~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|Mux6~2_combout\,
	datac => \tL|Data|RegFile|regs[11][25]~q\,
	datad => \tL|Data|RegFile|regs[10][25]~q\,
	combout => \tL|Data|RegFile|Mux6~3_combout\);

-- Location: FF_X47_Y18_N29
\tL|Data|RegFile|regs[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][25]~q\);

-- Location: FF_X46_Y18_N25
\tL|Data|RegFile|regs[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][25]~q\);

-- Location: FF_X47_Y20_N9
\tL|Data|RegFile|regs[4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][25]~q\);

-- Location: FF_X49_Y20_N31
\tL|Data|RegFile|regs[6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][25]~q\);

-- Location: LCCOMB_X47_Y20_N8
\tL|Data|RegFile|Mux6~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux6~14_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0)) # ((\tL|Data|RegFile|regs[6][25]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(1) & (!\tL|Data|InstReg|out25_to_21\(0) & 
-- (\tL|Data|RegFile|regs[4][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[4][25]~q\,
	datad => \tL|Data|RegFile|regs[6][25]~q\,
	combout => \tL|Data|RegFile|Mux6~14_combout\);

-- Location: FF_X47_Y20_N11
\tL|Data|RegFile|regs[7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][25]~q\);

-- Location: FF_X46_Y20_N25
\tL|Data|RegFile|regs[5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][25]~q\);

-- Location: LCCOMB_X47_Y20_N10
\tL|Data|RegFile|Mux6~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux6~15_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux6~14_combout\ & (\tL|Data|RegFile|regs[7][25]~q\)) # (!\tL|Data|RegFile|Mux6~14_combout\ & ((\tL|Data|RegFile|regs[5][25]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|Mux6~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|Mux6~14_combout\,
	datac => \tL|Data|RegFile|regs[7][25]~q\,
	datad => \tL|Data|RegFile|regs[5][25]~q\,
	combout => \tL|Data|RegFile|Mux6~15_combout\);

-- Location: FF_X47_Y18_N27
\tL|Data|RegFile|regs[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][25]~q\);

-- Location: LCCOMB_X47_Y18_N26
\tL|Data|RegFile|Mux6~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux6~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~5_combout\ & (((\tL|Data|RegFile|rd_data0[8]~4_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|rd_data0[8]~4_combout\ & (\tL|Data|RegFile|Mux6~15_combout\)) # 
-- (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|regs[1][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datab => \tL|Data|RegFile|Mux6~15_combout\,
	datac => \tL|Data|RegFile|regs[1][25]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	combout => \tL|Data|RegFile|Mux6~16_combout\);

-- Location: LCCOMB_X46_Y18_N24
\tL|Data|RegFile|Mux6~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux6~17_combout\ = (\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|Mux6~16_combout\ & ((\tL|Data|RegFile|regs[3][25]~q\))) # (!\tL|Data|RegFile|Mux6~16_combout\ & (\tL|Data|RegFile|regs[2][25]~q\)))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & (((\tL|Data|RegFile|Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[2][25]~q\,
	datab => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datac => \tL|Data|RegFile|regs[3][25]~q\,
	datad => \tL|Data|RegFile|Mux6~16_combout\,
	combout => \tL|Data|RegFile|Mux6~17_combout\);

-- Location: LCCOMB_X44_Y17_N6
\tL|Data|RegFile|regs~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs~27_combout\ = (\tL|Control|curr_state.jal_2~q\ & ((\tL|Data|ALU|Mux6~13_combout\))) # (!\tL|Control|curr_state.jal_2~q\ & (\tL|Data|MemtoRegMux|output[25]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.jal_2~q\,
	datac => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	datad => \tL|Data|ALU|Mux6~13_combout\,
	combout => \tL|Data|RegFile|regs~27_combout\);

-- Location: FF_X44_Y17_N7
\tL|Data|RegFile|regs[31][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs~27_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][25]~q\);

-- Location: FF_X45_Y21_N27
\tL|Data|RegFile|regs[23][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][25]~q\);

-- Location: FF_X45_Y21_N1
\tL|Data|RegFile|regs[19][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][25]~q\);

-- Location: LCCOMB_X45_Y21_N0
\tL|Data|RegFile|Mux6~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux6~11_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[23][25]~q\) # ((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|regs[19][25]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[23][25]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[19][25]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux6~11_combout\);

-- Location: FF_X43_Y22_N19
\tL|Data|RegFile|regs[27][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][25]~q\);

-- Location: LCCOMB_X43_Y22_N18
\tL|Data|RegFile|Mux6~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux6~12_combout\ = (\tL|Data|RegFile|Mux6~11_combout\ & ((\tL|Data|RegFile|regs[31][25]~q\) # ((!\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|RegFile|Mux6~11_combout\ & (((\tL|Data|RegFile|regs[27][25]~q\ & 
-- \tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[31][25]~q\,
	datab => \tL|Data|RegFile|Mux6~11_combout\,
	datac => \tL|Data|RegFile|regs[27][25]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux6~12_combout\);

-- Location: FF_X40_Y21_N9
\tL|Data|RegFile|regs[21][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][25]~q\);

-- Location: FF_X40_Y21_N27
\tL|Data|RegFile|regs[29][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][25]~q\);

-- Location: FF_X41_Y21_N17
\tL|Data|RegFile|regs[25][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][25]~q\);

-- Location: FF_X41_Y21_N7
\tL|Data|RegFile|regs[17][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][25]~q\);

-- Location: LCCOMB_X41_Y21_N6
\tL|Data|RegFile|Mux6~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux6~4_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[25][25]~q\) # ((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|regs[17][25]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[25][25]~q\,
	datac => \tL|Data|RegFile|regs[17][25]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux6~4_combout\);

-- Location: LCCOMB_X40_Y21_N26
\tL|Data|RegFile|Mux6~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux6~5_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux6~4_combout\ & ((\tL|Data|RegFile|regs[29][25]~q\))) # (!\tL|Data|RegFile|Mux6~4_combout\ & (\tL|Data|RegFile|regs[21][25]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[21][25]~q\,
	datac => \tL|Data|RegFile|regs[29][25]~q\,
	datad => \tL|Data|RegFile|Mux6~4_combout\,
	combout => \tL|Data|RegFile|Mux6~5_combout\);

-- Location: FF_X44_Y24_N19
\tL|Data|RegFile|regs[18][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][25]~q\);

-- Location: FF_X44_Y24_N1
\tL|Data|RegFile|regs[22][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][25]~q\);

-- Location: LCCOMB_X44_Y24_N18
\tL|Data|RegFile|Mux6~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux6~6_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3)) # ((\tL|Data|RegFile|regs[22][25]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(2) & (!\tL|Data|InstReg|out25_to_21\(3) & 
-- (\tL|Data|RegFile|regs[18][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[18][25]~q\,
	datad => \tL|Data|RegFile|regs[22][25]~q\,
	combout => \tL|Data|RegFile|Mux6~6_combout\);

-- Location: FF_X45_Y24_N17
\tL|Data|RegFile|regs[26][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][25]~q\);

-- Location: FF_X45_Y24_N19
\tL|Data|RegFile|regs[30][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][25]~q\);

-- Location: LCCOMB_X45_Y24_N18
\tL|Data|RegFile|Mux6~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux6~7_combout\ = (\tL|Data|RegFile|Mux6~6_combout\ & (((\tL|Data|RegFile|regs[30][25]~q\) # (!\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|RegFile|Mux6~6_combout\ & (\tL|Data|RegFile|regs[26][25]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux6~6_combout\,
	datab => \tL|Data|RegFile|regs[26][25]~q\,
	datac => \tL|Data|RegFile|regs[30][25]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux6~7_combout\);

-- Location: FF_X43_Y24_N29
\tL|Data|RegFile|regs[24][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][25]~q\);

-- Location: FF_X43_Y24_N15
\tL|Data|RegFile|regs[16][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][25]~q\);

-- Location: LCCOMB_X43_Y24_N14
\tL|Data|RegFile|Mux6~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux6~8_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[24][25]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[16][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[24][25]~q\,
	datac => \tL|Data|RegFile|regs[16][25]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux6~8_combout\);

-- Location: FF_X43_Y20_N31
\tL|Data|RegFile|regs[28][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][25]~q\);

-- Location: FF_X43_Y20_N17
\tL|Data|RegFile|regs[20][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][25]~q\);

-- Location: LCCOMB_X43_Y20_N30
\tL|Data|RegFile|Mux6~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux6~9_combout\ = (\tL|Data|RegFile|Mux6~8_combout\ & (((\tL|Data|RegFile|regs[28][25]~q\)) # (!\tL|Data|InstReg|out25_to_21\(2)))) # (!\tL|Data|RegFile|Mux6~8_combout\ & (\tL|Data|InstReg|out25_to_21\(2) & 
-- ((\tL|Data|RegFile|regs[20][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux6~8_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[28][25]~q\,
	datad => \tL|Data|RegFile|regs[20][25]~q\,
	combout => \tL|Data|RegFile|Mux6~9_combout\);

-- Location: LCCOMB_X44_Y21_N6
\tL|Data|RegFile|Mux6~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux6~10_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|InstReg|out25_to_21\(1))) # (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|Mux6~7_combout\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux6~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|Mux6~7_combout\,
	datad => \tL|Data|RegFile|Mux6~9_combout\,
	combout => \tL|Data|RegFile|Mux6~10_combout\);

-- Location: LCCOMB_X44_Y21_N16
\tL|Data|RegFile|Mux6~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux6~13_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux6~10_combout\ & (\tL|Data|RegFile|Mux6~12_combout\)) # (!\tL|Data|RegFile|Mux6~10_combout\ & ((\tL|Data|RegFile|Mux6~5_combout\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|Mux6~12_combout\,
	datac => \tL|Data|RegFile|Mux6~5_combout\,
	datad => \tL|Data|RegFile|Mux6~10_combout\,
	combout => \tL|Data|RegFile|Mux6~13_combout\);

-- Location: LCCOMB_X44_Y21_N22
\tL|Data|RegFile|Mux6~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux6~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~2_combout\ & (((\tL|Data|RegFile|rd_data0[8]~3_combout\) # (\tL|Data|RegFile|Mux6~13_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & (\tL|Data|RegFile|Mux6~17_combout\ & 
-- (!\tL|Data|RegFile|rd_data0[8]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux6~17_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datac => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datad => \tL|Data|RegFile|Mux6~13_combout\,
	combout => \tL|Data|RegFile|Mux6~18_combout\);

-- Location: FF_X44_Y19_N7
\tL|Data|RegFile|regs[14][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][25]~q\);

-- Location: FF_X44_Y19_N25
\tL|Data|RegFile|regs[12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][25]~q\);

-- Location: LCCOMB_X44_Y19_N24
\tL|Data|RegFile|Mux6~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux6~19_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|regs[14][25]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[12][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[14][25]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[12][25]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux6~19_combout\);

-- Location: FF_X45_Y17_N5
\tL|Data|RegFile|regs[13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][25]~q\);

-- Location: LCCOMB_X45_Y17_N4
\tL|Data|RegFile|Mux6~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux6~20_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux6~19_combout\ & ((\tL|Data|RegFile|regs[15][25]~q\))) # (!\tL|Data|RegFile|Mux6~19_combout\ & (\tL|Data|RegFile|regs[13][25]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|Mux6~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|Mux6~19_combout\,
	datac => \tL|Data|RegFile|regs[13][25]~q\,
	datad => \tL|Data|RegFile|regs[15][25]~q\,
	combout => \tL|Data|RegFile|Mux6~20_combout\);

-- Location: LCCOMB_X44_Y17_N14
\tL|Data|RegFile|Mux6~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux6~21_combout\ = (\tL|Data|RegFile|rd_data0[8]~3_combout\ & ((\tL|Data|RegFile|Mux6~18_combout\ & ((\tL|Data|RegFile|Mux6~20_combout\))) # (!\tL|Data|RegFile|Mux6~18_combout\ & (\tL|Data|RegFile|Mux6~3_combout\)))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & (((\tL|Data|RegFile|Mux6~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux6~3_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datac => \tL|Data|RegFile|Mux6~18_combout\,
	datad => \tL|Data|RegFile|Mux6~20_combout\,
	combout => \tL|Data|RegFile|Mux6~21_combout\);

-- Location: LCCOMB_X44_Y14_N26
\tL|Data|RegFile|Mux6~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux6~22_combout\ = (\tL|Data|RegFile|Mux6~21_combout\ & ((\tL|Data|RegFile|rd_data0[8]~6_combout\) # ((\tL|Data|InstReg|out25_to_21\(2)) # (\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux6~21_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	datac => \tL|Data|InstReg|out25_to_21\(2),
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux6~22_combout\);

-- Location: FF_X45_Y14_N29
\tL|Data|RegFile|rd_data0[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|RegFile|Mux6~22_combout\,
	sload => VCC,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(25));

-- Location: LCCOMB_X45_Y14_N26
\tL|Data|RegAMux|output[25]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[25]~20_combout\ = (\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(25))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output\(25),
	datab => \tL|Data|RegFile|rd_data0\(25),
	datad => \tL|Control|WideOr8~combout\,
	combout => \tL|Data|RegAMux|output[25]~20_combout\);

-- Location: LCCOMB_X45_Y12_N4
\tL|Data|ALU|Equal0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~9_combout\ = \tL|Data|RegAMux|output[25]~20_combout\ $ (((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|RegFile|rd_data1\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[18]~48_combout\,
	datab => \tL|Data|RegBMux|Equal2~2_combout\,
	datac => \tL|Data|RegFile|rd_data1\(25),
	datad => \tL|Data|RegAMux|output[25]~20_combout\,
	combout => \tL|Data|ALU|Equal0~9_combout\);

-- Location: LCCOMB_X45_Y12_N6
\tL|Data|ALU|SIG_Result_Low~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~28_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegAMux|output[25]~20_combout\) # ((\tL|Data|RegFile|rd_data1\(25) & \tL|Data|RegBMux|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[18]~48_combout\,
	datab => \tL|Data|RegAMux|output[25]~20_combout\,
	datac => \tL|Data|RegFile|rd_data1\(25),
	datad => \tL|Data|RegBMux|Equal2~2_combout\,
	combout => \tL|Data|ALU|SIG_Result_Low~28_combout\);

-- Location: LCCOMB_X37_Y9_N14
\tL|Data|ALU|ShiftRight1~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~65_combout\ = (!\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|ALU|ShiftRight1~64_combout\) # ((\tL|Data|ALU|ShiftRight0~47_combout\ & !\tL|Data|InstReg|out15_to_0\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~47_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|InstReg|out15_to_0\(9),
	datad => \tL|Data|ALU|ShiftRight1~64_combout\,
	combout => \tL|Data|ALU|ShiftRight1~65_combout\);

-- Location: LCCOMB_X41_Y12_N10
\tL|Data|ALU|ShiftRight1~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~66_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & ((\tL|Data|ALU|ShiftRight1~65_combout\) # (\tL|Data|ALU|ShiftRight1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight1~65_combout\,
	datab => \tL|Data|RegBMux|Equal2~2_combout\,
	datac => \tL|Data|ALU|ShiftRight1~31_combout\,
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|ALU|ShiftRight1~66_combout\);

-- Location: LCCOMB_X45_Y12_N16
\tL|Data|ALU|Mux6~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux6~3_combout\ = (\tL|Data|ALU|Mux14~0_combout\ & (((\tL|Data|ALU|Mux21~4_combout\)))) # (!\tL|Data|ALU|Mux14~0_combout\ & ((\tL|Data|ALU|Mux21~4_combout\ & (\tL|Data|ALU|SIG_Result_Low~28_combout\)) # (!\tL|Data|ALU|Mux21~4_combout\ & 
-- ((\tL|Data|ALU|ShiftRight1~66_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|SIG_Result_Low~28_combout\,
	datab => \tL|Data|ALU|Mux14~0_combout\,
	datac => \tL|Data|ALU|Mux21~4_combout\,
	datad => \tL|Data|ALU|ShiftRight1~66_combout\,
	combout => \tL|Data|ALU|Mux6~3_combout\);

-- Location: LCCOMB_X45_Y12_N26
\tL|Data|ALU|Mux6~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux6~4_combout\ = (\tL|Data|ALU|Mux14~0_combout\ & ((\tL|Data|ALU|Mux6~3_combout\ & (\tL|Data|ALU|Equal0~9_combout\)) # (!\tL|Data|ALU|Mux6~3_combout\ & ((\tL|Data|RegBMux|output[31]~51_combout\))))) # (!\tL|Data|ALU|Mux14~0_combout\ & 
-- (((\tL|Data|ALU|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux14~0_combout\,
	datab => \tL|Data|ALU|Equal0~9_combout\,
	datac => \tL|Data|RegBMux|output[31]~51_combout\,
	datad => \tL|Data|ALU|Mux6~3_combout\,
	combout => \tL|Data|ALU|Mux6~4_combout\);

-- Location: LCCOMB_X38_Y16_N24
\tL|Data|ALU|Mux6~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux6~9_combout\ = (\tL|Data|ALU|Mux6~2_combout\ & (!\tL|Data|ALU|ShiftLeft0~28_combout\)) # (!\tL|Data|ALU|Mux6~2_combout\ & ((\tL|Data|ALU|ShiftLeft0~28_combout\ & ((\tL|Data|ALU|ShiftLeft0~83_combout\))) # 
-- (!\tL|Data|ALU|ShiftLeft0~28_combout\ & (\tL|Data|ALU|ShiftLeft0~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux6~2_combout\,
	datab => \tL|Data|ALU|ShiftLeft0~28_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~115_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~83_combout\,
	combout => \tL|Data|ALU|Mux6~9_combout\);

-- Location: LCCOMB_X38_Y16_N26
\tL|Data|ALU|Mux6~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux6~10_combout\ = (\tL|Data|ALU|Mux6~2_combout\ & ((\tL|Data|ALU|Mux6~9_combout\ & (\tL|Data|ALU|ShiftLeft0~42_combout\)) # (!\tL|Data|ALU|Mux6~9_combout\ & ((\tL|Data|ALU|ShiftLeft0~88_combout\))))) # (!\tL|Data|ALU|Mux6~2_combout\ & 
-- (((\tL|Data|ALU|Mux6~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~42_combout\,
	datab => \tL|Data|ALU|Mux6~2_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~88_combout\,
	datad => \tL|Data|ALU|Mux6~9_combout\,
	combout => \tL|Data|ALU|Mux6~10_combout\);

-- Location: LCCOMB_X37_Y15_N18
\tL|Data|ALU|Mux6~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux6~11_combout\ = (\tL|Data|ALU|ShiftLeft0~28_combout\ & ((\tL|Data|ALU|ShiftRight0~73_combout\) # ((\tL|Data|InstReg|out15_to_0\(8) & \tL|Data|ALU|ShiftRight0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~73_combout\,
	datab => \tL|Data|ALU|ShiftLeft0~28_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|ALU|ShiftRight0~58_combout\,
	combout => \tL|Data|ALU|Mux6~11_combout\);

-- Location: LCCOMB_X38_Y16_N8
\tL|Data|ALU|Mux6~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux6~12_combout\ = (\tL|Data|ALU|Mux14~1_combout\ & ((\tL|Data|ALU|Mux3~3_combout\ & (\tL|Data|ALU|Mux6~10_combout\)) # (!\tL|Data|ALU|Mux3~3_combout\ & ((\tL|Data|ALU|Mux6~11_combout\))))) # (!\tL|Data|ALU|Mux14~1_combout\ & 
-- (!\tL|Data|ALU|Mux3~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux14~1_combout\,
	datab => \tL|Data|ALU|Mux3~3_combout\,
	datac => \tL|Data|ALU|Mux6~10_combout\,
	datad => \tL|Data|ALU|Mux6~11_combout\,
	combout => \tL|Data|ALU|Mux6~12_combout\);

-- Location: LCCOMB_X45_Y14_N24
\tL|Data|ALU|Mux6~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux6~7_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALUCtrl|Mux13~2_combout\ & ((!\tL|Data|RegAMux|output[25]~20_combout\))) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (\tL|Data|RegBMux|output[25]~57_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~13_combout\ & (((\tL|Data|RegAMux|output[25]~20_combout\ & !\tL|Data|ALUCtrl|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[25]~57_combout\,
	datab => \tL|Data|RegAMux|output[25]~20_combout\,
	datac => \tL|Data|ALU|Mux21~13_combout\,
	datad => \tL|Data|ALUCtrl|Mux13~2_combout\,
	combout => \tL|Data|ALU|Mux6~7_combout\);

-- Location: LCCOMB_X45_Y14_N6
\tL|Data|ALU|Mux6~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux6~14_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & (\tL|Data|ALU|Mux21~13_combout\)) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & ((\tL|Data|ALU|Mux6~7_combout\))))) # (!\tL|Data|ALUCtrl|Mux15~2_combout\ 
-- & (((\tL|Data|ALU|Mux21~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Mux21~13_combout\,
	datad => \tL|Data|ALU|Mux6~7_combout\,
	combout => \tL|Data|ALU|Mux6~14_combout\);

-- Location: LCCOMB_X45_Y14_N22
\tL|Data|ALU|SIG_Result_Low~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~29_combout\ = (\tL|Data|RegAMux|output[25]~20_combout\ & ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|RegFile|rd_data1\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|Equal2~2_combout\,
	datab => \tL|Data|RegAMux|output[25]~20_combout\,
	datac => \tL|Data|RegFile|rd_data1\(25),
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|ALU|SIG_Result_Low~29_combout\);

-- Location: LCCOMB_X45_Y14_N4
\tL|Data|ALU|Mux6~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux6~5_combout\ = (\tL|Data|ALU|Mux21~11_combout\ & (((\tL|Data|ALU|Mux21~10_combout\ & \tL|Data|ALU|Mult0|auto_generated|op_1~14_combout\)))) # (!\tL|Data|ALU|Mux21~11_combout\ & (((!\tL|Data|ALU|Mux21~10_combout\)) # 
-- (!\tL|Data|RegBMux|output[25]~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[25]~57_combout\,
	datab => \tL|Data|ALU|Mux21~11_combout\,
	datac => \tL|Data|ALU|Mux21~10_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|op_1~14_combout\,
	combout => \tL|Data|ALU|Mux6~5_combout\);

-- Location: LCCOMB_X45_Y14_N12
\tL|Data|ALU|Mux6~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux6~6_combout\ = (\tL|Data|ALU|Mux21~9_combout\ & ((\tL|Data|ALU|Mux6~5_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~14_combout\))) # (!\tL|Data|ALU|Mux6~5_combout\ & (\tL|Data|ALU|SIG_Result_Low~29_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~9_combout\ & (((\tL|Data|ALU|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|SIG_Result_Low~29_combout\,
	datab => \tL|Data|ALU|Mux21~9_combout\,
	datac => \tL|Data|ALU|Mux6~5_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|op_1~14_combout\,
	combout => \tL|Data|ALU|Mux6~6_combout\);

-- Location: LCCOMB_X45_Y14_N2
\tL|Data|ALU|Mux6~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux6~8_combout\ = (\tL|Data|ALU|Mux6~14_combout\ & ((\tL|Data|ALU|Add0~139_combout\) # ((!\tL|Data|ALU|Mux21~12_combout\)))) # (!\tL|Data|ALU|Mux6~14_combout\ & (((\tL|Data|ALU|Mux21~12_combout\ & \tL|Data|ALU|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux6~14_combout\,
	datab => \tL|Data|ALU|Add0~139_combout\,
	datac => \tL|Data|ALU|Mux21~12_combout\,
	datad => \tL|Data|ALU|Mux6~6_combout\,
	combout => \tL|Data|ALU|Mux6~8_combout\);

-- Location: LCCOMB_X45_Y14_N8
\tL|Data|ALU|Mux6~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux6~13_combout\ = (\tL|Data|ALU|Mux3~2_combout\ & ((\tL|Data|ALU|Mux6~12_combout\ & ((\tL|Data|ALU|Mux6~8_combout\))) # (!\tL|Data|ALU|Mux6~12_combout\ & (\tL|Data|ALU|Mux6~4_combout\)))) # (!\tL|Data|ALU|Mux3~2_combout\ & 
-- (((\tL|Data|ALU|Mux6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux6~4_combout\,
	datab => \tL|Data|ALU|Mux3~2_combout\,
	datac => \tL|Data|ALU|Mux6~12_combout\,
	datad => \tL|Data|ALU|Mux6~8_combout\,
	combout => \tL|Data|ALU|Mux6~13_combout\);

-- Location: LCCOMB_X44_Y17_N26
\tL|Data|RegLow|output[25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegLow|output[25]~feeder_combout\ = \tL|Data|ALU|Mux6~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|ALU|Mux6~13_combout\,
	combout => \tL|Data|RegLow|output[25]~feeder_combout\);

-- Location: FF_X44_Y17_N27
\tL|Data|RegLow|output[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegLow|output[25]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(25));

-- Location: LCCOMB_X34_Y14_N6
\tL|Data|ALU|Mux39~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux39~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~78_combout\)) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- ((\tL|Data|ALU|Mult0|auto_generated|op_1~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output[19]~1_combout\,
	datab => \tL|Data|ALU|Mult1|auto_generated|op_1~78_combout\,
	datac => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|op_1~78_combout\,
	combout => \tL|Data|ALU|Mux39~0_combout\);

-- Location: FF_X34_Y14_N7
\tL|Data|RegHigh|output[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux39~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(25));

-- Location: LCCOMB_X45_Y14_N20
\tL|Data|MemtoRegMux|output[25]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[25]~43_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & (((\tL|Data|ALUMux|Equal1~0_combout\)))) # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|ALUMux|Equal1~0_combout\ & (\tL|Data|RegHigh|output\(25))) # 
-- (!\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|ALU|Mux6~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datab => \tL|Data|RegHigh|output\(25),
	datac => \tL|Data|ALU|Mux6~13_combout\,
	datad => \tL|Data|ALUMux|Equal1~0_combout\,
	combout => \tL|Data|MemtoRegMux|output[25]~43_combout\);

-- Location: LCCOMB_X45_Y17_N10
\tL|Data|MemtoRegMux|output[25]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[25]~44_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|MemtoRegMux|output[25]~43_combout\ & ((\tL|Data|RegLow|output\(25)))) # (!\tL|Data|MemtoRegMux|output[25]~43_combout\ & 
-- (\tL|Data|MemDataReg|output\(25))))) # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & (((\tL|Data|MemtoRegMux|output[25]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemDataReg|output\(25),
	datab => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datac => \tL|Data|RegLow|output\(25),
	datad => \tL|Data|MemtoRegMux|output[25]~43_combout\,
	combout => \tL|Data|MemtoRegMux|output[25]~44_combout\);

-- Location: FF_X45_Y17_N11
\tL|Data|RegFile|regs[15][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[25]~44_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][25]~q\);

-- Location: LCCOMB_X44_Y19_N6
\tL|Data|RegFile|Mux38~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux38~19_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0)) # ((\tL|Data|RegFile|regs[14][25]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(1) & (!\tL|Data|InstReg|out20_to_16\(0) & 
-- ((\tL|Data|RegFile|regs[12][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[14][25]~q\,
	datad => \tL|Data|RegFile|regs[12][25]~q\,
	combout => \tL|Data|RegFile|Mux38~19_combout\);

-- Location: LCCOMB_X45_Y17_N24
\tL|Data|RegFile|Mux38~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux38~20_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux38~19_combout\ & (\tL|Data|RegFile|regs[15][25]~q\)) # (!\tL|Data|RegFile|Mux38~19_combout\ & ((\tL|Data|RegFile|regs[13][25]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|Mux38~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[15][25]~q\,
	datab => \tL|Data|RegFile|regs[13][25]~q\,
	datac => \tL|Data|InstReg|out20_to_16\(0),
	datad => \tL|Data|RegFile|Mux38~19_combout\,
	combout => \tL|Data|RegFile|Mux38~20_combout\);

-- Location: LCCOMB_X44_Y18_N14
\tL|Data|RegFile|Mux38~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux38~2_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|regs[9][25]~q\) # (\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[8][25]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[8][25]~q\,
	datac => \tL|Data|RegFile|regs[9][25]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux38~2_combout\);

-- Location: LCCOMB_X45_Y18_N6
\tL|Data|RegFile|Mux38~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux38~3_combout\ = (\tL|Data|RegFile|Mux38~2_combout\ & (((\tL|Data|RegFile|regs[11][25]~q\)) # (!\tL|Data|InstReg|out20_to_16\(1)))) # (!\tL|Data|RegFile|Mux38~2_combout\ & (\tL|Data|InstReg|out20_to_16\(1) & 
-- (\tL|Data|RegFile|regs[10][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux38~2_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[10][25]~q\,
	datad => \tL|Data|RegFile|regs[11][25]~q\,
	combout => \tL|Data|RegFile|Mux38~3_combout\);

-- Location: LCCOMB_X45_Y21_N26
\tL|Data|RegFile|Mux38~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux38~11_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3)) # ((\tL|Data|RegFile|regs[23][25]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(2) & (!\tL|Data|InstReg|out20_to_16\(3) & 
-- ((\tL|Data|RegFile|regs[19][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[23][25]~q\,
	datad => \tL|Data|RegFile|regs[19][25]~q\,
	combout => \tL|Data|RegFile|Mux38~11_combout\);

-- Location: LCCOMB_X44_Y21_N12
\tL|Data|RegFile|Mux38~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux38~12_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|Mux38~11_combout\ & (\tL|Data|RegFile|regs[31][25]~q\)) # (!\tL|Data|RegFile|Mux38~11_combout\ & ((\tL|Data|RegFile|regs[27][25]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|Mux38~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[31][25]~q\,
	datab => \tL|Data|RegFile|regs[27][25]~q\,
	datac => \tL|Data|InstReg|out20_to_16\(3),
	datad => \tL|Data|RegFile|Mux38~11_combout\,
	combout => \tL|Data|RegFile|Mux38~12_combout\);

-- Location: LCCOMB_X43_Y24_N28
\tL|Data|RegFile|Mux38~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux38~8_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[24][25]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[16][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[16][25]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[24][25]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux38~8_combout\);

-- Location: LCCOMB_X43_Y20_N16
\tL|Data|RegFile|Mux38~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux38~9_combout\ = (\tL|Data|RegFile|Mux38~8_combout\ & ((\tL|Data|RegFile|regs[28][25]~q\) # ((!\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|RegFile|Mux38~8_combout\ & (((\tL|Data|RegFile|regs[20][25]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[28][25]~q\,
	datab => \tL|Data|RegFile|Mux38~8_combout\,
	datac => \tL|Data|RegFile|regs[20][25]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux38~9_combout\);

-- Location: LCCOMB_X44_Y24_N0
\tL|Data|RegFile|Mux38~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux38~6_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[22][25]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[18][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|RegFile|regs[18][25]~q\,
	datac => \tL|Data|RegFile|regs[22][25]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux38~6_combout\);

-- Location: LCCOMB_X45_Y24_N16
\tL|Data|RegFile|Mux38~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux38~7_combout\ = (\tL|Data|RegFile|Mux38~6_combout\ & (((\tL|Data|RegFile|regs[30][25]~q\)) # (!\tL|Data|InstReg|out20_to_16\(3)))) # (!\tL|Data|RegFile|Mux38~6_combout\ & (\tL|Data|InstReg|out20_to_16\(3) & 
-- (\tL|Data|RegFile|regs[26][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux38~6_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[26][25]~q\,
	datad => \tL|Data|RegFile|regs[30][25]~q\,
	combout => \tL|Data|RegFile|Mux38~7_combout\);

-- Location: LCCOMB_X50_Y20_N26
\tL|Data|RegFile|Mux38~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux38~10_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|InstReg|out20_to_16\(1))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux38~7_combout\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|Mux38~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|Mux38~9_combout\,
	datad => \tL|Data|RegFile|Mux38~7_combout\,
	combout => \tL|Data|RegFile|Mux38~10_combout\);

-- Location: LCCOMB_X41_Y21_N16
\tL|Data|RegFile|Mux38~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux38~4_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[25][25]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[17][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[17][25]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[25][25]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux38~4_combout\);

-- Location: LCCOMB_X40_Y21_N8
\tL|Data|RegFile|Mux38~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux38~5_combout\ = (\tL|Data|RegFile|Mux38~4_combout\ & ((\tL|Data|RegFile|regs[29][25]~q\) # ((!\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|RegFile|Mux38~4_combout\ & (((\tL|Data|RegFile|regs[21][25]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[29][25]~q\,
	datab => \tL|Data|RegFile|Mux38~4_combout\,
	datac => \tL|Data|RegFile|regs[21][25]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux38~5_combout\);

-- Location: LCCOMB_X50_Y21_N10
\tL|Data|RegFile|Mux38~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux38~13_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux38~10_combout\ & (\tL|Data|RegFile|Mux38~12_combout\)) # (!\tL|Data|RegFile|Mux38~10_combout\ & ((\tL|Data|RegFile|Mux38~5_combout\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|Mux38~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux38~12_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|Mux38~10_combout\,
	datad => \tL|Data|RegFile|Mux38~5_combout\,
	combout => \tL|Data|RegFile|Mux38~13_combout\);

-- Location: LCCOMB_X49_Y20_N30
\tL|Data|RegFile|Mux38~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux38~14_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|regs[6][25]~q\) # (\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[4][25]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[4][25]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[6][25]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux38~14_combout\);

-- Location: LCCOMB_X46_Y20_N24
\tL|Data|RegFile|Mux38~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux38~15_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux38~14_combout\ & (\tL|Data|RegFile|regs[7][25]~q\)) # (!\tL|Data|RegFile|Mux38~14_combout\ & ((\tL|Data|RegFile|regs[5][25]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|Mux38~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[7][25]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[5][25]~q\,
	datad => \tL|Data|RegFile|Mux38~14_combout\,
	combout => \tL|Data|RegFile|Mux38~15_combout\);

-- Location: LCCOMB_X46_Y18_N30
\tL|Data|RegFile|Mux38~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux38~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~6_combout\ & (((\tL|Data|RegFile|rd_data1[17]~2_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & ((\tL|Data|RegFile|rd_data1[17]~2_combout\ & 
-- (\tL|Data|RegFile|Mux38~15_combout\)) # (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & ((\tL|Data|RegFile|regs[1][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux38~15_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datad => \tL|Data|RegFile|regs[1][25]~q\,
	combout => \tL|Data|RegFile|Mux38~16_combout\);

-- Location: LCCOMB_X47_Y18_N28
\tL|Data|RegFile|Mux38~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux38~17_combout\ = (\tL|Data|RegFile|rd_data1[17]~6_combout\ & ((\tL|Data|RegFile|Mux38~16_combout\ & (\tL|Data|RegFile|regs[3][25]~q\)) # (!\tL|Data|RegFile|Mux38~16_combout\ & ((\tL|Data|RegFile|regs[2][25]~q\))))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & (((\tL|Data|RegFile|Mux38~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	datab => \tL|Data|RegFile|regs[3][25]~q\,
	datac => \tL|Data|RegFile|regs[2][25]~q\,
	datad => \tL|Data|RegFile|Mux38~16_combout\,
	combout => \tL|Data|RegFile|Mux38~17_combout\);

-- Location: LCCOMB_X47_Y18_N24
\tL|Data|RegFile|Mux38~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux38~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~5_combout\ & ((\tL|Data|RegFile|Mux38~13_combout\) # ((\tL|Data|RegFile|rd_data1[17]~4_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~5_combout\ & (((\tL|Data|RegFile|Mux38~17_combout\ & 
-- !\tL|Data|RegFile|rd_data1[17]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux38~13_combout\,
	datab => \tL|Data|RegFile|Mux38~17_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	combout => \tL|Data|RegFile|Mux38~18_combout\);

-- Location: LCCOMB_X45_Y18_N14
\tL|Data|RegFile|Mux38~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux38~21_combout\ = (\tL|Data|RegFile|rd_data1[17]~4_combout\ & ((\tL|Data|RegFile|Mux38~18_combout\ & (\tL|Data|RegFile|Mux38~20_combout\)) # (!\tL|Data|RegFile|Mux38~18_combout\ & ((\tL|Data|RegFile|Mux38~3_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & (((\tL|Data|RegFile|Mux38~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datab => \tL|Data|RegFile|Mux38~20_combout\,
	datac => \tL|Data|RegFile|Mux38~3_combout\,
	datad => \tL|Data|RegFile|Mux38~18_combout\,
	combout => \tL|Data|RegFile|Mux38~21_combout\);

-- Location: LCCOMB_X45_Y14_N10
\tL|Data|RegFile|Mux38~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux38~22_combout\ = (\tL|Data|RegFile|Mux38~21_combout\ & ((\tL|Data|InstReg|out20_to_16\(0)) # ((\tL|Data|RegFile|rd_data1[17]~3_combout\) # (\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|Mux38~21_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux38~22_combout\);

-- Location: FF_X45_Y14_N11
\tL|Data|RegFile|rd_data1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux38~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(25));

-- Location: LCCOMB_X45_Y14_N0
\tL|Data|RegB|output[25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegB|output[25]~feeder_combout\ = \tL|Data|RegFile|rd_data1\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|rd_data1\(25),
	combout => \tL|Data|RegB|output[25]~feeder_combout\);

-- Location: FF_X45_Y14_N1
\tL|Data|RegB|output[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegB|output[25]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(25));

-- Location: LCCOMB_X35_Y16_N24
\tL|Data|Mem|dataOut[25]~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[25]~65_combout\ = (\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(25) & \tL|Data|Mem|SIG_outPort_en~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(25),
	datad => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	combout => \tL|Data|Mem|dataOut[25]~65_combout\);

-- Location: LCCOMB_X46_Y16_N20
\tL|Data|Mem|dataOut[25]~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[25]~66_combout\ = (\tL|Data|Mem|dataOut[25]~65_combout\ & ((\tL|Data|Mem|process_0~2_combout\) # ((\tL|Data|Mem|process_0~5_combout\) # (\tL|Data|Mem|process_0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|process_0~2_combout\,
	datab => \tL|Data|Mem|dataOut[25]~65_combout\,
	datac => \tL|Data|Mem|process_0~5_combout\,
	datad => \tL|Data|Mem|process_0~10_combout\,
	combout => \tL|Data|Mem|dataOut[25]~66_combout\);

-- Location: LCCOMB_X46_Y16_N14
\tL|Data|InstReg|out25_to_21[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|InstReg|out25_to_21[4]~feeder_combout\ = \tL|Data|Mem|dataOut[25]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|Mem|dataOut[25]~66_combout\,
	combout => \tL|Data|InstReg|out25_to_21[4]~feeder_combout\);

-- Location: FF_X46_Y16_N15
\tL|Data|InstReg|out25_to_21[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|InstReg|out25_to_21[4]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out25_to_21\(4));

-- Location: LCCOMB_X36_Y17_N14
\tL|Data|RegFile|rd_data0[8]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|rd_data0[8]~6_combout\ = (\tL|Data|InstReg|out25_to_21\(4)) # ((\tL|Data|InstReg|out25_to_21\(3)) # ((!\tL|Data|InstReg|out25_to_21\(2) & \tL|Data|InstReg|out25_to_21\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(4),
	datac => \tL|Data|InstReg|out25_to_21\(1),
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|rd_data0[8]~6_combout\);

-- Location: LCCOMB_X42_Y19_N22
\tL|Data|RegLow|output[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegLow|output[1]~feeder_combout\ = \tL|Data|RegFile|regs[31][1]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][1]~9_combout\,
	combout => \tL|Data|RegLow|output[1]~feeder_combout\);

-- Location: FF_X42_Y19_N23
\tL|Data|RegLow|output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegLow|output[1]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(1));

-- Location: LCCOMB_X46_Y15_N2
\tL|Data|ALU|Mux63~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux63~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~30_combout\))) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- (\tL|Data|ALU|Mult0|auto_generated|op_1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output[19]~1_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Mult0|auto_generated|op_1~30_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|op_1~30_combout\,
	combout => \tL|Data|ALU|Mux63~0_combout\);

-- Location: FF_X46_Y15_N3
\tL|Data|RegHigh|output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux63~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(1));

-- Location: FF_X42_Y14_N27
\tL|Data|MemDataReg|output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[1]~25_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(1));

-- Location: LCCOMB_X42_Y19_N16
\tL|Data|MemtoRegMux|output[1]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[1]~19_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|ALUMux|Equal1~0_combout\) # ((\tL|Data|MemDataReg|output\(1))))) # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & (!\tL|Data|ALUMux|Equal1~0_combout\ & 
-- ((\tL|Data|RegFile|regs[31][1]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datab => \tL|Data|ALUMux|Equal1~0_combout\,
	datac => \tL|Data|MemDataReg|output\(1),
	datad => \tL|Data|RegFile|regs[31][1]~9_combout\,
	combout => \tL|Data|MemtoRegMux|output[1]~19_combout\);

-- Location: LCCOMB_X42_Y19_N30
\tL|Data|MemtoRegMux|output[1]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[1]~20_combout\ = (\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|MemtoRegMux|output[1]~19_combout\ & (\tL|Data|RegLow|output\(1))) # (!\tL|Data|MemtoRegMux|output[1]~19_combout\ & ((\tL|Data|RegHigh|output\(1)))))) # 
-- (!\tL|Data|ALUMux|Equal1~0_combout\ & (((\tL|Data|MemtoRegMux|output[1]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegLow|output\(1),
	datab => \tL|Data|RegHigh|output\(1),
	datac => \tL|Data|ALUMux|Equal1~0_combout\,
	datad => \tL|Data|MemtoRegMux|output[1]~19_combout\,
	combout => \tL|Data|MemtoRegMux|output[1]~20_combout\);

-- Location: FF_X44_Y21_N25
\tL|Data|RegFile|regs[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][1]~q\);

-- Location: FF_X44_Y21_N31
\tL|Data|RegFile|regs[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][1]~q\);

-- Location: FF_X39_Y25_N21
\tL|Data|RegFile|regs[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][1]~q\);

-- Location: FF_X39_Y25_N3
\tL|Data|RegFile|regs[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][1]~q\);

-- Location: LCCOMB_X39_Y25_N2
\tL|Data|RegFile|Mux30~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux30~12_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|regs[10][1]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[8][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|regs[10][1]~q\,
	datac => \tL|Data|RegFile|regs[8][1]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux30~12_combout\);

-- Location: LCCOMB_X44_Y21_N30
\tL|Data|RegFile|Mux30~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux30~13_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux30~12_combout\ & ((\tL|Data|RegFile|regs[11][1]~q\))) # (!\tL|Data|RegFile|Mux30~12_combout\ & (\tL|Data|RegFile|regs[9][1]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux30~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|regs[9][1]~q\,
	datac => \tL|Data|RegFile|regs[11][1]~q\,
	datad => \tL|Data|RegFile|Mux30~12_combout\,
	combout => \tL|Data|RegFile|Mux30~13_combout\);

-- Location: FF_X49_Y21_N23
\tL|Data|RegFile|regs[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][1]~q\);

-- Location: FF_X49_Y21_N21
\tL|Data|RegFile|regs[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][1]~q\);

-- Location: LCCOMB_X49_Y21_N20
\tL|Data|RegFile|Mux30~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux30~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~4_combout\ & (((\tL|Data|RegFile|rd_data0[8]~5_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|rd_data0[8]~5_combout\ & (\tL|Data|RegFile|regs[2][1]~q\)) # 
-- (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|regs[1][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[2][1]~q\,
	datab => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	datac => \tL|Data|RegFile|regs[1][1]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	combout => \tL|Data|RegFile|Mux30~16_combout\);

-- Location: FF_X47_Y19_N15
\tL|Data|RegFile|regs[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][1]~q\);

-- Location: FF_X50_Y21_N15
\tL|Data|RegFile|regs[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][1]~q\);

-- Location: FF_X50_Y21_N29
\tL|Data|RegFile|regs[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][1]~q\);

-- Location: LCCOMB_X50_Y21_N14
\tL|Data|RegFile|Mux30~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux30~14_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1)) # ((\tL|Data|RegFile|regs[5][1]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(0) & (!\tL|Data|InstReg|out25_to_21\(1) & 
-- (\tL|Data|RegFile|regs[4][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[4][1]~q\,
	datad => \tL|Data|RegFile|regs[5][1]~q\,
	combout => \tL|Data|RegFile|Mux30~14_combout\);

-- Location: FF_X47_Y21_N15
\tL|Data|RegFile|regs[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][1]~q\);

-- Location: FF_X47_Y21_N21
\tL|Data|RegFile|regs[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][1]~q\);

-- Location: LCCOMB_X47_Y21_N14
\tL|Data|RegFile|Mux30~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux30~15_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux30~14_combout\ & (\tL|Data|RegFile|regs[7][1]~q\)) # (!\tL|Data|RegFile|Mux30~14_combout\ & ((\tL|Data|RegFile|regs[6][1]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|Mux30~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|Mux30~14_combout\,
	datac => \tL|Data|RegFile|regs[7][1]~q\,
	datad => \tL|Data|RegFile|regs[6][1]~q\,
	combout => \tL|Data|RegFile|Mux30~15_combout\);

-- Location: LCCOMB_X47_Y19_N14
\tL|Data|RegFile|Mux30~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux30~17_combout\ = (\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|Mux30~16_combout\ & (\tL|Data|RegFile|regs[3][1]~q\)) # (!\tL|Data|RegFile|Mux30~16_combout\ & ((\tL|Data|RegFile|Mux30~15_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & (\tL|Data|RegFile|Mux30~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	datab => \tL|Data|RegFile|Mux30~16_combout\,
	datac => \tL|Data|RegFile|regs[3][1]~q\,
	datad => \tL|Data|RegFile|Mux30~15_combout\,
	combout => \tL|Data|RegFile|Mux30~17_combout\);

-- Location: LCCOMB_X44_Y20_N30
\tL|Data|RegFile|Mux30~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux30~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~2_combout\ & (((\tL|Data|RegFile|rd_data0[8]~3_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & ((\tL|Data|RegFile|rd_data0[8]~3_combout\ & (\tL|Data|RegFile|Mux30~13_combout\)) 
-- # (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & ((\tL|Data|RegFile|Mux30~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux30~13_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datac => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datad => \tL|Data|RegFile|Mux30~17_combout\,
	combout => \tL|Data|RegFile|Mux30~18_combout\);

-- Location: FF_X37_Y23_N17
\tL|Data|RegFile|regs[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][1]~q\);

-- Location: FF_X37_Y23_N11
\tL|Data|RegFile|regs[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][1]~q\);

-- Location: FF_X37_Y19_N21
\tL|Data|RegFile|regs[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][1]~q\);

-- Location: FF_X37_Y19_N3
\tL|Data|RegFile|regs[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][1]~q\);

-- Location: LCCOMB_X37_Y19_N2
\tL|Data|RegFile|Mux30~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux30~4_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[25][1]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[17][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[25][1]~q\,
	datac => \tL|Data|RegFile|regs[17][1]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux30~4_combout\);

-- Location: LCCOMB_X37_Y23_N10
\tL|Data|RegFile|Mux30~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux30~5_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux30~4_combout\ & ((\tL|Data|RegFile|regs[29][1]~q\))) # (!\tL|Data|RegFile|Mux30~4_combout\ & (\tL|Data|RegFile|regs[21][1]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[21][1]~q\,
	datac => \tL|Data|RegFile|regs[29][1]~q\,
	datad => \tL|Data|RegFile|Mux30~4_combout\,
	combout => \tL|Data|RegFile|Mux30~5_combout\);

-- Location: FF_X40_Y24_N15
\tL|Data|RegFile|regs[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][1]~q\);

-- Location: FF_X40_Y24_N13
\tL|Data|RegFile|regs[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][1]~q\);

-- Location: LCCOMB_X40_Y24_N14
\tL|Data|RegFile|Mux30~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux30~6_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|InstReg|out25_to_21\(3))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[24][1]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[16][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[16][1]~q\,
	datad => \tL|Data|RegFile|regs[24][1]~q\,
	combout => \tL|Data|RegFile|Mux30~6_combout\);

-- Location: FF_X41_Y24_N17
\tL|Data|RegFile|regs[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][1]~q\);

-- Location: FF_X41_Y24_N7
\tL|Data|RegFile|regs[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][1]~q\);

-- Location: LCCOMB_X41_Y24_N6
\tL|Data|RegFile|Mux30~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux30~7_combout\ = (\tL|Data|RegFile|Mux30~6_combout\ & (((\tL|Data|RegFile|regs[28][1]~q\) # (!\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|RegFile|Mux30~6_combout\ & (\tL|Data|RegFile|regs[20][1]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux30~6_combout\,
	datab => \tL|Data|RegFile|regs[20][1]~q\,
	datac => \tL|Data|RegFile|regs[28][1]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux30~7_combout\);

-- Location: LCCOMB_X40_Y23_N24
\tL|Data|RegFile|Mux30~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux30~8_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1)) # ((\tL|Data|RegFile|Mux30~5_combout\)))) # (!\tL|Data|InstReg|out25_to_21\(0) & (!\tL|Data|InstReg|out25_to_21\(1) & 
-- ((\tL|Data|RegFile|Mux30~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|Mux30~5_combout\,
	datad => \tL|Data|RegFile|Mux30~7_combout\,
	combout => \tL|Data|RegFile|Mux30~8_combout\);

-- Location: FF_X38_Y25_N27
\tL|Data|RegFile|regs[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][1]~q\);

-- Location: FF_X38_Y25_N9
\tL|Data|RegFile|regs[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][1]~q\);

-- Location: FF_X40_Y25_N17
\tL|Data|RegFile|regs[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][1]~q\);

-- Location: FF_X40_Y25_N15
\tL|Data|RegFile|regs[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][1]~q\);

-- Location: LCCOMB_X40_Y25_N14
\tL|Data|RegFile|Mux30~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux30~2_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[22][1]~q\) # ((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|regs[18][1]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[22][1]~q\,
	datac => \tL|Data|RegFile|regs[18][1]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux30~2_combout\);

-- Location: LCCOMB_X38_Y25_N8
\tL|Data|RegFile|Mux30~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux30~3_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|Mux30~2_combout\ & (\tL|Data|RegFile|regs[30][1]~q\)) # (!\tL|Data|RegFile|Mux30~2_combout\ & ((\tL|Data|RegFile|regs[26][1]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[30][1]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[26][1]~q\,
	datad => \tL|Data|RegFile|Mux30~2_combout\,
	combout => \tL|Data|RegFile|Mux30~3_combout\);

-- Location: LCCOMB_X41_Y19_N2
\tL|Data|RegFile|regs[31][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][1]~feeder_combout\ = \tL|Data|RegFile|regs[31][1]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][1]~9_combout\,
	combout => \tL|Data|RegFile|regs[31][1]~feeder_combout\);

-- Location: FF_X41_Y19_N3
\tL|Data|RegFile|regs[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][1]~feeder_combout\,
	asdata => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Control|ALT_INV_curr_state.jal_2~q\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][1]~q\);

-- Location: FF_X35_Y19_N17
\tL|Data|RegFile|regs[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][1]~q\);

-- Location: FF_X35_Y19_N31
\tL|Data|RegFile|regs[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][1]~q\);

-- Location: FF_X36_Y19_N29
\tL|Data|RegFile|regs[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][1]~q\);

-- Location: LCCOMB_X36_Y19_N28
\tL|Data|RegFile|Mux30~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux30~9_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[23][1]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[19][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[23][1]~q\,
	datac => \tL|Data|RegFile|regs[19][1]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux30~9_combout\);

-- Location: LCCOMB_X35_Y19_N16
\tL|Data|RegFile|Mux30~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux30~10_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|Mux30~9_combout\ & (\tL|Data|RegFile|regs[31][1]~q\)) # (!\tL|Data|RegFile|Mux30~9_combout\ & ((\tL|Data|RegFile|regs[27][1]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|Mux30~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[31][1]~q\,
	datac => \tL|Data|RegFile|regs[27][1]~q\,
	datad => \tL|Data|RegFile|Mux30~9_combout\,
	combout => \tL|Data|RegFile|Mux30~10_combout\);

-- Location: LCCOMB_X38_Y23_N4
\tL|Data|RegFile|Mux30~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux30~11_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux30~8_combout\ & ((\tL|Data|RegFile|Mux30~10_combout\))) # (!\tL|Data|RegFile|Mux30~8_combout\ & (\tL|Data|RegFile|Mux30~3_combout\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|Mux30~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|Mux30~8_combout\,
	datac => \tL|Data|RegFile|Mux30~3_combout\,
	datad => \tL|Data|RegFile|Mux30~10_combout\,
	combout => \tL|Data|RegFile|Mux30~11_combout\);

-- Location: FF_X42_Y19_N31
\tL|Data|RegFile|regs[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][1]~q\);

-- Location: FF_X37_Y20_N13
\tL|Data|RegFile|regs[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][1]~q\);

-- Location: FF_X37_Y24_N7
\tL|Data|RegFile|regs[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][1]~q\);

-- Location: FF_X37_Y24_N17
\tL|Data|RegFile|regs[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[1]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][1]~q\);

-- Location: LCCOMB_X37_Y24_N16
\tL|Data|RegFile|Mux30~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux30~19_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[13][1]~q\) # ((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|regs[12][1]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[13][1]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[12][1]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux30~19_combout\);

-- Location: LCCOMB_X37_Y20_N12
\tL|Data|RegFile|Mux30~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux30~20_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux30~19_combout\ & (\tL|Data|RegFile|regs[15][1]~q\)) # (!\tL|Data|RegFile|Mux30~19_combout\ & ((\tL|Data|RegFile|regs[14][1]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux30~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[15][1]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[14][1]~q\,
	datad => \tL|Data|RegFile|Mux30~19_combout\,
	combout => \tL|Data|RegFile|Mux30~20_combout\);

-- Location: LCCOMB_X41_Y20_N28
\tL|Data|RegFile|Mux30~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux30~21_combout\ = (\tL|Data|RegFile|rd_data0[8]~2_combout\ & ((\tL|Data|RegFile|Mux30~18_combout\ & ((\tL|Data|RegFile|Mux30~20_combout\))) # (!\tL|Data|RegFile|Mux30~18_combout\ & (\tL|Data|RegFile|Mux30~11_combout\)))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & (\tL|Data|RegFile|Mux30~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datab => \tL|Data|RegFile|Mux30~18_combout\,
	datac => \tL|Data|RegFile|Mux30~11_combout\,
	datad => \tL|Data|RegFile|Mux30~20_combout\,
	combout => \tL|Data|RegFile|Mux30~21_combout\);

-- Location: LCCOMB_X39_Y12_N14
\tL|Data|RegFile|Mux30~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux30~22_combout\ = (\tL|Data|RegFile|Mux30~21_combout\ & ((\tL|Data|RegFile|rd_data0[8]~6_combout\) # ((\tL|Data|InstReg|out25_to_21\(2)) # (\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	datab => \tL|Data|RegFile|Mux30~21_combout\,
	datac => \tL|Data|InstReg|out25_to_21\(2),
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux30~22_combout\);

-- Location: FF_X39_Y12_N15
\tL|Data|RegFile|rd_data0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux30~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(1));

-- Location: LCCOMB_X39_Y12_N24
\tL|Data|RegAMux|output[1]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[1]~10_combout\ = (\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(1)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegFile|rd_data0\(1),
	datac => \tL|Control|WideOr8~combout\,
	datad => \tL|Data|PCReg|output\(1),
	combout => \tL|Data|RegAMux|output[1]~10_combout\);

-- Location: LCCOMB_X34_Y14_N2
\tL|Data|ALU|Mux49~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux49~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~58_combout\)) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- ((\tL|Data|ALU|Mult0|auto_generated|op_1~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output[19]~1_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Mult1|auto_generated|op_1~58_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|op_1~58_combout\,
	combout => \tL|Data|ALU|Mux49~0_combout\);

-- Location: FF_X34_Y14_N3
\tL|Data|RegHigh|output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux49~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(15));

-- Location: LCCOMB_X38_Y15_N22
\tL|Data|MemtoRegMux|output[15]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[15]~31_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & (((\tL|Data|ALUMux|Equal1~0_combout\)))) # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|ALUMux|Equal1~0_combout\ & (\tL|Data|RegHigh|output\(15))) # 
-- (!\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|RegFile|regs[31][15]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output\(15),
	datab => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datac => \tL|Data|ALUMux|Equal1~0_combout\,
	datad => \tL|Data|RegFile|regs[31][15]~12_combout\,
	combout => \tL|Data|MemtoRegMux|output[15]~31_combout\);

-- Location: LCCOMB_X38_Y15_N20
\tL|Data|MemtoRegMux|output[15]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[15]~32_combout\ = (\tL|Data|MemtoRegMux|output[15]~31_combout\ & ((\tL|Data|RegLow|output\(15)) # ((!\tL|Data|MemtoRegMux|output[20]~0_combout\)))) # (!\tL|Data|MemtoRegMux|output[15]~31_combout\ & 
-- (((\tL|Data|MemDataReg|output\(15) & \tL|Data|MemtoRegMux|output[20]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegLow|output\(15),
	datab => \tL|Data|MemDataReg|output\(15),
	datac => \tL|Data|MemtoRegMux|output[15]~31_combout\,
	datad => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	combout => \tL|Data|MemtoRegMux|output[15]~32_combout\);

-- Location: FF_X46_Y19_N7
\tL|Data|RegFile|regs[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[15]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][15]~q\);

-- Location: LCCOMB_X49_Y18_N24
\tL|Data|RegFile|Mux48~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux48~14_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|regs[6][15]~q\) # (\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[4][15]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[4][15]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[6][15]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux48~14_combout\);

-- Location: LCCOMB_X50_Y20_N12
\tL|Data|RegFile|Mux48~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux48~15_combout\ = (\tL|Data|RegFile|Mux48~14_combout\ & ((\tL|Data|RegFile|regs[7][15]~q\) # ((!\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|RegFile|Mux48~14_combout\ & (((\tL|Data|RegFile|regs[5][15]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux48~14_combout\,
	datab => \tL|Data|RegFile|regs[7][15]~q\,
	datac => \tL|Data|RegFile|regs[5][15]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux48~15_combout\);

-- Location: LCCOMB_X47_Y19_N26
\tL|Data|RegFile|Mux48~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux48~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~6_combout\ & (((\tL|Data|RegFile|rd_data1[17]~2_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & ((\tL|Data|RegFile|rd_data1[17]~2_combout\ & 
-- ((\tL|Data|RegFile|Mux48~15_combout\))) # (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & (\tL|Data|RegFile|regs[1][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	datab => \tL|Data|RegFile|regs[1][15]~q\,
	datac => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datad => \tL|Data|RegFile|Mux48~15_combout\,
	combout => \tL|Data|RegFile|Mux48~16_combout\);

-- Location: LCCOMB_X47_Y18_N12
\tL|Data|RegFile|Mux48~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux48~17_combout\ = (\tL|Data|RegFile|rd_data1[17]~6_combout\ & ((\tL|Data|RegFile|Mux48~16_combout\ & (\tL|Data|RegFile|regs[3][15]~q\)) # (!\tL|Data|RegFile|Mux48~16_combout\ & ((\tL|Data|RegFile|regs[2][15]~q\))))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & (((\tL|Data|RegFile|Mux48~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	datab => \tL|Data|RegFile|regs[3][15]~q\,
	datac => \tL|Data|RegFile|regs[2][15]~q\,
	datad => \tL|Data|RegFile|Mux48~16_combout\,
	combout => \tL|Data|RegFile|Mux48~17_combout\);

-- Location: LCCOMB_X39_Y20_N18
\tL|Data|RegFile|Mux48~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux48~11_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|InstReg|out20_to_16\(2))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[23][15]~q\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[19][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[23][15]~q\,
	datad => \tL|Data|RegFile|regs[19][15]~q\,
	combout => \tL|Data|RegFile|Mux48~11_combout\);

-- Location: LCCOMB_X39_Y20_N26
\tL|Data|RegFile|Mux48~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux48~12_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|Mux48~11_combout\ & ((\tL|Data|RegFile|regs[31][15]~q\))) # (!\tL|Data|RegFile|Mux48~11_combout\ & (\tL|Data|RegFile|regs[27][15]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|Mux48~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|RegFile|regs[27][15]~q\,
	datac => \tL|Data|RegFile|regs[31][15]~q\,
	datad => \tL|Data|RegFile|Mux48~11_combout\,
	combout => \tL|Data|RegFile|Mux48~12_combout\);

-- Location: LCCOMB_X39_Y23_N4
\tL|Data|RegFile|Mux48~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux48~4_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[25][15]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[17][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[17][15]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[25][15]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux48~4_combout\);

-- Location: LCCOMB_X40_Y23_N2
\tL|Data|RegFile|Mux48~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux48~5_combout\ = (\tL|Data|RegFile|Mux48~4_combout\ & ((\tL|Data|RegFile|regs[29][15]~q\) # ((!\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|RegFile|Mux48~4_combout\ & (((\tL|Data|RegFile|regs[21][15]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[29][15]~q\,
	datab => \tL|Data|RegFile|Mux48~4_combout\,
	datac => \tL|Data|RegFile|regs[21][15]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux48~5_combout\);

-- Location: LCCOMB_X42_Y24_N20
\tL|Data|RegFile|Mux48~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux48~8_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|InstReg|out20_to_16\(3))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[24][15]~q\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[16][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[24][15]~q\,
	datad => \tL|Data|RegFile|regs[16][15]~q\,
	combout => \tL|Data|RegFile|Mux48~8_combout\);

-- Location: LCCOMB_X41_Y24_N18
\tL|Data|RegFile|Mux48~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux48~9_combout\ = (\tL|Data|RegFile|Mux48~8_combout\ & (((\tL|Data|RegFile|regs[28][15]~q\)) # (!\tL|Data|InstReg|out20_to_16\(2)))) # (!\tL|Data|RegFile|Mux48~8_combout\ & (\tL|Data|InstReg|out20_to_16\(2) & 
-- (\tL|Data|RegFile|regs[20][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux48~8_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[20][15]~q\,
	datad => \tL|Data|RegFile|regs[28][15]~q\,
	combout => \tL|Data|RegFile|Mux48~9_combout\);

-- Location: LCCOMB_X46_Y24_N16
\tL|Data|RegFile|Mux48~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux48~6_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|InstReg|out20_to_16\(2))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[22][15]~q\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[18][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[22][15]~q\,
	datad => \tL|Data|RegFile|regs[18][15]~q\,
	combout => \tL|Data|RegFile|Mux48~6_combout\);

-- Location: LCCOMB_X41_Y26_N24
\tL|Data|RegFile|Mux48~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux48~7_combout\ = (\tL|Data|RegFile|Mux48~6_combout\ & ((\tL|Data|RegFile|regs[30][15]~q\) # ((!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux48~6_combout\ & (((\tL|Data|RegFile|regs[26][15]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[30][15]~q\,
	datab => \tL|Data|RegFile|Mux48~6_combout\,
	datac => \tL|Data|RegFile|regs[26][15]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux48~7_combout\);

-- Location: LCCOMB_X42_Y26_N28
\tL|Data|RegFile|Mux48~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux48~10_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|InstReg|out20_to_16\(0)) # (\tL|Data|RegFile|Mux48~7_combout\)))) # (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|Mux48~9_combout\ & 
-- (!\tL|Data|InstReg|out20_to_16\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux48~9_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|InstReg|out20_to_16\(0),
	datad => \tL|Data|RegFile|Mux48~7_combout\,
	combout => \tL|Data|RegFile|Mux48~10_combout\);

-- Location: LCCOMB_X42_Y26_N26
\tL|Data|RegFile|Mux48~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux48~13_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux48~10_combout\ & (\tL|Data|RegFile|Mux48~12_combout\)) # (!\tL|Data|RegFile|Mux48~10_combout\ & ((\tL|Data|RegFile|Mux48~5_combout\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|Mux48~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux48~12_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|Mux48~5_combout\,
	datad => \tL|Data|RegFile|Mux48~10_combout\,
	combout => \tL|Data|RegFile|Mux48~13_combout\);

-- Location: LCCOMB_X47_Y18_N10
\tL|Data|RegFile|Mux48~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux48~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~5_combout\ & (((\tL|Data|RegFile|Mux48~13_combout\) # (\tL|Data|RegFile|rd_data1[17]~4_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~5_combout\ & (\tL|Data|RegFile|Mux48~17_combout\ & 
-- ((!\tL|Data|RegFile|rd_data1[17]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux48~17_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datac => \tL|Data|RegFile|Mux48~13_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	combout => \tL|Data|RegFile|Mux48~18_combout\);

-- Location: LCCOMB_X39_Y19_N8
\tL|Data|RegFile|Mux48~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux48~19_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|regs[14][15]~q\) # (\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[12][15]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|regs[12][15]~q\,
	datac => \tL|Data|RegFile|regs[14][15]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux48~19_combout\);

-- Location: LCCOMB_X43_Y19_N28
\tL|Data|RegFile|Mux48~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux48~20_combout\ = (\tL|Data|RegFile|Mux48~19_combout\ & ((\tL|Data|RegFile|regs[15][15]~q\) # ((!\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|RegFile|Mux48~19_combout\ & (((\tL|Data|RegFile|regs[13][15]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[15][15]~q\,
	datab => \tL|Data|RegFile|Mux48~19_combout\,
	datac => \tL|Data|RegFile|regs[13][15]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux48~20_combout\);

-- Location: LCCOMB_X44_Y18_N30
\tL|Data|RegFile|Mux48~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux48~2_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|regs[9][15]~q\) # (\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[8][15]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[8][15]~q\,
	datac => \tL|Data|RegFile|regs[9][15]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux48~2_combout\);

-- Location: LCCOMB_X43_Y18_N30
\tL|Data|RegFile|Mux48~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux48~3_combout\ = (\tL|Data|RegFile|Mux48~2_combout\ & (((\tL|Data|RegFile|regs[11][15]~q\)) # (!\tL|Data|InstReg|out20_to_16\(1)))) # (!\tL|Data|RegFile|Mux48~2_combout\ & (\tL|Data|InstReg|out20_to_16\(1) & 
-- (\tL|Data|RegFile|regs[10][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux48~2_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[10][15]~q\,
	datad => \tL|Data|RegFile|regs[11][15]~q\,
	combout => \tL|Data|RegFile|Mux48~3_combout\);

-- Location: LCCOMB_X47_Y18_N20
\tL|Data|RegFile|Mux48~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux48~21_combout\ = (\tL|Data|RegFile|Mux48~18_combout\ & ((\tL|Data|RegFile|Mux48~20_combout\) # ((!\tL|Data|RegFile|rd_data1[17]~4_combout\)))) # (!\tL|Data|RegFile|Mux48~18_combout\ & (((\tL|Data|RegFile|Mux48~3_combout\ & 
-- \tL|Data|RegFile|rd_data1[17]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux48~18_combout\,
	datab => \tL|Data|RegFile|Mux48~20_combout\,
	datac => \tL|Data|RegFile|Mux48~3_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	combout => \tL|Data|RegFile|Mux48~21_combout\);

-- Location: LCCOMB_X39_Y17_N18
\tL|Data|RegFile|Mux48~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux48~22_combout\ = (\tL|Data|RegFile|Mux48~21_combout\ & ((\tL|Data|InstReg|out20_to_16\(0)) # ((\tL|Data|RegFile|rd_data1[17]~3_combout\) # (\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	datac => \tL|Data|RegFile|Mux48~21_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux48~22_combout\);

-- Location: FF_X39_Y17_N19
\tL|Data|RegFile|rd_data1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux48~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(15));

-- Location: LCCOMB_X34_Y16_N6
\tL|Data|RegB|output[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegB|output[15]~feeder_combout\ = \tL|Data|RegFile|rd_data1\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|rd_data1\(15),
	combout => \tL|Data|RegB|output[15]~feeder_combout\);

-- Location: FF_X34_Y16_N7
\tL|Data|RegB|output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegB|output[15]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(15));

-- Location: LCCOMB_X34_Y15_N20
\tL|Data|Mem|dataOut[11]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[11]~20_combout\ = (\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(11) & \tL|Data|Mem|SIG_outPort_en~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(11),
	datad => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	combout => \tL|Data|Mem|dataOut[11]~20_combout\);

-- Location: LCCOMB_X40_Y15_N14
\tL|Data|Mem|dataOut[11]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[11]~21_combout\ = (\tL|Data|Mem|dataOut[11]~20_combout\ & ((\tL|Data|Mem|process_0~2_combout\) # ((\tL|Data|Mem|process_0~10_combout\) # (\tL|Data|Mem|process_0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|process_0~2_combout\,
	datab => \tL|Data|Mem|dataOut[11]~20_combout\,
	datac => \tL|Data|Mem|process_0~10_combout\,
	datad => \tL|Data|Mem|process_0~5_combout\,
	combout => \tL|Data|Mem|dataOut[11]~21_combout\);

-- Location: FF_X40_Y15_N17
\tL|Data|InstReg|out15_to_0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|Mem|dataOut[11]~21_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out15_to_0\(11));

-- Location: LCCOMB_X40_Y15_N30
\tL|Data|RegBMux|output[13]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[13]~46_combout\ = (\tL|Control|WideOr3~combout\ & (\tL|Data|InstReg|out15_to_0\(11))) # (!\tL|Control|WideOr3~combout\ & ((\tL|Data|InstReg|out15_to_0\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(11),
	datac => \tL|Data|InstReg|out15_to_0\(13),
	datad => \tL|Control|WideOr3~combout\,
	combout => \tL|Data|RegBMux|output[13]~46_combout\);

-- Location: LCCOMB_X40_Y15_N0
\tL|Data|RegBMux|output[13]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[13]~47_combout\ = (\tL|Control|WideOr2~4_combout\ & (!\tL|Control|WideOr3~combout\ & ((\tL|Data|RegFile|rd_data1\(13))))) # (!\tL|Control|WideOr2~4_combout\ & (((\tL|Data|RegBMux|output[13]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr3~combout\,
	datab => \tL|Data|RegBMux|output[13]~46_combout\,
	datac => \tL|Control|WideOr2~4_combout\,
	datad => \tL|Data|RegFile|rd_data1\(13),
	combout => \tL|Data|RegBMux|output[13]~47_combout\);

-- Location: LCCOMB_X35_Y15_N12
\tL|Data|ALU|ShiftLeft0~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~44_combout\ = (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegBMux|output[13]~47_combout\)) # (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegBMux|output[15]~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[13]~47_combout\,
	datab => \tL|Data|RegBMux|output[15]~41_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(6),
	datad => \tL|Data|InstReg|out15_to_0\(7),
	combout => \tL|Data|ALU|ShiftLeft0~44_combout\);

-- Location: LCCOMB_X35_Y15_N0
\tL|Data|ALU|ShiftLeft0~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~46_combout\ = (\tL|Data|ALU|ShiftLeft0~44_combout\) # ((\tL|Data|InstReg|out15_to_0\(6) & \tL|Data|ALU|ShiftLeft0~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~44_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(6),
	datad => \tL|Data|ALU|ShiftLeft0~45_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~46_combout\);

-- Location: LCCOMB_X35_Y8_N4
\tL|Data|ALU|ShiftLeft0~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~47_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftLeft0~11_combout\)) # (!\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftLeft0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|ALU|ShiftLeft0~11_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~46_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~47_combout\);

-- Location: LCCOMB_X36_Y9_N8
\tL|Data|ALU|ShiftRight1~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~21_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|ALU|ShiftRight0~7_combout\))) # (!\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|ALU|ShiftRight1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|ALU|ShiftRight1~20_combout\,
	datad => \tL|Data|ALU|ShiftRight0~7_combout\,
	combout => \tL|Data|ALU|ShiftRight1~21_combout\);

-- Location: LCCOMB_X37_Y9_N2
\tL|Data|ALU|ShiftRight1~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~36_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftRight1~26_combout\)) # (!\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftRight1~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight1~26_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|ALU|ShiftRight1~21_combout\,
	combout => \tL|Data|ALU|ShiftRight1~36_combout\);

-- Location: LCCOMB_X34_Y11_N2
\tL|Data|ALU|ShiftRight0~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~40_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|ALU|ShiftRight1~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegBMux|output[18]~48_combout\,
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|ALU|ShiftRight1~36_combout\,
	combout => \tL|Data|ALU|ShiftRight0~40_combout\);

-- Location: LCCOMB_X34_Y11_N4
\tL|Data|ALU|ShiftRight0~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~41_combout\ = (\tL|Data|InstReg|out15_to_0\(9) & (!\tL|Data|ALU|ShiftLeft0~26_combout\ & ((\tL|Data|RegBMux|output[31]~51_combout\)))) # (!\tL|Data|InstReg|out15_to_0\(9) & (((\tL|Data|ALU|ShiftRight0~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~26_combout\,
	datab => \tL|Data|ALU|ShiftRight0~40_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(9),
	datad => \tL|Data|RegBMux|output[31]~51_combout\,
	combout => \tL|Data|ALU|ShiftRight0~41_combout\);

-- Location: LCCOMB_X35_Y8_N18
\tL|Data|ALU|ShiftLeft0~113\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~113_combout\ = (!\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftLeft0~15_combout\))) # (!\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftLeft0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datab => \tL|Data|ALU|ShiftLeft0~8_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|ALU|ShiftLeft0~15_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~113_combout\);

-- Location: LCCOMB_X35_Y8_N16
\tL|Data|ALU|Mux8~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux8~7_combout\ = (\tL|Data|ALU|Mux14~5_combout\ & (((\tL|Data|ALU|ShiftLeft0~113_combout\) # (!\tL|Data|ALU|Mux14~4_combout\)))) # (!\tL|Data|ALU|Mux14~5_combout\ & (\tL|Data|ALU|ShiftRight0~41_combout\ & (\tL|Data|ALU|Mux14~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux14~5_combout\,
	datab => \tL|Data|ALU|ShiftRight0~41_combout\,
	datac => \tL|Data|ALU|Mux14~4_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~113_combout\,
	combout => \tL|Data|ALU|Mux8~7_combout\);

-- Location: LCCOMB_X35_Y8_N6
\tL|Data|ALU|Mux8~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux8~8_combout\ = (\tL|Data|ALU|Mux14~3_combout\ & (((\tL|Data|ALU|Mux8~7_combout\)))) # (!\tL|Data|ALU|Mux14~3_combout\ & ((\tL|Data|ALU|Mux8~7_combout\ & ((\tL|Data|ALU|ShiftLeft0~47_combout\))) # (!\tL|Data|ALU|Mux8~7_combout\ & 
-- (\tL|Data|ALU|ShiftLeft0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~54_combout\,
	datab => \tL|Data|ALU|ShiftLeft0~47_combout\,
	datac => \tL|Data|ALU|Mux14~3_combout\,
	datad => \tL|Data|ALU|Mux8~7_combout\,
	combout => \tL|Data|ALU|Mux8~8_combout\);

-- Location: LCCOMB_X45_Y15_N14
\tL|Data|ALU|Equal0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~7_combout\ = \tL|Data|RegAMux|output[23]~22_combout\ $ (((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|RegFile|rd_data1\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[18]~48_combout\,
	datab => \tL|Data|RegBMux|Equal2~2_combout\,
	datac => \tL|Data|RegFile|rd_data1\(23),
	datad => \tL|Data|RegAMux|output[23]~22_combout\,
	combout => \tL|Data|ALU|Equal0~7_combout\);

-- Location: LCCOMB_X45_Y15_N8
\tL|Data|ALU|SIG_Result_Low~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~22_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegAMux|output[23]~22_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|RegFile|rd_data1\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[18]~48_combout\,
	datab => \tL|Data|RegBMux|Equal2~2_combout\,
	datac => \tL|Data|RegFile|rd_data1\(23),
	datad => \tL|Data|RegAMux|output[23]~22_combout\,
	combout => \tL|Data|ALU|SIG_Result_Low~22_combout\);

-- Location: LCCOMB_X37_Y9_N16
\tL|Data|ALU|ShiftRight1~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~34_combout\ = (!\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftRight1~26_combout\)) # (!\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftRight1~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight1~26_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|InstReg|out15_to_0\(9),
	datad => \tL|Data|ALU|ShiftRight1~21_combout\,
	combout => \tL|Data|ALU|ShiftRight1~34_combout\);

-- Location: LCCOMB_X41_Y12_N22
\tL|Data|ALU|ShiftRight1~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~35_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & ((\tL|Data|ALU|ShiftRight1~34_combout\) # (\tL|Data|ALU|ShiftRight1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight1~34_combout\,
	datab => \tL|Data|RegBMux|Equal2~2_combout\,
	datac => \tL|Data|ALU|ShiftRight1~31_combout\,
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|ALU|ShiftRight1~35_combout\);

-- Location: LCCOMB_X45_Y15_N10
\tL|Data|ALU|Mux8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux8~0_combout\ = (\tL|Data|ALU|Mux21~4_combout\ & ((\tL|Data|ALU|SIG_Result_Low~22_combout\) # ((\tL|Data|ALU|Mux14~0_combout\)))) # (!\tL|Data|ALU|Mux21~4_combout\ & (((!\tL|Data|ALU|Mux14~0_combout\ & 
-- \tL|Data|ALU|ShiftRight1~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~4_combout\,
	datab => \tL|Data|ALU|SIG_Result_Low~22_combout\,
	datac => \tL|Data|ALU|Mux14~0_combout\,
	datad => \tL|Data|ALU|ShiftRight1~35_combout\,
	combout => \tL|Data|ALU|Mux8~0_combout\);

-- Location: LCCOMB_X45_Y15_N28
\tL|Data|ALU|Mux8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux8~1_combout\ = (\tL|Data|ALU|Mux14~0_combout\ & ((\tL|Data|ALU|Mux8~0_combout\ & ((\tL|Data|ALU|Equal0~7_combout\))) # (!\tL|Data|ALU|Mux8~0_combout\ & (\tL|Data|RegBMux|output[31]~51_combout\)))) # (!\tL|Data|ALU|Mux14~0_combout\ & 
-- (((\tL|Data|ALU|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[31]~51_combout\,
	datab => \tL|Data|ALU|Equal0~7_combout\,
	datac => \tL|Data|ALU|Mux14~0_combout\,
	datad => \tL|Data|ALU|Mux8~0_combout\,
	combout => \tL|Data|ALU|Mux8~1_combout\);

-- Location: LCCOMB_X44_Y15_N16
\tL|Data|ALU|Add0~200\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~200_combout\ = (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(23))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output\(23),
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Control|WideOr8~combout\,
	datad => \tL|Data|RegFile|rd_data0\(23),
	combout => \tL|Data|ALU|Add0~200_combout\);

-- Location: LCCOMB_X45_Y15_N16
\tL|Data|ALU|Add0~199\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~199_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\ & ((!\tL|Data|RegAMux|output[23]~22_combout\))) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (\tL|Data|RegBMux|output[23]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|RegBMux|output[23]~59_combout\,
	datad => \tL|Data|RegAMux|output[23]~22_combout\,
	combout => \tL|Data|ALU|Add0~199_combout\);

-- Location: LCCOMB_X45_Y15_N18
\tL|Data|ALU|Mux8~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux8~4_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & (((\tL|Data|ALU|Mux21~12_combout\) # (\tL|Data|ALU|Add0~199_combout\)))) # (!\tL|Data|ALU|Mux21~13_combout\ & (\tL|Data|ALU|Add0~200_combout\ & (!\tL|Data|ALU|Mux21~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~200_combout\,
	datab => \tL|Data|ALU|Mux21~13_combout\,
	datac => \tL|Data|ALU|Mux21~12_combout\,
	datad => \tL|Data|ALU|Add0~199_combout\,
	combout => \tL|Data|ALU|Mux8~4_combout\);

-- Location: LCCOMB_X45_Y15_N2
\tL|Data|ALU|SIG_Result_Low~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~23_combout\ = (\tL|Data|RegAMux|output[23]~22_combout\ & ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|RegFile|rd_data1\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[18]~48_combout\,
	datab => \tL|Data|RegBMux|Equal2~2_combout\,
	datac => \tL|Data|RegFile|rd_data1\(23),
	datad => \tL|Data|RegAMux|output[23]~22_combout\,
	combout => \tL|Data|ALU|SIG_Result_Low~23_combout\);

-- Location: LCCOMB_X45_Y15_N4
\tL|Data|ALU|Mux8~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux8~2_combout\ = (\tL|Data|ALU|Mux21~10_combout\ & ((\tL|Data|ALU|Mux21~11_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|op_1~10_combout\))) # (!\tL|Data|ALU|Mux21~11_combout\ & (!\tL|Data|RegBMux|output[23]~59_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~10_combout\ & (((!\tL|Data|ALU|Mux21~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[23]~59_combout\,
	datab => \tL|Data|ALU|Mux21~10_combout\,
	datac => \tL|Data|ALU|Mult0|auto_generated|op_1~10_combout\,
	datad => \tL|Data|ALU|Mux21~11_combout\,
	combout => \tL|Data|ALU|Mux8~2_combout\);

-- Location: LCCOMB_X45_Y15_N6
\tL|Data|ALU|Mux8~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux8~3_combout\ = (\tL|Data|ALU|Mux21~9_combout\ & ((\tL|Data|ALU|Mux8~2_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~10_combout\))) # (!\tL|Data|ALU|Mux8~2_combout\ & (\tL|Data|ALU|SIG_Result_Low~23_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~9_combout\ & (((\tL|Data|ALU|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~9_combout\,
	datab => \tL|Data|ALU|SIG_Result_Low~23_combout\,
	datac => \tL|Data|ALU|Mux8~2_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|op_1~10_combout\,
	combout => \tL|Data|ALU|Mux8~3_combout\);

-- Location: LCCOMB_X45_Y15_N20
\tL|Data|ALU|Mux8~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux8~5_combout\ = (\tL|Data|ALU|Mux8~4_combout\ & ((\tL|Data|ALU|Add0~135_combout\) # ((!\tL|Data|ALU|Mux21~12_combout\)))) # (!\tL|Data|ALU|Mux8~4_combout\ & (((\tL|Data|ALU|Mux21~12_combout\ & \tL|Data|ALU|Mux8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~135_combout\,
	datab => \tL|Data|ALU|Mux8~4_combout\,
	datac => \tL|Data|ALU|Mux21~12_combout\,
	datad => \tL|Data|ALU|Mux8~3_combout\,
	combout => \tL|Data|ALU|Mux8~5_combout\);

-- Location: LCCOMB_X45_Y15_N22
\tL|Data|ALU|Mux8~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux8~6_combout\ = (\tL|Data|ALUCtrl|Mux14~2_combout\ & (\tL|Data|ALU|Mux8~1_combout\ & (\tL|Data|ALU|Mux14~2_combout\))) # (!\tL|Data|ALUCtrl|Mux14~2_combout\ & ((\tL|Data|ALU|Mux8~5_combout\) # ((\tL|Data|ALU|Mux8~1_combout\ & 
-- \tL|Data|ALU|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux14~2_combout\,
	datab => \tL|Data|ALU|Mux8~1_combout\,
	datac => \tL|Data|ALU|Mux14~2_combout\,
	datad => \tL|Data|ALU|Mux8~5_combout\,
	combout => \tL|Data|ALU|Mux8~6_combout\);

-- Location: LCCOMB_X45_Y16_N20
\tL|Data|RegFile|regs[31][23]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][23]~20_combout\ = (\tL|Data|ALU|Mux14~1_combout\ & (\tL|Data|ALU|Mux8~8_combout\)) # (!\tL|Data|ALU|Mux14~1_combout\ & ((\tL|Data|ALU|Mux8~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux14~1_combout\,
	datab => \tL|Data|ALU|Mux8~8_combout\,
	datad => \tL|Data|ALU|Mux8~6_combout\,
	combout => \tL|Data|RegFile|regs[31][23]~20_combout\);

-- Location: LCCOMB_X47_Y16_N14
\tL|Data|RegLow|output[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegLow|output[23]~feeder_combout\ = \tL|Data|RegFile|regs[31][23]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][23]~20_combout\,
	combout => \tL|Data|RegLow|output[23]~feeder_combout\);

-- Location: FF_X47_Y16_N15
\tL|Data|RegLow|output[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegLow|output[23]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(23));

-- Location: LCCOMB_X45_Y11_N28
\tL|Data|ALU|Mux41~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux41~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~74_combout\))) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- (\tL|Data|ALU|Mult0|auto_generated|op_1~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output[19]~1_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Mult0|auto_generated|op_1~74_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|op_1~74_combout\,
	combout => \tL|Data|ALU|Mux41~0_combout\);

-- Location: FF_X45_Y11_N29
\tL|Data|RegHigh|output[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux41~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(23));

-- Location: LCCOMB_X45_Y16_N18
\tL|Data|MemtoRegMux|output[23]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[23]~45_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & (\tL|Data|ALUMux|Equal1~0_combout\)) # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|ALUMux|Equal1~0_combout\ & (\tL|Data|RegHigh|output\(23))) # 
-- (!\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|RegFile|regs[31][23]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datab => \tL|Data|ALUMux|Equal1~0_combout\,
	datac => \tL|Data|RegHigh|output\(23),
	datad => \tL|Data|RegFile|regs[31][23]~20_combout\,
	combout => \tL|Data|MemtoRegMux|output[23]~45_combout\);

-- Location: LCCOMB_X45_Y16_N8
\tL|Data|MemtoRegMux|output[23]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[23]~46_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|MemtoRegMux|output[23]~45_combout\ & ((\tL|Data|RegLow|output\(23)))) # (!\tL|Data|MemtoRegMux|output[23]~45_combout\ & 
-- (\tL|Data|MemDataReg|output\(23))))) # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & (((\tL|Data|MemtoRegMux|output[23]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemDataReg|output\(23),
	datab => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datac => \tL|Data|RegLow|output\(23),
	datad => \tL|Data|MemtoRegMux|output[23]~45_combout\,
	combout => \tL|Data|MemtoRegMux|output[23]~46_combout\);

-- Location: FF_X38_Y19_N7
\tL|Data|RegFile|regs[29][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[23]~46_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][23]~q\);

-- Location: LCCOMB_X41_Y21_N8
\tL|Data|RegFile|Mux40~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux40~4_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[25][23]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[17][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[17][23]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[25][23]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux40~4_combout\);

-- Location: LCCOMB_X38_Y19_N0
\tL|Data|RegFile|Mux40~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux40~5_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|Mux40~4_combout\ & (\tL|Data|RegFile|regs[29][23]~q\)) # (!\tL|Data|RegFile|Mux40~4_combout\ & ((\tL|Data|RegFile|regs[21][23]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|Mux40~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[29][23]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[21][23]~q\,
	datad => \tL|Data|RegFile|Mux40~4_combout\,
	combout => \tL|Data|RegFile|Mux40~5_combout\);

-- Location: LCCOMB_X43_Y24_N24
\tL|Data|RegFile|Mux40~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux40~8_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[24][23]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[16][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[16][23]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[24][23]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux40~8_combout\);

-- Location: LCCOMB_X43_Y20_N4
\tL|Data|RegFile|Mux40~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux40~9_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|Mux40~8_combout\ & (\tL|Data|RegFile|regs[28][23]~q\)) # (!\tL|Data|RegFile|Mux40~8_combout\ & ((\tL|Data|RegFile|regs[20][23]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|Mux40~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|regs[28][23]~q\,
	datac => \tL|Data|RegFile|regs[20][23]~q\,
	datad => \tL|Data|RegFile|Mux40~8_combout\,
	combout => \tL|Data|RegFile|Mux40~9_combout\);

-- Location: LCCOMB_X44_Y24_N8
\tL|Data|RegFile|Mux40~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux40~6_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3)) # ((\tL|Data|RegFile|regs[22][23]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(2) & (!\tL|Data|InstReg|out20_to_16\(3) & 
-- ((\tL|Data|RegFile|regs[18][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[22][23]~q\,
	datad => \tL|Data|RegFile|regs[18][23]~q\,
	combout => \tL|Data|RegFile|Mux40~6_combout\);

-- Location: LCCOMB_X45_Y24_N24
\tL|Data|RegFile|Mux40~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux40~7_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|Mux40~6_combout\ & (\tL|Data|RegFile|regs[30][23]~q\)) # (!\tL|Data|RegFile|Mux40~6_combout\ & ((\tL|Data|RegFile|regs[26][23]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|Mux40~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[30][23]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[26][23]~q\,
	datad => \tL|Data|RegFile|Mux40~6_combout\,
	combout => \tL|Data|RegFile|Mux40~7_combout\);

-- Location: LCCOMB_X49_Y20_N28
\tL|Data|RegFile|Mux40~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux40~10_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|InstReg|out20_to_16\(1))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux40~7_combout\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|Mux40~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|Mux40~9_combout\,
	datad => \tL|Data|RegFile|Mux40~7_combout\,
	combout => \tL|Data|RegFile|Mux40~10_combout\);

-- Location: LCCOMB_X45_Y21_N22
\tL|Data|RegFile|Mux40~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux40~11_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|regs[23][23]~q\) # (\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[19][23]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|regs[19][23]~q\,
	datac => \tL|Data|RegFile|regs[23][23]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux40~11_combout\);

-- Location: LCCOMB_X46_Y21_N20
\tL|Data|RegFile|Mux40~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux40~12_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|Mux40~11_combout\ & ((\tL|Data|RegFile|regs[31][23]~q\))) # (!\tL|Data|RegFile|Mux40~11_combout\ & (\tL|Data|RegFile|regs[27][23]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|Mux40~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[27][23]~q\,
	datab => \tL|Data|RegFile|regs[31][23]~q\,
	datac => \tL|Data|InstReg|out20_to_16\(3),
	datad => \tL|Data|RegFile|Mux40~11_combout\,
	combout => \tL|Data|RegFile|Mux40~12_combout\);

-- Location: LCCOMB_X49_Y19_N28
\tL|Data|RegFile|Mux40~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux40~13_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux40~10_combout\ & ((\tL|Data|RegFile|Mux40~12_combout\))) # (!\tL|Data|RegFile|Mux40~10_combout\ & (\tL|Data|RegFile|Mux40~5_combout\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|Mux40~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|Mux40~5_combout\,
	datac => \tL|Data|RegFile|Mux40~10_combout\,
	datad => \tL|Data|RegFile|Mux40~12_combout\,
	combout => \tL|Data|RegFile|Mux40~13_combout\);

-- Location: LCCOMB_X46_Y20_N28
\tL|Data|RegFile|Mux40~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux40~14_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|InstReg|out20_to_16\(1))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[6][23]~q\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|regs[4][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[6][23]~q\,
	datad => \tL|Data|RegFile|regs[4][23]~q\,
	combout => \tL|Data|RegFile|Mux40~14_combout\);

-- Location: LCCOMB_X46_Y20_N2
\tL|Data|RegFile|Mux40~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux40~15_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux40~14_combout\ & (\tL|Data|RegFile|regs[7][23]~q\)) # (!\tL|Data|RegFile|Mux40~14_combout\ & ((\tL|Data|RegFile|regs[5][23]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|Mux40~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[7][23]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[5][23]~q\,
	datad => \tL|Data|RegFile|Mux40~14_combout\,
	combout => \tL|Data|RegFile|Mux40~15_combout\);

-- Location: LCCOMB_X47_Y18_N6
\tL|Data|RegFile|Mux40~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux40~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~6_combout\ & (((\tL|Data|RegFile|rd_data1[17]~2_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & ((\tL|Data|RegFile|rd_data1[17]~2_combout\ & 
-- ((\tL|Data|RegFile|Mux40~15_combout\))) # (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & (\tL|Data|RegFile|regs[1][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	datab => \tL|Data|RegFile|regs[1][23]~q\,
	datac => \tL|Data|RegFile|Mux40~15_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	combout => \tL|Data|RegFile|Mux40~16_combout\);

-- Location: LCCOMB_X47_Y18_N22
\tL|Data|RegFile|Mux40~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux40~17_combout\ = (\tL|Data|RegFile|Mux40~16_combout\ & ((\tL|Data|RegFile|regs[3][23]~q\) # ((!\tL|Data|RegFile|rd_data1[17]~6_combout\)))) # (!\tL|Data|RegFile|Mux40~16_combout\ & (((\tL|Data|RegFile|regs[2][23]~q\ & 
-- \tL|Data|RegFile|rd_data1[17]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux40~16_combout\,
	datab => \tL|Data|RegFile|regs[3][23]~q\,
	datac => \tL|Data|RegFile|regs[2][23]~q\,
	datad => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	combout => \tL|Data|RegFile|Mux40~17_combout\);

-- Location: LCCOMB_X47_Y18_N8
\tL|Data|RegFile|Mux40~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux40~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~5_combout\ & ((\tL|Data|RegFile|Mux40~13_combout\) # ((\tL|Data|RegFile|rd_data1[17]~4_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~5_combout\ & (((\tL|Data|RegFile|Mux40~17_combout\ & 
-- !\tL|Data|RegFile|rd_data1[17]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux40~13_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datac => \tL|Data|RegFile|Mux40~17_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	combout => \tL|Data|RegFile|Mux40~18_combout\);

-- Location: LCCOMB_X44_Y19_N26
\tL|Data|RegFile|Mux40~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux40~19_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0)) # ((\tL|Data|RegFile|regs[14][23]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(1) & (!\tL|Data|InstReg|out20_to_16\(0) & 
-- ((\tL|Data|RegFile|regs[12][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[14][23]~q\,
	datad => \tL|Data|RegFile|regs[12][23]~q\,
	combout => \tL|Data|RegFile|Mux40~19_combout\);

-- Location: LCCOMB_X45_Y17_N0
\tL|Data|RegFile|Mux40~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux40~20_combout\ = (\tL|Data|RegFile|Mux40~19_combout\ & (((\tL|Data|RegFile|regs[15][23]~q\) # (!\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|RegFile|Mux40~19_combout\ & (\tL|Data|RegFile|regs[13][23]~q\ & 
-- (\tL|Data|InstReg|out20_to_16\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux40~19_combout\,
	datab => \tL|Data|RegFile|regs[13][23]~q\,
	datac => \tL|Data|InstReg|out20_to_16\(0),
	datad => \tL|Data|RegFile|regs[15][23]~q\,
	combout => \tL|Data|RegFile|Mux40~20_combout\);

-- Location: LCCOMB_X44_Y18_N6
\tL|Data|RegFile|Mux40~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux40~2_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|regs[9][23]~q\) # (\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[8][23]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[8][23]~q\,
	datac => \tL|Data|RegFile|regs[9][23]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux40~2_combout\);

-- Location: LCCOMB_X43_Y18_N2
\tL|Data|RegFile|Mux40~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux40~3_combout\ = (\tL|Data|RegFile|Mux40~2_combout\ & (((\tL|Data|RegFile|regs[11][23]~q\)) # (!\tL|Data|InstReg|out20_to_16\(1)))) # (!\tL|Data|RegFile|Mux40~2_combout\ & (\tL|Data|InstReg|out20_to_16\(1) & 
-- (\tL|Data|RegFile|regs[10][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux40~2_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[10][23]~q\,
	datad => \tL|Data|RegFile|regs[11][23]~q\,
	combout => \tL|Data|RegFile|Mux40~3_combout\);

-- Location: LCCOMB_X45_Y18_N16
\tL|Data|RegFile|Mux40~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux40~21_combout\ = (\tL|Data|RegFile|Mux40~18_combout\ & ((\tL|Data|RegFile|Mux40~20_combout\) # ((!\tL|Data|RegFile|rd_data1[17]~4_combout\)))) # (!\tL|Data|RegFile|Mux40~18_combout\ & (((\tL|Data|RegFile|rd_data1[17]~4_combout\ & 
-- \tL|Data|RegFile|Mux40~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux40~18_combout\,
	datab => \tL|Data|RegFile|Mux40~20_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datad => \tL|Data|RegFile|Mux40~3_combout\,
	combout => \tL|Data|RegFile|Mux40~21_combout\);

-- Location: LCCOMB_X41_Y12_N26
\tL|Data|RegFile|Mux40~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux40~22_combout\ = (\tL|Data|RegFile|Mux40~21_combout\ & ((\tL|Data|RegFile|rd_data1[17]~3_combout\) # ((\tL|Data|InstReg|out20_to_16\(2)) # (\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|Mux40~21_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux40~22_combout\);

-- Location: FF_X41_Y12_N27
\tL|Data|RegFile|rd_data1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux40~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(23));

-- Location: FF_X34_Y16_N27
\tL|Data|RegB|output[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|RegFile|rd_data1\(23),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(23));

-- Location: LCCOMB_X36_Y16_N10
\tL|Data|Mem|dataOut[22]~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[22]~61_combout\ = (\tL|Data|Mem|SIG_outPort_en~0_combout\ & \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	datad => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(22),
	combout => \tL|Data|Mem|dataOut[22]~61_combout\);

-- Location: LCCOMB_X40_Y16_N26
\tL|Data|Mem|dataOut[22]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[22]~62_combout\ = (\tL|Data|Mem|dataOut[22]~61_combout\ & ((\tL|Data|Mem|process_0~2_combout\) # ((\tL|Data|Mem|process_0~5_combout\) # (\tL|Data|Mem|process_0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|process_0~2_combout\,
	datab => \tL|Data|Mem|dataOut[22]~61_combout\,
	datac => \tL|Data|Mem|process_0~5_combout\,
	datad => \tL|Data|Mem|process_0~10_combout\,
	combout => \tL|Data|Mem|dataOut[22]~62_combout\);

-- Location: FF_X40_Y16_N17
\tL|Data|InstReg|out25_to_21[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|Mem|dataOut[22]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out25_to_21\(1));

-- Location: FF_X43_Y18_N15
\tL|Data|RegFile|regs[10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][21]~q\);

-- Location: FF_X41_Y18_N27
\tL|Data|RegFile|regs[9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][21]~q\);

-- Location: FF_X41_Y18_N9
\tL|Data|RegFile|regs[8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][21]~q\);

-- Location: LCCOMB_X41_Y18_N8
\tL|Data|RegFile|Mux10~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux10~2_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[9][21]~q\) # ((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|regs[8][21]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[9][21]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[8][21]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux10~2_combout\);

-- Location: LCCOMB_X42_Y18_N14
\tL|Data|RegFile|Mux10~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux10~3_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux10~2_combout\ & ((\tL|Data|RegFile|regs[11][21]~q\))) # (!\tL|Data|RegFile|Mux10~2_combout\ & (\tL|Data|RegFile|regs[10][21]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|regs[10][21]~q\,
	datac => \tL|Data|RegFile|regs[11][21]~q\,
	datad => \tL|Data|RegFile|Mux10~2_combout\,
	combout => \tL|Data|RegFile|Mux10~3_combout\);

-- Location: FF_X38_Y16_N15
\tL|Data|RegFile|regs[15][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][21]~q\);

-- Location: FF_X44_Y19_N15
\tL|Data|RegFile|regs[14][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][21]~q\);

-- Location: FF_X44_Y19_N1
\tL|Data|RegFile|regs[12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][21]~q\);

-- Location: LCCOMB_X44_Y19_N0
\tL|Data|RegFile|Mux10~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux10~19_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|regs[14][21]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[12][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|regs[14][21]~q\,
	datac => \tL|Data|RegFile|regs[12][21]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux10~19_combout\);

-- Location: FF_X42_Y18_N9
\tL|Data|RegFile|regs[13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][21]~q\);

-- Location: LCCOMB_X42_Y18_N8
\tL|Data|RegFile|Mux10~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux10~20_combout\ = (\tL|Data|RegFile|Mux10~19_combout\ & ((\tL|Data|RegFile|regs[15][21]~q\) # ((!\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|RegFile|Mux10~19_combout\ & (((\tL|Data|RegFile|regs[13][21]~q\ & 
-- \tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[15][21]~q\,
	datab => \tL|Data|RegFile|Mux10~19_combout\,
	datac => \tL|Data|RegFile|regs[13][21]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux10~20_combout\);

-- Location: FF_X49_Y19_N31
\tL|Data|RegFile|regs[5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][21]~q\);

-- Location: FF_X49_Y19_N21
\tL|Data|RegFile|regs[7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][21]~q\);

-- Location: FF_X40_Y18_N19
\tL|Data|RegFile|regs[4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][21]~q\);

-- Location: FF_X49_Y18_N19
\tL|Data|RegFile|regs[6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][21]~q\);

-- Location: LCCOMB_X40_Y18_N18
\tL|Data|RegFile|Mux10~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux10~14_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0)) # ((\tL|Data|RegFile|regs[6][21]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(1) & (!\tL|Data|InstReg|out25_to_21\(0) & 
-- (\tL|Data|RegFile|regs[4][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[4][21]~q\,
	datad => \tL|Data|RegFile|regs[6][21]~q\,
	combout => \tL|Data|RegFile|Mux10~14_combout\);

-- Location: LCCOMB_X49_Y19_N20
\tL|Data|RegFile|Mux10~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux10~15_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux10~14_combout\ & ((\tL|Data|RegFile|regs[7][21]~q\))) # (!\tL|Data|RegFile|Mux10~14_combout\ & (\tL|Data|RegFile|regs[5][21]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[5][21]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[7][21]~q\,
	datad => \tL|Data|RegFile|Mux10~14_combout\,
	combout => \tL|Data|RegFile|Mux10~15_combout\);

-- Location: FF_X46_Y19_N17
\tL|Data|RegFile|regs[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][21]~q\);

-- Location: LCCOMB_X46_Y19_N16
\tL|Data|RegFile|Mux10~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux10~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|Mux10~15_combout\) # ((\tL|Data|RegFile|rd_data0[8]~5_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & (((\tL|Data|RegFile|regs[1][21]~q\ & 
-- !\tL|Data|RegFile|rd_data0[8]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux10~15_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	datac => \tL|Data|RegFile|regs[1][21]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	combout => \tL|Data|RegFile|Mux10~16_combout\);

-- Location: FF_X45_Y19_N23
\tL|Data|RegFile|regs[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][21]~q\);

-- Location: FF_X45_Y19_N13
\tL|Data|RegFile|regs[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][21]~q\);

-- Location: LCCOMB_X45_Y19_N22
\tL|Data|RegFile|Mux10~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux10~17_combout\ = (\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|Mux10~16_combout\ & (\tL|Data|RegFile|regs[3][21]~q\)) # (!\tL|Data|RegFile|Mux10~16_combout\ & ((\tL|Data|RegFile|regs[2][21]~q\))))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & (\tL|Data|RegFile|Mux10~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datab => \tL|Data|RegFile|Mux10~16_combout\,
	datac => \tL|Data|RegFile|regs[3][21]~q\,
	datad => \tL|Data|RegFile|regs[2][21]~q\,
	combout => \tL|Data|RegFile|Mux10~17_combout\);

-- Location: FF_X43_Y21_N13
\tL|Data|RegFile|regs[21][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][21]~q\);

-- Location: FF_X41_Y21_N21
\tL|Data|RegFile|regs[25][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][21]~q\);

-- Location: FF_X41_Y21_N15
\tL|Data|RegFile|regs[17][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][21]~q\);

-- Location: LCCOMB_X41_Y21_N14
\tL|Data|RegFile|Mux10~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux10~4_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[25][21]~q\) # ((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|regs[17][21]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[25][21]~q\,
	datac => \tL|Data|RegFile|regs[17][21]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux10~4_combout\);

-- Location: FF_X43_Y21_N3
\tL|Data|RegFile|regs[29][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][21]~q\);

-- Location: LCCOMB_X43_Y21_N2
\tL|Data|RegFile|Mux10~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux10~5_combout\ = (\tL|Data|RegFile|Mux10~4_combout\ & (((\tL|Data|RegFile|regs[29][21]~q\) # (!\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|RegFile|Mux10~4_combout\ & (\tL|Data|RegFile|regs[21][21]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[21][21]~q\,
	datab => \tL|Data|RegFile|Mux10~4_combout\,
	datac => \tL|Data|RegFile|regs[29][21]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux10~5_combout\);

-- Location: LCCOMB_X41_Y17_N16
\tL|Data|RegFile|regs[31][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][21]~feeder_combout\ = \tL|Data|RegFile|regs[31][21]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][21]~18_combout\,
	combout => \tL|Data|RegFile|regs[31][21]~feeder_combout\);

-- Location: FF_X41_Y17_N17
\tL|Data|RegFile|regs[31][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][21]~feeder_combout\,
	asdata => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Control|ALT_INV_curr_state.jal_2~q\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][21]~q\);

-- Location: FF_X46_Y21_N11
\tL|Data|RegFile|regs[27][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][21]~q\);

-- Location: FF_X45_Y21_N15
\tL|Data|RegFile|regs[23][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][21]~q\);

-- Location: FF_X45_Y21_N29
\tL|Data|RegFile|regs[19][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][21]~q\);

-- Location: LCCOMB_X45_Y21_N28
\tL|Data|RegFile|Mux10~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux10~11_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[23][21]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[19][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[23][21]~q\,
	datac => \tL|Data|RegFile|regs[19][21]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux10~11_combout\);

-- Location: LCCOMB_X46_Y21_N10
\tL|Data|RegFile|Mux10~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux10~12_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|Mux10~11_combout\ & (\tL|Data|RegFile|regs[31][21]~q\)) # (!\tL|Data|RegFile|Mux10~11_combout\ & ((\tL|Data|RegFile|regs[27][21]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|Mux10~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[31][21]~q\,
	datac => \tL|Data|RegFile|regs[27][21]~q\,
	datad => \tL|Data|RegFile|Mux10~11_combout\,
	combout => \tL|Data|RegFile|Mux10~12_combout\);

-- Location: FF_X44_Y24_N27
\tL|Data|RegFile|regs[18][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][21]~q\);

-- Location: FF_X44_Y24_N17
\tL|Data|RegFile|regs[22][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][21]~q\);

-- Location: LCCOMB_X44_Y24_N26
\tL|Data|RegFile|Mux10~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux10~6_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3)) # ((\tL|Data|RegFile|regs[22][21]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(2) & (!\tL|Data|InstReg|out25_to_21\(3) & 
-- (\tL|Data|RegFile|regs[18][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[18][21]~q\,
	datad => \tL|Data|RegFile|regs[22][21]~q\,
	combout => \tL|Data|RegFile|Mux10~6_combout\);

-- Location: FF_X45_Y24_N15
\tL|Data|RegFile|regs[30][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][21]~q\);

-- Location: FF_X45_Y24_N29
\tL|Data|RegFile|regs[26][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][21]~q\);

-- Location: LCCOMB_X45_Y24_N14
\tL|Data|RegFile|Mux10~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux10~7_combout\ = (\tL|Data|RegFile|Mux10~6_combout\ & (((\tL|Data|RegFile|regs[30][21]~q\)) # (!\tL|Data|InstReg|out25_to_21\(3)))) # (!\tL|Data|RegFile|Mux10~6_combout\ & (\tL|Data|InstReg|out25_to_21\(3) & 
-- ((\tL|Data|RegFile|regs[26][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux10~6_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[30][21]~q\,
	datad => \tL|Data|RegFile|regs[26][21]~q\,
	combout => \tL|Data|RegFile|Mux10~7_combout\);

-- Location: FF_X43_Y24_N23
\tL|Data|RegFile|regs[16][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][21]~q\);

-- Location: FF_X43_Y24_N21
\tL|Data|RegFile|regs[24][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][21]~q\);

-- Location: LCCOMB_X43_Y24_N22
\tL|Data|RegFile|Mux10~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux10~8_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|InstReg|out25_to_21\(3))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[24][21]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[16][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[16][21]~q\,
	datad => \tL|Data|RegFile|regs[24][21]~q\,
	combout => \tL|Data|RegFile|Mux10~8_combout\);

-- Location: FF_X43_Y20_N15
\tL|Data|RegFile|regs[28][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][21]~q\);

-- Location: FF_X43_Y20_N13
\tL|Data|RegFile|regs[20][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][21]~q\);

-- Location: LCCOMB_X43_Y20_N14
\tL|Data|RegFile|Mux10~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux10~9_combout\ = (\tL|Data|RegFile|Mux10~8_combout\ & (((\tL|Data|RegFile|regs[28][21]~q\)) # (!\tL|Data|InstReg|out25_to_21\(2)))) # (!\tL|Data|RegFile|Mux10~8_combout\ & (\tL|Data|InstReg|out25_to_21\(2) & 
-- ((\tL|Data|RegFile|regs[20][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux10~8_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[28][21]~q\,
	datad => \tL|Data|RegFile|regs[20][21]~q\,
	combout => \tL|Data|RegFile|Mux10~9_combout\);

-- Location: LCCOMB_X41_Y20_N24
\tL|Data|RegFile|Mux10~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux10~10_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0)) # ((\tL|Data|RegFile|Mux10~7_combout\)))) # (!\tL|Data|InstReg|out25_to_21\(1) & (!\tL|Data|InstReg|out25_to_21\(0) & 
-- ((\tL|Data|RegFile|Mux10~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|Mux10~7_combout\,
	datad => \tL|Data|RegFile|Mux10~9_combout\,
	combout => \tL|Data|RegFile|Mux10~10_combout\);

-- Location: LCCOMB_X41_Y20_N30
\tL|Data|RegFile|Mux10~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux10~13_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux10~10_combout\ & ((\tL|Data|RegFile|Mux10~12_combout\))) # (!\tL|Data|RegFile|Mux10~10_combout\ & (\tL|Data|RegFile|Mux10~5_combout\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux10~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux10~5_combout\,
	datab => \tL|Data|RegFile|Mux10~12_combout\,
	datac => \tL|Data|InstReg|out25_to_21\(0),
	datad => \tL|Data|RegFile|Mux10~10_combout\,
	combout => \tL|Data|RegFile|Mux10~13_combout\);

-- Location: LCCOMB_X41_Y20_N20
\tL|Data|RegFile|Mux10~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux10~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~3_combout\ & (((\tL|Data|RegFile|rd_data0[8]~2_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & ((\tL|Data|RegFile|rd_data0[8]~2_combout\ & 
-- ((\tL|Data|RegFile|Mux10~13_combout\))) # (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & (\tL|Data|RegFile|Mux10~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux10~17_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datac => \tL|Data|RegFile|Mux10~13_combout\,
	datad => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	combout => \tL|Data|RegFile|Mux10~18_combout\);

-- Location: LCCOMB_X41_Y18_N30
\tL|Data|RegFile|Mux10~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux10~21_combout\ = (\tL|Data|RegFile|rd_data0[8]~3_combout\ & ((\tL|Data|RegFile|Mux10~18_combout\ & ((\tL|Data|RegFile|Mux10~20_combout\))) # (!\tL|Data|RegFile|Mux10~18_combout\ & (\tL|Data|RegFile|Mux10~3_combout\)))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & (((\tL|Data|RegFile|Mux10~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux10~3_combout\,
	datab => \tL|Data|RegFile|Mux10~20_combout\,
	datac => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datad => \tL|Data|RegFile|Mux10~18_combout\,
	combout => \tL|Data|RegFile|Mux10~21_combout\);

-- Location: LCCOMB_X39_Y13_N16
\tL|Data|RegFile|Mux10~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux10~22_combout\ = (\tL|Data|RegFile|Mux10~21_combout\ & ((\tL|Data|InstReg|out25_to_21\(0)) # ((\tL|Data|InstReg|out25_to_21\(2)) # (\tL|Data|RegFile|rd_data0[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|Mux10~21_combout\,
	datac => \tL|Data|InstReg|out25_to_21\(2),
	datad => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	combout => \tL|Data|RegFile|Mux10~22_combout\);

-- Location: FF_X39_Y13_N17
\tL|Data|RegFile|rd_data0[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux10~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(21));

-- Location: LCCOMB_X39_Y13_N14
\tL|Data|RegAMux|output[21]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[21]~24_combout\ = (\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(21)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegFile|rd_data0\(21),
	datac => \tL|Data|PCReg|output\(21),
	datad => \tL|Control|WideOr8~combout\,
	combout => \tL|Data|RegAMux|output[21]~24_combout\);

-- Location: LCCOMB_X46_Y15_N16
\tL|Data|ALU|Mux40~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux40~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~76_combout\))) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- (\tL|Data|ALU|Mult0|auto_generated|op_1~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output[19]~1_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Mult0|auto_generated|op_1~76_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|op_1~76_combout\,
	combout => \tL|Data|ALU|Mux40~0_combout\);

-- Location: FF_X46_Y15_N17
\tL|Data|RegHigh|output[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux40~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(24));

-- Location: LCCOMB_X47_Y16_N8
\tL|Data|RegLow|output[24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegLow|output[24]~feeder_combout\ = \tL|Data|ALU|Mux7~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|ALU|Mux7~10_combout\,
	combout => \tL|Data|RegLow|output[24]~feeder_combout\);

-- Location: FF_X47_Y16_N9
\tL|Data|RegLow|output[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegLow|output[24]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(24));

-- Location: FF_X46_Y16_N7
\tL|Data|MemDataReg|output[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[24]~58_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(24));

-- Location: LCCOMB_X45_Y16_N16
\tL|Data|MemtoRegMux|output[24]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[24]~41_combout\ = (\tL|Data|ALUMux|Equal1~0_combout\ & (((\tL|Data|MemtoRegMux|output[20]~0_combout\)))) # (!\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|MemtoRegMux|output[20]~0_combout\ & (\tL|Data|MemDataReg|output\(24))) 
-- # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|ALU|Mux7~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemDataReg|output\(24),
	datab => \tL|Data|ALUMux|Equal1~0_combout\,
	datac => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datad => \tL|Data|ALU|Mux7~10_combout\,
	combout => \tL|Data|MemtoRegMux|output[24]~41_combout\);

-- Location: LCCOMB_X45_Y16_N26
\tL|Data|MemtoRegMux|output[24]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[24]~42_combout\ = (\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|MemtoRegMux|output[24]~41_combout\ & ((\tL|Data|RegLow|output\(24)))) # (!\tL|Data|MemtoRegMux|output[24]~41_combout\ & (\tL|Data|RegHigh|output\(24))))) # 
-- (!\tL|Data|ALUMux|Equal1~0_combout\ & (((\tL|Data|MemtoRegMux|output[24]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUMux|Equal1~0_combout\,
	datab => \tL|Data|RegHigh|output\(24),
	datac => \tL|Data|RegLow|output\(24),
	datad => \tL|Data|MemtoRegMux|output[24]~41_combout\,
	combout => \tL|Data|MemtoRegMux|output[24]~42_combout\);

-- Location: FF_X43_Y20_N23
\tL|Data|RegFile|regs[28][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[24]~42_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][24]~q\);

-- Location: LCCOMB_X42_Y24_N16
\tL|Data|RegFile|Mux39~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux39~6_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|regs[24][24]~q\) # (\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[16][24]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[16][24]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[24][24]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux39~6_combout\);

-- Location: LCCOMB_X43_Y20_N20
\tL|Data|RegFile|Mux39~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux39~7_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|Mux39~6_combout\ & (\tL|Data|RegFile|regs[28][24]~q\)) # (!\tL|Data|RegFile|Mux39~6_combout\ & ((\tL|Data|RegFile|regs[20][24]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|Mux39~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|regs[28][24]~q\,
	datac => \tL|Data|RegFile|regs[20][24]~q\,
	datad => \tL|Data|RegFile|Mux39~6_combout\,
	combout => \tL|Data|RegFile|Mux39~7_combout\);

-- Location: LCCOMB_X41_Y21_N4
\tL|Data|RegFile|Mux39~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux39~4_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[25][24]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[17][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[17][24]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[25][24]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux39~4_combout\);

-- Location: LCCOMB_X40_Y21_N4
\tL|Data|RegFile|Mux39~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux39~5_combout\ = (\tL|Data|RegFile|Mux39~4_combout\ & ((\tL|Data|RegFile|regs[29][24]~q\) # ((!\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|RegFile|Mux39~4_combout\ & (((\tL|Data|RegFile|regs[21][24]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux39~4_combout\,
	datab => \tL|Data|RegFile|regs[29][24]~q\,
	datac => \tL|Data|RegFile|regs[21][24]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux39~5_combout\);

-- Location: LCCOMB_X42_Y22_N14
\tL|Data|RegFile|Mux39~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux39~8_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|InstReg|out20_to_16\(0))) # (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux39~5_combout\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|Mux39~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|Mux39~7_combout\,
	datad => \tL|Data|RegFile|Mux39~5_combout\,
	combout => \tL|Data|RegFile|Mux39~8_combout\);

-- Location: LCCOMB_X45_Y21_N6
\tL|Data|RegFile|Mux39~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux39~9_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3)) # ((\tL|Data|RegFile|regs[23][24]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(2) & (!\tL|Data|InstReg|out20_to_16\(3) & 
-- ((\tL|Data|RegFile|regs[19][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[23][24]~q\,
	datad => \tL|Data|RegFile|regs[19][24]~q\,
	combout => \tL|Data|RegFile|Mux39~9_combout\);

-- Location: LCCOMB_X43_Y22_N20
\tL|Data|RegFile|Mux39~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux39~10_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|Mux39~9_combout\ & ((\tL|Data|RegFile|regs[31][24]~q\))) # (!\tL|Data|RegFile|Mux39~9_combout\ & (\tL|Data|RegFile|regs[27][24]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|Mux39~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[27][24]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|Mux39~9_combout\,
	datad => \tL|Data|RegFile|regs[31][24]~q\,
	combout => \tL|Data|RegFile|Mux39~10_combout\);

-- Location: LCCOMB_X46_Y24_N28
\tL|Data|RegFile|Mux39~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux39~2_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|regs[22][24]~q\) # (\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[18][24]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[18][24]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[22][24]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux39~2_combout\);

-- Location: LCCOMB_X45_Y24_N22
\tL|Data|RegFile|Mux39~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux39~3_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|Mux39~2_combout\ & ((\tL|Data|RegFile|regs[30][24]~q\))) # (!\tL|Data|RegFile|Mux39~2_combout\ & (\tL|Data|RegFile|regs[26][24]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|Mux39~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|RegFile|regs[26][24]~q\,
	datac => \tL|Data|RegFile|regs[30][24]~q\,
	datad => \tL|Data|RegFile|Mux39~2_combout\,
	combout => \tL|Data|RegFile|Mux39~3_combout\);

-- Location: LCCOMB_X42_Y22_N28
\tL|Data|RegFile|Mux39~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux39~11_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux39~8_combout\ & (\tL|Data|RegFile|Mux39~10_combout\)) # (!\tL|Data|RegFile|Mux39~8_combout\ & ((\tL|Data|RegFile|Mux39~3_combout\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|Mux39~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|Mux39~8_combout\,
	datac => \tL|Data|RegFile|Mux39~10_combout\,
	datad => \tL|Data|RegFile|Mux39~3_combout\,
	combout => \tL|Data|RegFile|Mux39~11_combout\);

-- Location: LCCOMB_X43_Y19_N26
\tL|Data|RegFile|Mux39~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux39~19_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|regs[13][24]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[12][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[12][24]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[13][24]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux39~19_combout\);

-- Location: LCCOMB_X44_Y19_N4
\tL|Data|RegFile|Mux39~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux39~20_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux39~19_combout\ & (\tL|Data|RegFile|regs[15][24]~q\)) # (!\tL|Data|RegFile|Mux39~19_combout\ & ((\tL|Data|RegFile|regs[14][24]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|Mux39~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|regs[15][24]~q\,
	datac => \tL|Data|RegFile|Mux39~19_combout\,
	datad => \tL|Data|RegFile|regs[14][24]~q\,
	combout => \tL|Data|RegFile|Mux39~20_combout\);

-- Location: LCCOMB_X43_Y17_N12
\tL|Data|RegFile|Mux39~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux39~14_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|InstReg|out20_to_16\(0))) # (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[5][24]~q\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|regs[4][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[5][24]~q\,
	datad => \tL|Data|RegFile|regs[4][24]~q\,
	combout => \tL|Data|RegFile|Mux39~14_combout\);

-- Location: LCCOMB_X46_Y17_N30
\tL|Data|RegFile|Mux39~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux39~15_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux39~14_combout\ & (\tL|Data|RegFile|regs[7][24]~q\)) # (!\tL|Data|RegFile|Mux39~14_combout\ & ((\tL|Data|RegFile|regs[6][24]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|Mux39~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|regs[7][24]~q\,
	datac => \tL|Data|RegFile|regs[6][24]~q\,
	datad => \tL|Data|RegFile|Mux39~14_combout\,
	combout => \tL|Data|RegFile|Mux39~15_combout\);

-- Location: LCCOMB_X45_Y20_N30
\tL|Data|RegFile|Mux39~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux39~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~6_combout\ & (((\tL|Data|RegFile|regs[2][24]~q\) # (\tL|Data|RegFile|rd_data1[17]~2_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & (\tL|Data|RegFile|regs[1][24]~q\ & 
-- ((!\tL|Data|RegFile|rd_data1[17]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	datab => \tL|Data|RegFile|regs[1][24]~q\,
	datac => \tL|Data|RegFile|regs[2][24]~q\,
	datad => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	combout => \tL|Data|RegFile|Mux39~16_combout\);

-- Location: LCCOMB_X46_Y17_N16
\tL|Data|RegFile|Mux39~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux39~17_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & ((\tL|Data|RegFile|Mux39~16_combout\ & ((\tL|Data|RegFile|regs[3][24]~q\))) # (!\tL|Data|RegFile|Mux39~16_combout\ & (\tL|Data|RegFile|Mux39~15_combout\)))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & (((\tL|Data|RegFile|Mux39~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux39~15_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datac => \tL|Data|RegFile|regs[3][24]~q\,
	datad => \tL|Data|RegFile|Mux39~16_combout\,
	combout => \tL|Data|RegFile|Mux39~17_combout\);

-- Location: LCCOMB_X41_Y22_N8
\tL|Data|RegFile|Mux39~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux39~12_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|regs[10][24]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[8][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[8][24]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[10][24]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux39~12_combout\);

-- Location: LCCOMB_X45_Y22_N8
\tL|Data|RegFile|Mux39~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux39~13_combout\ = (\tL|Data|RegFile|Mux39~12_combout\ & ((\tL|Data|RegFile|regs[11][24]~q\) # ((!\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|RegFile|Mux39~12_combout\ & (((\tL|Data|RegFile|regs[9][24]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux39~12_combout\,
	datab => \tL|Data|RegFile|regs[11][24]~q\,
	datac => \tL|Data|RegFile|regs[9][24]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux39~13_combout\);

-- Location: LCCOMB_X42_Y21_N0
\tL|Data|RegFile|Mux39~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux39~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~5_combout\ & (\tL|Data|RegFile|rd_data1[17]~4_combout\)) # (!\tL|Data|RegFile|rd_data1[17]~5_combout\ & ((\tL|Data|RegFile|rd_data1[17]~4_combout\ & 
-- ((\tL|Data|RegFile|Mux39~13_combout\))) # (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & (\tL|Data|RegFile|Mux39~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datac => \tL|Data|RegFile|Mux39~17_combout\,
	datad => \tL|Data|RegFile|Mux39~13_combout\,
	combout => \tL|Data|RegFile|Mux39~18_combout\);

-- Location: LCCOMB_X42_Y21_N14
\tL|Data|RegFile|Mux39~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux39~21_combout\ = (\tL|Data|RegFile|rd_data1[17]~5_combout\ & ((\tL|Data|RegFile|Mux39~18_combout\ & ((\tL|Data|RegFile|Mux39~20_combout\))) # (!\tL|Data|RegFile|Mux39~18_combout\ & (\tL|Data|RegFile|Mux39~11_combout\)))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~5_combout\ & (((\tL|Data|RegFile|Mux39~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datab => \tL|Data|RegFile|Mux39~11_combout\,
	datac => \tL|Data|RegFile|Mux39~20_combout\,
	datad => \tL|Data|RegFile|Mux39~18_combout\,
	combout => \tL|Data|RegFile|Mux39~21_combout\);

-- Location: LCCOMB_X45_Y14_N14
\tL|Data|RegFile|Mux39~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux39~22_combout\ = (\tL|Data|RegFile|Mux39~21_combout\ & ((\tL|Data|InstReg|out20_to_16\(0)) # ((\tL|Data|RegFile|rd_data1[17]~3_combout\) # (\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	datac => \tL|Data|RegFile|Mux39~21_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux39~22_combout\);

-- Location: FF_X45_Y14_N15
\tL|Data|RegFile|rd_data1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux39~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(24));

-- Location: LCCOMB_X35_Y9_N26
\tL|Data|ALU|ShiftRight1~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~40_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(24))) # (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegFile|rd_data1\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(7),
	datac => \tL|Data|RegFile|rd_data1\(24),
	datad => \tL|Data|RegFile|rd_data1\(22),
	combout => \tL|Data|ALU|ShiftRight1~40_combout\);

-- Location: LCCOMB_X35_Y9_N2
\tL|Data|ALU|ShiftRight0~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~23_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(23))) # (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegFile|rd_data1\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(23),
	datab => \tL|Data|InstReg|out15_to_0\(7),
	datac => \tL|Data|RegFile|rd_data1\(21),
	combout => \tL|Data|ALU|ShiftRight0~23_combout\);

-- Location: LCCOMB_X35_Y9_N24
\tL|Data|ALU|ShiftRight0~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~48_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|ALU|ShiftRight1~40_combout\)) # (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|ALU|ShiftRight0~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|ALU|ShiftRight1~40_combout\,
	datad => \tL|Data|ALU|ShiftRight0~23_combout\,
	combout => \tL|Data|ALU|ShiftRight0~48_combout\);

-- Location: LCCOMB_X36_Y9_N18
\tL|Data|ALU|ShiftRight1~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~41_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftRight0~47_combout\))) # (!\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftRight0~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|ShiftRight0~48_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|ALU|ShiftRight0~47_combout\,
	combout => \tL|Data|ALU|ShiftRight1~41_combout\);

-- Location: LCCOMB_X36_Y9_N16
\tL|Data|ALU|ShiftRight0~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~56_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|ALU|ShiftRight1~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|Equal2~2_combout\,
	datac => \tL|Data|RegBMux|output[18]~48_combout\,
	datad => \tL|Data|ALU|ShiftRight1~41_combout\,
	combout => \tL|Data|ALU|ShiftRight0~56_combout\);

-- Location: LCCOMB_X37_Y15_N24
\tL|Data|ALU|ShiftRight0~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~59_combout\ = (\tL|Data|InstReg|out15_to_0\(9) & (!\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftRight0~58_combout\)))) # (!\tL|Data|InstReg|out15_to_0\(9) & (((\tL|Data|ALU|ShiftRight0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datab => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|ALU|ShiftRight0~56_combout\,
	datad => \tL|Data|ALU|ShiftRight0~58_combout\,
	combout => \tL|Data|ALU|ShiftRight0~59_combout\);

-- Location: LCCOMB_X38_Y16_N12
\tL|Data|ALU|Mux10~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux10~7_combout\ = (\tL|Data|ALU|Mux14~5_combout\ & ((\tL|Data|ALU|ShiftLeft0~116_combout\) # ((!\tL|Data|ALU|Mux14~4_combout\)))) # (!\tL|Data|ALU|Mux14~5_combout\ & (((\tL|Data|ALU|ShiftRight0~59_combout\ & \tL|Data|ALU|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~116_combout\,
	datab => \tL|Data|ALU|ShiftRight0~59_combout\,
	datac => \tL|Data|ALU|Mux14~5_combout\,
	datad => \tL|Data|ALU|Mux14~4_combout\,
	combout => \tL|Data|ALU|Mux10~7_combout\);

-- Location: LCCOMB_X38_Y16_N22
\tL|Data|ALU|Mux10~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux10~8_combout\ = (\tL|Data|ALU|Mux10~7_combout\ & ((\tL|Data|ALU|ShiftLeft0~92_combout\) # ((\tL|Data|ALU|Mux14~3_combout\)))) # (!\tL|Data|ALU|Mux10~7_combout\ & (((!\tL|Data|ALU|Mux14~3_combout\ & \tL|Data|ALU|ShiftLeft0~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux10~7_combout\,
	datab => \tL|Data|ALU|ShiftLeft0~92_combout\,
	datac => \tL|Data|ALU|Mux14~3_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~89_combout\,
	combout => \tL|Data|ALU|Mux10~8_combout\);

-- Location: LCCOMB_X36_Y9_N26
\tL|Data|ALU|ShiftRight1~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~38_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|RegFile|rd_data1\(31))) # (!\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(31))) # (!\tL|Data|InstReg|out15_to_0\(7) & 
-- ((\tL|Data|ALU|ShiftRight1~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(8),
	datab => \tL|Data|RegFile|rd_data1\(31),
	datac => \tL|Data|ALU|ShiftRight1~25_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(7),
	combout => \tL|Data|ALU|ShiftRight1~38_combout\);

-- Location: LCCOMB_X36_Y9_N28
\tL|Data|ALU|ShiftRight1~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~42_combout\ = (\tL|Data|RegBMux|Equal2~2_combout\ & ((\tL|Data|InstReg|out15_to_0\(9) & (\tL|Data|ALU|ShiftRight1~38_combout\)) # (!\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|ALU|ShiftRight1~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datab => \tL|Data|RegBMux|Equal2~2_combout\,
	datac => \tL|Data|ALU|ShiftRight1~38_combout\,
	datad => \tL|Data|ALU|ShiftRight1~41_combout\,
	combout => \tL|Data|ALU|ShiftRight1~42_combout\);

-- Location: LCCOMB_X36_Y14_N12
\tL|Data|ALU|ShiftRight1~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~85_combout\ = (\tL|Data|ALU|ShiftRight1~42_combout\) # ((\tL|Control|curr_state.slti_1~q\ & (\tL|Data|InstReg|out15_to_0\(15) & !\tL|Control|WideOr2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.slti_1~q\,
	datab => \tL|Data|InstReg|out15_to_0\(15),
	datac => \tL|Control|WideOr2~4_combout\,
	datad => \tL|Data|ALU|ShiftRight1~42_combout\,
	combout => \tL|Data|ALU|ShiftRight1~85_combout\);

-- Location: LCCOMB_X39_Y10_N24
\tL|Data|ALU|Mux10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux10~0_combout\ = (\tL|Data|ALU|Mux21~4_combout\ & (((\tL|Data|ALU|Mux14~0_combout\)))) # (!\tL|Data|ALU|Mux21~4_combout\ & ((\tL|Data|ALU|Mux14~0_combout\ & ((\tL|Data|RegBMux|output[31]~51_combout\))) # (!\tL|Data|ALU|Mux14~0_combout\ & 
-- (\tL|Data|ALU|ShiftRight1~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~4_combout\,
	datab => \tL|Data|ALU|ShiftRight1~85_combout\,
	datac => \tL|Data|ALU|Mux14~0_combout\,
	datad => \tL|Data|RegBMux|output[31]~51_combout\,
	combout => \tL|Data|ALU|Mux10~0_combout\);

-- Location: LCCOMB_X39_Y10_N2
\tL|Data|ALU|Mux10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux10~1_combout\ = (\tL|Data|ALU|Mux21~4_combout\ & ((\tL|Data|RegBMux|output[21]~61_combout\ & ((!\tL|Data|ALU|Mux10~0_combout\) # (!\tL|Data|RegAMux|output[21]~24_combout\))) # (!\tL|Data|RegBMux|output[21]~61_combout\ & 
-- (\tL|Data|RegAMux|output[21]~24_combout\)))) # (!\tL|Data|ALU|Mux21~4_combout\ & (((\tL|Data|ALU|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~4_combout\,
	datab => \tL|Data|RegBMux|output[21]~61_combout\,
	datac => \tL|Data|RegAMux|output[21]~24_combout\,
	datad => \tL|Data|ALU|Mux10~0_combout\,
	combout => \tL|Data|ALU|Mux10~1_combout\);

-- Location: LCCOMB_X37_Y11_N8
\tL|Data|ALU|Add0~209\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~209_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\ & (!\tL|Data|RegAMux|output[21]~24_combout\)) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Data|RegBMux|output[21]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegAMux|output[21]~24_combout\,
	datac => \tL|Data|RegBMux|output[21]~61_combout\,
	datad => \tL|Data|ALUCtrl|Mux13~2_combout\,
	combout => \tL|Data|ALU|Add0~209_combout\);

-- Location: LCCOMB_X39_Y13_N28
\tL|Data|ALU|Add0~210\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~210_combout\ = (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(21))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr8~combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|PCReg|output\(21),
	datad => \tL|Data|RegFile|rd_data0\(21),
	combout => \tL|Data|ALU|Add0~210_combout\);

-- Location: LCCOMB_X37_Y11_N6
\tL|Data|ALU|Mux10~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux10~4_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux21~12_combout\) # ((\tL|Data|ALU|Add0~209_combout\)))) # (!\tL|Data|ALU|Mux21~13_combout\ & (!\tL|Data|ALU|Mux21~12_combout\ & ((\tL|Data|ALU|Add0~210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~13_combout\,
	datab => \tL|Data|ALU|Mux21~12_combout\,
	datac => \tL|Data|ALU|Add0~209_combout\,
	datad => \tL|Data|ALU|Add0~210_combout\,
	combout => \tL|Data|ALU|Mux10~4_combout\);

-- Location: LCCOMB_X34_Y13_N6
\tL|Data|ALU|SIG_Result_Low~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~30_combout\ = (\tL|Data|RegAMux|output[21]~24_combout\ & ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|RegFile|rd_data1\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|Equal2~2_combout\,
	datab => \tL|Data|RegFile|rd_data1\(21),
	datac => \tL|Data|RegAMux|output[21]~24_combout\,
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|ALU|SIG_Result_Low~30_combout\);

-- Location: LCCOMB_X37_Y13_N18
\tL|Data|ALU|Mux10~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux10~2_combout\ = (\tL|Data|ALU|Mux21~11_combout\ & (\tL|Data|ALU|Mux21~10_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|op_1~6_combout\)))) # (!\tL|Data|ALU|Mux21~11_combout\ & (((!\tL|Data|RegBMux|output[21]~61_combout\)) # 
-- (!\tL|Data|ALU|Mux21~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~11_combout\,
	datab => \tL|Data|ALU|Mux21~10_combout\,
	datac => \tL|Data|RegBMux|output[21]~61_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|op_1~6_combout\,
	combout => \tL|Data|ALU|Mux10~2_combout\);

-- Location: LCCOMB_X37_Y13_N28
\tL|Data|ALU|Mux10~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux10~3_combout\ = (\tL|Data|ALU|Mux21~9_combout\ & ((\tL|Data|ALU|Mux10~2_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~6_combout\))) # (!\tL|Data|ALU|Mux10~2_combout\ & (\tL|Data|ALU|SIG_Result_Low~30_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~9_combout\ & (((\tL|Data|ALU|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|SIG_Result_Low~30_combout\,
	datab => \tL|Data|ALU|Mux21~9_combout\,
	datac => \tL|Data|ALU|Mult1|auto_generated|op_1~6_combout\,
	datad => \tL|Data|ALU|Mux10~2_combout\,
	combout => \tL|Data|ALU|Mux10~3_combout\);

-- Location: LCCOMB_X37_Y13_N2
\tL|Data|ALU|Mux10~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux10~5_combout\ = (\tL|Data|ALU|Mux10~4_combout\ & (((\tL|Data|ALU|Add0~131_combout\)) # (!\tL|Data|ALU|Mux21~12_combout\))) # (!\tL|Data|ALU|Mux10~4_combout\ & (\tL|Data|ALU|Mux21~12_combout\ & ((\tL|Data|ALU|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux10~4_combout\,
	datab => \tL|Data|ALU|Mux21~12_combout\,
	datac => \tL|Data|ALU|Add0~131_combout\,
	datad => \tL|Data|ALU|Mux10~3_combout\,
	combout => \tL|Data|ALU|Mux10~5_combout\);

-- Location: LCCOMB_X37_Y13_N8
\tL|Data|ALU|Mux10~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux10~6_combout\ = (\tL|Data|ALUCtrl|Mux14~2_combout\ & (\tL|Data|ALU|Mux14~2_combout\ & (\tL|Data|ALU|Mux10~1_combout\))) # (!\tL|Data|ALUCtrl|Mux14~2_combout\ & ((\tL|Data|ALU|Mux10~5_combout\) # ((\tL|Data|ALU|Mux14~2_combout\ & 
-- \tL|Data|ALU|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux14~2_combout\,
	datab => \tL|Data|ALU|Mux14~2_combout\,
	datac => \tL|Data|ALU|Mux10~1_combout\,
	datad => \tL|Data|ALU|Mux10~5_combout\,
	combout => \tL|Data|ALU|Mux10~6_combout\);

-- Location: LCCOMB_X38_Y16_N0
\tL|Data|RegFile|regs[31][21]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][21]~18_combout\ = (\tL|Data|ALU|Mux14~1_combout\ & (\tL|Data|ALU|Mux10~8_combout\)) # (!\tL|Data|ALU|Mux14~1_combout\ & ((\tL|Data|ALU|Mux10~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux14~1_combout\,
	datac => \tL|Data|ALU|Mux10~8_combout\,
	datad => \tL|Data|ALU|Mux10~6_combout\,
	combout => \tL|Data|RegFile|regs[31][21]~18_combout\);

-- Location: LCCOMB_X39_Y16_N12
\tL|Data|RegLow|output[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegLow|output[21]~feeder_combout\ = \tL|Data|RegFile|regs[31][21]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][21]~18_combout\,
	combout => \tL|Data|RegLow|output[21]~feeder_combout\);

-- Location: FF_X39_Y16_N13
\tL|Data|RegLow|output[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegLow|output[21]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(21));

-- Location: LCCOMB_X34_Y12_N16
\tL|Data|ALU|Mux43~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux43~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~70_combout\)) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- ((\tL|Data|ALU|Mult0|auto_generated|op_1~70_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output[19]~1_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Mult1|auto_generated|op_1~70_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|op_1~70_combout\,
	combout => \tL|Data|ALU|Mux43~0_combout\);

-- Location: FF_X34_Y12_N17
\tL|Data|RegHigh|output[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux43~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(21));

-- Location: LCCOMB_X38_Y16_N2
\tL|Data|MemtoRegMux|output[21]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[21]~47_combout\ = (\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|RegHigh|output\(21)) # ((\tL|Data|MemtoRegMux|output[20]~0_combout\)))) # (!\tL|Data|ALUMux|Equal1~0_combout\ & (((!\tL|Data|MemtoRegMux|output[20]~0_combout\ & 
-- \tL|Data|RegFile|regs[31][21]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUMux|Equal1~0_combout\,
	datab => \tL|Data|RegHigh|output\(21),
	datac => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datad => \tL|Data|RegFile|regs[31][21]~18_combout\,
	combout => \tL|Data|MemtoRegMux|output[21]~47_combout\);

-- Location: LCCOMB_X38_Y16_N14
\tL|Data|MemtoRegMux|output[21]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[21]~48_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|MemtoRegMux|output[21]~47_combout\ & ((\tL|Data|RegLow|output\(21)))) # (!\tL|Data|MemtoRegMux|output[21]~47_combout\ & 
-- (\tL|Data|MemDataReg|output\(21))))) # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & (((\tL|Data|MemtoRegMux|output[21]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemDataReg|output\(21),
	datab => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datac => \tL|Data|RegLow|output\(21),
	datad => \tL|Data|MemtoRegMux|output[21]~47_combout\,
	combout => \tL|Data|MemtoRegMux|output[21]~48_combout\);

-- Location: FF_X42_Y18_N15
\tL|Data|RegFile|regs[11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[21]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][21]~q\);

-- Location: LCCOMB_X41_Y18_N26
\tL|Data|RegFile|Mux42~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux42~2_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|regs[9][21]~q\) # (\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[8][21]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[8][21]~q\,
	datac => \tL|Data|RegFile|regs[9][21]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux42~2_combout\);

-- Location: LCCOMB_X43_Y18_N14
\tL|Data|RegFile|Mux42~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux42~3_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux42~2_combout\ & (\tL|Data|RegFile|regs[11][21]~q\)) # (!\tL|Data|RegFile|Mux42~2_combout\ & ((\tL|Data|RegFile|regs[10][21]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[11][21]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[10][21]~q\,
	datad => \tL|Data|RegFile|Mux42~2_combout\,
	combout => \tL|Data|RegFile|Mux42~3_combout\);

-- Location: LCCOMB_X44_Y19_N14
\tL|Data|RegFile|Mux42~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux42~19_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0)) # ((\tL|Data|RegFile|regs[14][21]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(1) & (!\tL|Data|InstReg|out20_to_16\(0) & 
-- ((\tL|Data|RegFile|regs[12][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[14][21]~q\,
	datad => \tL|Data|RegFile|regs[12][21]~q\,
	combout => \tL|Data|RegFile|Mux42~19_combout\);

-- Location: LCCOMB_X42_Y18_N30
\tL|Data|RegFile|Mux42~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux42~20_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux42~19_combout\ & (\tL|Data|RegFile|regs[15][21]~q\)) # (!\tL|Data|RegFile|Mux42~19_combout\ & ((\tL|Data|RegFile|regs[13][21]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|Mux42~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[15][21]~q\,
	datab => \tL|Data|RegFile|regs[13][21]~q\,
	datac => \tL|Data|InstReg|out20_to_16\(0),
	datad => \tL|Data|RegFile|Mux42~19_combout\,
	combout => \tL|Data|RegFile|Mux42~20_combout\);

-- Location: LCCOMB_X45_Y21_N14
\tL|Data|RegFile|Mux42~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux42~11_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3)) # ((\tL|Data|RegFile|regs[23][21]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(2) & (!\tL|Data|InstReg|out20_to_16\(3) & 
-- ((\tL|Data|RegFile|regs[19][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[23][21]~q\,
	datad => \tL|Data|RegFile|regs[19][21]~q\,
	combout => \tL|Data|RegFile|Mux42~11_combout\);

-- Location: LCCOMB_X46_Y21_N16
\tL|Data|RegFile|Mux42~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux42~12_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|Mux42~11_combout\ & ((\tL|Data|RegFile|regs[31][21]~q\))) # (!\tL|Data|RegFile|Mux42~11_combout\ & (\tL|Data|RegFile|regs[27][21]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|Mux42~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[27][21]~q\,
	datab => \tL|Data|RegFile|regs[31][21]~q\,
	datac => \tL|Data|InstReg|out20_to_16\(3),
	datad => \tL|Data|RegFile|Mux42~11_combout\,
	combout => \tL|Data|RegFile|Mux42~12_combout\);

-- Location: LCCOMB_X41_Y21_N20
\tL|Data|RegFile|Mux42~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux42~4_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[25][21]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[17][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[17][21]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[25][21]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux42~4_combout\);

-- Location: LCCOMB_X43_Y21_N12
\tL|Data|RegFile|Mux42~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux42~5_combout\ = (\tL|Data|RegFile|Mux42~4_combout\ & (((\tL|Data|RegFile|regs[29][21]~q\)) # (!\tL|Data|InstReg|out20_to_16\(2)))) # (!\tL|Data|RegFile|Mux42~4_combout\ & (\tL|Data|InstReg|out20_to_16\(2) & 
-- (\tL|Data|RegFile|regs[21][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux42~4_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[21][21]~q\,
	datad => \tL|Data|RegFile|regs[29][21]~q\,
	combout => \tL|Data|RegFile|Mux42~5_combout\);

-- Location: LCCOMB_X43_Y24_N20
\tL|Data|RegFile|Mux42~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux42~8_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|regs[24][21]~q\) # (\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[16][21]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[16][21]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[24][21]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux42~8_combout\);

-- Location: LCCOMB_X43_Y20_N12
\tL|Data|RegFile|Mux42~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux42~9_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|Mux42~8_combout\ & (\tL|Data|RegFile|regs[28][21]~q\)) # (!\tL|Data|RegFile|Mux42~8_combout\ & ((\tL|Data|RegFile|regs[20][21]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|Mux42~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|regs[28][21]~q\,
	datac => \tL|Data|RegFile|regs[20][21]~q\,
	datad => \tL|Data|RegFile|Mux42~8_combout\,
	combout => \tL|Data|RegFile|Mux42~9_combout\);

-- Location: LCCOMB_X44_Y24_N16
\tL|Data|RegFile|Mux42~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux42~6_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[22][21]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[18][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[18][21]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[22][21]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux42~6_combout\);

-- Location: LCCOMB_X45_Y24_N28
\tL|Data|RegFile|Mux42~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux42~7_combout\ = (\tL|Data|RegFile|Mux42~6_combout\ & ((\tL|Data|RegFile|regs[30][21]~q\) # ((!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux42~6_combout\ & (((\tL|Data|RegFile|regs[26][21]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux42~6_combout\,
	datab => \tL|Data|RegFile|regs[30][21]~q\,
	datac => \tL|Data|RegFile|regs[26][21]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux42~7_combout\);

-- Location: LCCOMB_X43_Y17_N16
\tL|Data|RegFile|Mux42~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux42~10_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux42~7_combout\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|Mux42~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux42~9_combout\,
	datab => \tL|Data|RegFile|Mux42~7_combout\,
	datac => \tL|Data|InstReg|out20_to_16\(0),
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux42~10_combout\);

-- Location: LCCOMB_X43_Y17_N26
\tL|Data|RegFile|Mux42~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux42~13_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux42~10_combout\ & (\tL|Data|RegFile|Mux42~12_combout\)) # (!\tL|Data|RegFile|Mux42~10_combout\ & ((\tL|Data|RegFile|Mux42~5_combout\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|Mux42~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux42~12_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|Mux42~5_combout\,
	datad => \tL|Data|RegFile|Mux42~10_combout\,
	combout => \tL|Data|RegFile|Mux42~13_combout\);

-- Location: LCCOMB_X49_Y18_N18
\tL|Data|RegFile|Mux42~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux42~14_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|InstReg|out20_to_16\(1))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[6][21]~q\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|regs[4][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[6][21]~q\,
	datad => \tL|Data|RegFile|regs[4][21]~q\,
	combout => \tL|Data|RegFile|Mux42~14_combout\);

-- Location: LCCOMB_X49_Y19_N30
\tL|Data|RegFile|Mux42~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux42~15_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux42~14_combout\ & (\tL|Data|RegFile|regs[7][21]~q\)) # (!\tL|Data|RegFile|Mux42~14_combout\ & ((\tL|Data|RegFile|regs[5][21]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|Mux42~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[7][21]~q\,
	datac => \tL|Data|RegFile|regs[5][21]~q\,
	datad => \tL|Data|RegFile|Mux42~14_combout\,
	combout => \tL|Data|RegFile|Mux42~15_combout\);

-- Location: LCCOMB_X47_Y19_N12
\tL|Data|RegFile|Mux42~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux42~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & (((\tL|Data|RegFile|Mux42~15_combout\) # (\tL|Data|RegFile|rd_data1[17]~6_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & (\tL|Data|RegFile|regs[1][21]~q\ & 
-- ((!\tL|Data|RegFile|rd_data1[17]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[1][21]~q\,
	datab => \tL|Data|RegFile|Mux42~15_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	combout => \tL|Data|RegFile|Mux42~16_combout\);

-- Location: LCCOMB_X45_Y19_N12
\tL|Data|RegFile|Mux42~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux42~17_combout\ = (\tL|Data|RegFile|Mux42~16_combout\ & ((\tL|Data|RegFile|regs[3][21]~q\) # ((!\tL|Data|RegFile|rd_data1[17]~6_combout\)))) # (!\tL|Data|RegFile|Mux42~16_combout\ & (((\tL|Data|RegFile|regs[2][21]~q\ & 
-- \tL|Data|RegFile|rd_data1[17]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[3][21]~q\,
	datab => \tL|Data|RegFile|Mux42~16_combout\,
	datac => \tL|Data|RegFile|regs[2][21]~q\,
	datad => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	combout => \tL|Data|RegFile|Mux42~17_combout\);

-- Location: LCCOMB_X43_Y17_N24
\tL|Data|RegFile|Mux42~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux42~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~4_combout\ & (\tL|Data|RegFile|rd_data1[17]~5_combout\)) # (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & ((\tL|Data|RegFile|rd_data1[17]~5_combout\ & (\tL|Data|RegFile|Mux42~13_combout\)) 
-- # (!\tL|Data|RegFile|rd_data1[17]~5_combout\ & ((\tL|Data|RegFile|Mux42~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datac => \tL|Data|RegFile|Mux42~13_combout\,
	datad => \tL|Data|RegFile|Mux42~17_combout\,
	combout => \tL|Data|RegFile|Mux42~18_combout\);

-- Location: LCCOMB_X43_Y17_N2
\tL|Data|RegFile|Mux42~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux42~21_combout\ = (\tL|Data|RegFile|rd_data1[17]~4_combout\ & ((\tL|Data|RegFile|Mux42~18_combout\ & ((\tL|Data|RegFile|Mux42~20_combout\))) # (!\tL|Data|RegFile|Mux42~18_combout\ & (\tL|Data|RegFile|Mux42~3_combout\)))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & (((\tL|Data|RegFile|Mux42~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux42~3_combout\,
	datab => \tL|Data|RegFile|Mux42~20_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datad => \tL|Data|RegFile|Mux42~18_combout\,
	combout => \tL|Data|RegFile|Mux42~21_combout\);

-- Location: LCCOMB_X36_Y17_N6
\tL|Data|RegFile|Mux42~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux42~22_combout\ = (\tL|Data|RegFile|Mux42~21_combout\ & ((\tL|Data|InstReg|out20_to_16\(2)) # ((\tL|Data|RegFile|rd_data1[17]~3_combout\) # (\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	datac => \tL|Data|RegFile|Mux42~21_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux42~22_combout\);

-- Location: LCCOMB_X35_Y14_N22
\tL|Data|RegFile|rd_data1[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|rd_data1[21]~feeder_combout\ = \tL|Data|RegFile|Mux42~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|Mux42~22_combout\,
	combout => \tL|Data|RegFile|rd_data1[21]~feeder_combout\);

-- Location: FF_X35_Y14_N23
\tL|Data|RegFile|rd_data1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|rd_data1[21]~feeder_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(21));

-- Location: FF_X34_Y16_N25
\tL|Data|RegB|output[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|RegFile|rd_data1\(21),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(21));

-- Location: LCCOMB_X34_Y16_N4
\tL|Data|Mem|dataOut[24]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[24]~57_combout\ = (\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(24) & \tL|Data|Mem|SIG_outPort_en~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(24),
	datad => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	combout => \tL|Data|Mem|dataOut[24]~57_combout\);

-- Location: LCCOMB_X46_Y16_N6
\tL|Data|Mem|dataOut[24]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[24]~58_combout\ = (\tL|Data|Mem|dataOut[24]~57_combout\ & ((\tL|Data|Mem|process_0~2_combout\) # ((\tL|Data|Mem|process_0~5_combout\) # (\tL|Data|Mem|process_0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|process_0~2_combout\,
	datab => \tL|Data|Mem|dataOut[24]~57_combout\,
	datac => \tL|Data|Mem|process_0~5_combout\,
	datad => \tL|Data|Mem|process_0~10_combout\,
	combout => \tL|Data|Mem|dataOut[24]~58_combout\);

-- Location: LCCOMB_X46_Y16_N22
\tL|Data|InstReg|out25_to_21[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|InstReg|out25_to_21[3]~feeder_combout\ = \tL|Data|Mem|dataOut[24]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|Mem|dataOut[24]~58_combout\,
	combout => \tL|Data|InstReg|out25_to_21[3]~feeder_combout\);

-- Location: FF_X46_Y16_N23
\tL|Data|InstReg|out25_to_21[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|InstReg|out25_to_21[3]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out25_to_21\(3));

-- Location: LCCOMB_X36_Y17_N2
\tL|Data|RegFile|rd_data0[8]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|rd_data0[8]~2_combout\ = (\tL|Data|InstReg|out25_to_21\(4)) # ((\tL|Data|InstReg|out25_to_21\(3) & \tL|Data|InstReg|out25_to_21\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|InstReg|out25_to_21\(4),
	datac => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|rd_data0[8]~2_combout\);

-- Location: FF_X37_Y24_N5
\tL|Data|RegFile|regs[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][7]~q\);

-- Location: FF_X37_Y24_N23
\tL|Data|RegFile|regs[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][7]~q\);

-- Location: LCCOMB_X37_Y24_N22
\tL|Data|RegFile|Mux24~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux24~19_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|regs[13][7]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[12][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|regs[13][7]~q\,
	datac => \tL|Data|RegFile|regs[12][7]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux24~19_combout\);

-- Location: FF_X44_Y22_N1
\tL|Data|RegFile|regs[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][7]~q\);

-- Location: LCCOMB_X44_Y22_N0
\tL|Data|RegFile|Mux24~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux24~20_combout\ = (\tL|Data|RegFile|Mux24~19_combout\ & ((\tL|Data|RegFile|regs[15][7]~q\) # ((!\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|RegFile|Mux24~19_combout\ & (((\tL|Data|RegFile|regs[14][7]~q\ & 
-- \tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[15][7]~q\,
	datab => \tL|Data|RegFile|Mux24~19_combout\,
	datac => \tL|Data|RegFile|regs[14][7]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux24~20_combout\);

-- Location: LCCOMB_X35_Y11_N14
\tL|Data|ALU|Mux24~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux24~0_combout\ = (\tL|Data|ALU|ShiftLeft0~28_combout\ & ((\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftLeft0~15_combout\))) # (!\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftLeft0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(8),
	datab => \tL|Data|ALU|ShiftLeft0~8_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~28_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~15_combout\,
	combout => \tL|Data|ALU|Mux24~0_combout\);

-- Location: LCCOMB_X39_Y9_N26
\tL|Data|ALU|ShiftRight0~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~32_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegBMux|output[10]~23_combout\)) # (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegBMux|output[8]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(7),
	datac => \tL|Data|RegBMux|output[10]~23_combout\,
	datad => \tL|Data|RegBMux|output[8]~21_combout\,
	combout => \tL|Data|ALU|ShiftRight0~32_combout\);

-- Location: LCCOMB_X44_Y13_N22
\tL|Data|ALU|ShiftRight1~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~32_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegBMux|output[9]~25_combout\)) # (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegBMux|output[7]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[9]~25_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(7),
	datac => \tL|Data|RegBMux|output[7]~19_combout\,
	combout => \tL|Data|ALU|ShiftRight1~32_combout\);

-- Location: LCCOMB_X39_Y9_N2
\tL|Data|ALU|ShiftRight1~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~33_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|ALU|ShiftRight0~32_combout\)) # (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|ALU|ShiftRight1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~32_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(6),
	datad => \tL|Data|ALU|ShiftRight1~32_combout\,
	combout => \tL|Data|ALU|ShiftRight1~33_combout\);

-- Location: LCCOMB_X37_Y13_N24
\tL|Data|ALU|Mux26~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux26~2_combout\ = (\tL|Data|InstReg|out15_to_0\(9)) # ((\tL|Data|InstReg|out15_to_0\(10)) # ((\tL|Data|ALU|Mux21~5_combout\ & \tL|Data|ALU|Mux21~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datab => \tL|Data|InstReg|out15_to_0\(10),
	datac => \tL|Data|ALU|Mux21~5_combout\,
	datad => \tL|Data|ALU|Mux21~7_combout\,
	combout => \tL|Data|ALU|Mux26~2_combout\);

-- Location: LCCOMB_X35_Y9_N8
\tL|Data|ALU|ShiftRight1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~22_combout\ = (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(21))) # (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegFile|rd_data1\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(21),
	datab => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|RegFile|rd_data1\(19),
	combout => \tL|Data|ALU|ShiftRight1~22_combout\);

-- Location: LCCOMB_X35_Y9_N20
\tL|Data|ALU|ShiftRight1~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~23_combout\ = (\tL|Data|ALU|ShiftRight1~22_combout\) # ((\tL|Data|ALU|ShiftRight0~8_combout\ & \tL|Data|InstReg|out15_to_0\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~8_combout\,
	datac => \tL|Data|ALU|ShiftRight1~22_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(6),
	combout => \tL|Data|ALU|ShiftRight1~23_combout\);

-- Location: LCCOMB_X32_Y14_N16
\tL|Data|ALU|ShiftRight0~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~38_combout\ = (!\tL|Control|WideOr3~combout\ & (\tL|Control|WideOr2~4_combout\ & \tL|Data|ALU|ShiftRight1~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Control|WideOr3~combout\,
	datac => \tL|Control|WideOr2~4_combout\,
	datad => \tL|Data|ALU|ShiftRight1~23_combout\,
	combout => \tL|Data|ALU|ShiftRight0~38_combout\);

-- Location: LCCOMB_X36_Y14_N14
\tL|Data|ALU|ShiftRight0~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~39_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftRight0~38_combout\) # ((\tL|Data|RegBMux|output[18]~48_combout\)))) # (!\tL|Data|InstReg|out15_to_0\(8) & (((\tL|Data|ALU|ShiftRight1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~38_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|ALU|ShiftRight1~16_combout\,
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|ALU|ShiftRight0~39_combout\);

-- Location: LCCOMB_X37_Y13_N6
\tL|Data|ALU|Mux26~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux26~3_combout\ = (!\tL|Data|ALU|Mux21~8_combout\ & ((\tL|Data|InstReg|out15_to_0\(8)) # (\tL|Data|InstReg|out15_to_0\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|InstReg|out15_to_0\(9),
	datad => \tL|Data|ALU|Mux21~8_combout\,
	combout => \tL|Data|ALU|Mux26~3_combout\);

-- Location: LCCOMB_X41_Y17_N8
\tL|Data|ALU|Mux26~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux26~4_combout\ = (\tL|Data|ALU|Mux26~2_combout\ & ((\tL|Data|ALU|Mux21~16_combout\) # ((\tL|Data|ALU|Mux26~3_combout\) # (\tL|Data|ALUCtrl|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~16_combout\,
	datab => \tL|Data|ALU|Mux26~3_combout\,
	datac => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datad => \tL|Data|ALU|Mux26~2_combout\,
	combout => \tL|Data|ALU|Mux26~4_combout\);

-- Location: LCCOMB_X44_Y13_N24
\tL|Data|ALU|Add0~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~68_combout\ = (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(7)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr8~combout\,
	datab => \tL|Data|RegFile|rd_data0\(7),
	datac => \tL|Data|PCReg|output\(7),
	datad => \tL|Data|ALUCtrl|Mux13~2_combout\,
	combout => \tL|Data|ALU|Add0~68_combout\);

-- Location: LCCOMB_X41_Y12_N20
\tL|Data|ALU|Mux24~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux24~2_combout\ = (\tL|Data|ALU|Mux21~12_combout\ & (\tL|Data|RegAMux|output[7]~4_combout\ & ((\tL|Data|RegBMux|output[7]~19_combout\)))) # (!\tL|Data|ALU|Mux21~12_combout\ & ((\tL|Data|ALUCtrl|Mux13~2_combout\ & 
-- (!\tL|Data|RegAMux|output[7]~4_combout\)) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Data|RegBMux|output[7]~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[7]~4_combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|ALU|Mux21~12_combout\,
	datad => \tL|Data|RegBMux|output[7]~19_combout\,
	combout => \tL|Data|ALU|Mux24~2_combout\);

-- Location: LCCOMB_X41_Y12_N14
\tL|Data|ALU|Mux24~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux24~4_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux21~12_combout\ & ((\tL|Data|ALU|Add0~50_combout\))) # (!\tL|Data|ALU|Mux21~12_combout\ & (\tL|Data|ALU|Mux24~2_combout\)))) # (!\tL|Data|ALU|Mux21~13_combout\ & 
-- (((\tL|Data|ALU|Mux21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~13_combout\,
	datab => \tL|Data|ALU|Mux24~2_combout\,
	datac => \tL|Data|ALU|Mux21~12_combout\,
	datad => \tL|Data|ALU|Add0~50_combout\,
	combout => \tL|Data|ALU|Mux24~4_combout\);

-- Location: LCCOMB_X42_Y12_N2
\tL|Data|ALU|Mux24~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux24~1_combout\ = (\tL|Data|ALU|Mux21~11_combout\ & (\tL|Data|ALU|Mux21~10_combout\ & (\tL|Data|ALU|Mult0|auto_generated|w513w\(7)))) # (!\tL|Data|ALU|Mux21~11_combout\ & (((!\tL|Data|RegBMux|output[7]~19_combout\)) # 
-- (!\tL|Data|ALU|Mux21~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~11_combout\,
	datab => \tL|Data|ALU|Mux21~10_combout\,
	datac => \tL|Data|ALU|Mult0|auto_generated|w513w\(7),
	datad => \tL|Data|RegBMux|output[7]~19_combout\,
	combout => \tL|Data|ALU|Mux24~1_combout\);

-- Location: LCCOMB_X41_Y12_N18
\tL|Data|ALU|Mux24~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux24~3_combout\ = (\tL|Data|ALU|Mux21~9_combout\ & ((\tL|Data|ALU|Mux24~1_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|w569w\(7)))) # (!\tL|Data|ALU|Mux24~1_combout\ & (\tL|Data|ALU|Mux24~2_combout\)))) # (!\tL|Data|ALU|Mux21~9_combout\ & 
-- (((\tL|Data|ALU|Mux24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~9_combout\,
	datab => \tL|Data|ALU|Mux24~2_combout\,
	datac => \tL|Data|ALU|Mult1|auto_generated|w569w\(7),
	datad => \tL|Data|ALU|Mux24~1_combout\,
	combout => \tL|Data|ALU|Mux24~3_combout\);

-- Location: LCCOMB_X41_Y12_N6
\tL|Data|ALU|Mux24~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux24~5_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & (((\tL|Data|ALU|Mux24~4_combout\)))) # (!\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux24~4_combout\ & ((\tL|Data|ALU|Mux24~3_combout\))) # (!\tL|Data|ALU|Mux24~4_combout\ & 
-- (\tL|Data|ALU|Add0~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~13_combout\,
	datab => \tL|Data|ALU|Add0~68_combout\,
	datac => \tL|Data|ALU|Mux24~4_combout\,
	datad => \tL|Data|ALU|Mux24~3_combout\,
	combout => \tL|Data|ALU|Mux24~5_combout\);

-- Location: LCCOMB_X41_Y12_N2
\tL|Data|ALU|Mux24~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux24~6_combout\ = (\tL|Data|ALU|Mux21~31_combout\ & ((\tL|Data|ALU|Mux21~15_combout\ & (\tL|Data|ALU|ShiftRight1~35_combout\)) # (!\tL|Data|ALU|Mux21~15_combout\ & ((\tL|Data|ALU|Mux24~5_combout\))))) # (!\tL|Data|ALU|Mux21~31_combout\ & 
-- (!\tL|Data|ALU|Mux21~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~31_combout\,
	datab => \tL|Data|ALU|Mux21~15_combout\,
	datac => \tL|Data|ALU|ShiftRight1~35_combout\,
	datad => \tL|Data|ALU|Mux24~5_combout\,
	combout => \tL|Data|ALU|Mux24~6_combout\);

-- Location: LCCOMB_X41_Y12_N12
\tL|Data|ALU|Mux24~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux24~7_combout\ = (\tL|Data|ALU|Mux21~16_combout\ & (((\tL|Data|ALU|Mux24~6_combout\)))) # (!\tL|Data|ALU|Mux21~16_combout\ & ((\tL|Data|RegBMux|output[7]~19_combout\ & ((\tL|Data|ALU|Mux24~6_combout\) # 
-- (!\tL|Data|RegAMux|output[7]~4_combout\))) # (!\tL|Data|RegBMux|output[7]~19_combout\ & (\tL|Data|RegAMux|output[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[7]~19_combout\,
	datab => \tL|Data|ALU|Mux21~16_combout\,
	datac => \tL|Data|RegAMux|output[7]~4_combout\,
	datad => \tL|Data|ALU|Mux24~6_combout\,
	combout => \tL|Data|ALU|Mux24~7_combout\);

-- Location: LCCOMB_X41_Y12_N16
\tL|Data|ALU|Mux24~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux24~8_combout\ = (\tL|Data|ALU|Mux26~3_combout\ & ((\tL|Data|ALU|ShiftRight0~39_combout\) # ((!\tL|Data|ALU|Mux26~4_combout\)))) # (!\tL|Data|ALU|Mux26~3_combout\ & (((\tL|Data|ALU|Mux26~4_combout\ & \tL|Data|ALU|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~39_combout\,
	datab => \tL|Data|ALU|Mux26~3_combout\,
	datac => \tL|Data|ALU|Mux26~4_combout\,
	datad => \tL|Data|ALU|Mux24~7_combout\,
	combout => \tL|Data|ALU|Mux24~8_combout\);

-- Location: LCCOMB_X41_Y12_N28
\tL|Data|ALU|Mux24~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux24~9_combout\ = (\tL|Data|ALU|Mux26~2_combout\ & (((\tL|Data|ALU|Mux24~8_combout\)))) # (!\tL|Data|ALU|Mux26~2_combout\ & ((\tL|Data|ALU|Mux24~8_combout\ & ((\tL|Data|ALU|ShiftRight1~19_combout\))) # (!\tL|Data|ALU|Mux24~8_combout\ & 
-- (\tL|Data|ALU|ShiftRight1~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight1~33_combout\,
	datab => \tL|Data|ALU|ShiftRight1~19_combout\,
	datac => \tL|Data|ALU|Mux26~2_combout\,
	datad => \tL|Data|ALU|Mux24~8_combout\,
	combout => \tL|Data|ALU|Mux24~9_combout\);

-- Location: LCCOMB_X41_Y12_N24
\tL|Data|ALU|Mux24~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux24~10_combout\ = (\tL|Data|InstReg|out15_to_0\(10) & ((\tL|Data|ALU|Mux21~7_combout\ & ((\tL|Data|ALU|Mux24~9_combout\))) # (!\tL|Data|ALU|Mux21~7_combout\ & (\tL|Data|ALU|ShiftRight0~41_combout\)))) # (!\tL|Data|InstReg|out15_to_0\(10) & 
-- (((\tL|Data|ALU|Mux24~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(10),
	datab => \tL|Data|ALU|Mux21~7_combout\,
	datac => \tL|Data|ALU|ShiftRight0~41_combout\,
	datad => \tL|Data|ALU|Mux24~9_combout\,
	combout => \tL|Data|ALU|Mux24~10_combout\);

-- Location: LCCOMB_X41_Y12_N4
\tL|Data|RegFile|regs[31][7]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][7]~5_combout\ = (\tL|Data|ALU|Mux21~19_combout\ & ((\tL|Data|ALU|Mux24~10_combout\))) # (!\tL|Data|ALU|Mux21~19_combout\ & (\tL|Data|ALU|Mux24~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux24~0_combout\,
	datac => \tL|Data|ALU|Mux21~19_combout\,
	datad => \tL|Data|ALU|Mux24~10_combout\,
	combout => \tL|Data|RegFile|regs[31][7]~5_combout\);

-- Location: LCCOMB_X37_Y16_N28
\tL|Data|RegFile|regs[31][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][7]~feeder_combout\ = \tL|Data|RegFile|regs[31][7]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][7]~5_combout\,
	combout => \tL|Data|RegFile|regs[31][7]~feeder_combout\);

-- Location: FF_X37_Y16_N29
\tL|Data|RegFile|regs[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][7]~feeder_combout\,
	asdata => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Control|ALT_INV_curr_state.jal_2~q\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][7]~q\);

-- Location: FF_X35_Y21_N23
\tL|Data|RegFile|regs[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][7]~q\);

-- Location: FF_X34_Y21_N15
\tL|Data|RegFile|regs[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][7]~q\);

-- Location: LCCOMB_X34_Y21_N14
\tL|Data|RegFile|Mux24~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux24~9_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[23][7]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[19][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[23][7]~q\,
	datac => \tL|Data|RegFile|regs[19][7]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux24~9_combout\);

-- Location: FF_X34_Y21_N21
\tL|Data|RegFile|regs[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][7]~q\);

-- Location: LCCOMB_X34_Y21_N20
\tL|Data|RegFile|Mux24~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux24~10_combout\ = (\tL|Data|RegFile|Mux24~9_combout\ & ((\tL|Data|RegFile|regs[31][7]~q\) # ((!\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|RegFile|Mux24~9_combout\ & (((\tL|Data|RegFile|regs[27][7]~q\ & 
-- \tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[31][7]~q\,
	datab => \tL|Data|RegFile|Mux24~9_combout\,
	datac => \tL|Data|RegFile|regs[27][7]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux24~10_combout\);

-- Location: FF_X38_Y23_N27
\tL|Data|RegFile|regs[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][7]~q\);

-- Location: FF_X42_Y23_N11
\tL|Data|RegFile|regs[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][7]~q\);

-- Location: FF_X42_Y23_N13
\tL|Data|RegFile|regs[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][7]~q\);

-- Location: LCCOMB_X42_Y23_N10
\tL|Data|RegFile|Mux24~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux24~2_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3)) # ((\tL|Data|RegFile|regs[22][7]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(2) & (!\tL|Data|InstReg|out25_to_21\(3) & 
-- (\tL|Data|RegFile|regs[18][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[18][7]~q\,
	datad => \tL|Data|RegFile|regs[22][7]~q\,
	combout => \tL|Data|RegFile|Mux24~2_combout\);

-- Location: FF_X38_Y23_N9
\tL|Data|RegFile|regs[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][7]~q\);

-- Location: LCCOMB_X38_Y23_N8
\tL|Data|RegFile|Mux24~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux24~3_combout\ = (\tL|Data|RegFile|Mux24~2_combout\ & ((\tL|Data|RegFile|regs[30][7]~q\) # ((!\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|RegFile|Mux24~2_combout\ & (((\tL|Data|RegFile|regs[26][7]~q\ & 
-- \tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[30][7]~q\,
	datab => \tL|Data|RegFile|Mux24~2_combout\,
	datac => \tL|Data|RegFile|regs[26][7]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux24~3_combout\);

-- Location: FF_X39_Y21_N19
\tL|Data|RegFile|regs[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][7]~q\);

-- Location: FF_X39_Y21_N17
\tL|Data|RegFile|regs[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][7]~q\);

-- Location: FF_X38_Y21_N11
\tL|Data|RegFile|regs[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][7]~q\);

-- Location: FF_X38_Y21_N1
\tL|Data|RegFile|regs[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][7]~q\);

-- Location: LCCOMB_X38_Y21_N10
\tL|Data|RegFile|Mux24~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux24~6_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2)) # ((\tL|Data|RegFile|regs[24][7]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(3) & (!\tL|Data|InstReg|out25_to_21\(2) & 
-- (\tL|Data|RegFile|regs[16][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[16][7]~q\,
	datad => \tL|Data|RegFile|regs[24][7]~q\,
	combout => \tL|Data|RegFile|Mux24~6_combout\);

-- Location: LCCOMB_X39_Y21_N16
\tL|Data|RegFile|Mux24~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux24~7_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux24~6_combout\ & ((\tL|Data|RegFile|regs[28][7]~q\))) # (!\tL|Data|RegFile|Mux24~6_combout\ & (\tL|Data|RegFile|regs[20][7]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|Mux24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[20][7]~q\,
	datac => \tL|Data|RegFile|regs[28][7]~q\,
	datad => \tL|Data|RegFile|Mux24~6_combout\,
	combout => \tL|Data|RegFile|Mux24~7_combout\);

-- Location: FF_X38_Y19_N13
\tL|Data|RegFile|regs[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][7]~q\);

-- Location: FF_X38_Y19_N11
\tL|Data|RegFile|regs[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][7]~q\);

-- Location: FF_X37_Y19_N25
\tL|Data|RegFile|regs[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][7]~q\);

-- Location: FF_X37_Y19_N19
\tL|Data|RegFile|regs[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][7]~q\);

-- Location: LCCOMB_X37_Y19_N18
\tL|Data|RegFile|Mux24~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux24~4_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[25][7]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[17][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[25][7]~q\,
	datac => \tL|Data|RegFile|regs[17][7]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux24~4_combout\);

-- Location: LCCOMB_X38_Y19_N10
\tL|Data|RegFile|Mux24~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux24~5_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux24~4_combout\ & ((\tL|Data|RegFile|regs[29][7]~q\))) # (!\tL|Data|RegFile|Mux24~4_combout\ & (\tL|Data|RegFile|regs[21][7]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[21][7]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[29][7]~q\,
	datad => \tL|Data|RegFile|Mux24~4_combout\,
	combout => \tL|Data|RegFile|Mux24~5_combout\);

-- Location: LCCOMB_X39_Y19_N4
\tL|Data|RegFile|Mux24~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux24~8_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|InstReg|out25_to_21\(0))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux24~5_combout\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|Mux24~7_combout\,
	datad => \tL|Data|RegFile|Mux24~5_combout\,
	combout => \tL|Data|RegFile|Mux24~8_combout\);

-- Location: LCCOMB_X38_Y23_N30
\tL|Data|RegFile|Mux24~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux24~11_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux24~8_combout\ & (\tL|Data|RegFile|Mux24~10_combout\)) # (!\tL|Data|RegFile|Mux24~8_combout\ & ((\tL|Data|RegFile|Mux24~3_combout\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux24~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux24~10_combout\,
	datab => \tL|Data|RegFile|Mux24~3_combout\,
	datac => \tL|Data|InstReg|out25_to_21\(1),
	datad => \tL|Data|RegFile|Mux24~8_combout\,
	combout => \tL|Data|RegFile|Mux24~11_combout\);

-- Location: FF_X52_Y19_N29
\tL|Data|RegFile|regs[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][7]~q\);

-- Location: FF_X52_Y19_N31
\tL|Data|RegFile|regs[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][7]~q\);

-- Location: LCCOMB_X52_Y19_N30
\tL|Data|RegFile|Mux24~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux24~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|regs[2][7]~q\) # ((\tL|Data|RegFile|rd_data0[8]~4_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & (((\tL|Data|RegFile|regs[1][7]~q\ & 
-- !\tL|Data|RegFile|rd_data0[8]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datab => \tL|Data|RegFile|regs[2][7]~q\,
	datac => \tL|Data|RegFile|regs[1][7]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	combout => \tL|Data|RegFile|Mux24~16_combout\);

-- Location: FF_X50_Y19_N11
\tL|Data|RegFile|regs[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][7]~q\);

-- Location: FF_X49_Y20_N27
\tL|Data|RegFile|regs[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][7]~q\);

-- Location: FF_X50_Y21_N25
\tL|Data|RegFile|regs[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][7]~q\);

-- Location: FF_X50_Y21_N19
\tL|Data|RegFile|regs[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][7]~q\);

-- Location: LCCOMB_X50_Y21_N18
\tL|Data|RegFile|Mux24~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux24~14_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[5][7]~q\) # ((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|regs[4][7]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|regs[5][7]~q\,
	datac => \tL|Data|RegFile|regs[4][7]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux24~14_combout\);

-- Location: FF_X49_Y20_N5
\tL|Data|RegFile|regs[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][7]~q\);

-- Location: LCCOMB_X49_Y20_N4
\tL|Data|RegFile|Mux24~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux24~15_combout\ = (\tL|Data|RegFile|Mux24~14_combout\ & (((\tL|Data|RegFile|regs[7][7]~q\) # (!\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|RegFile|Mux24~14_combout\ & (\tL|Data|RegFile|regs[6][7]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[6][7]~q\,
	datab => \tL|Data|RegFile|Mux24~14_combout\,
	datac => \tL|Data|RegFile|regs[7][7]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux24~15_combout\);

-- Location: LCCOMB_X50_Y19_N10
\tL|Data|RegFile|Mux24~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux24~17_combout\ = (\tL|Data|RegFile|Mux24~16_combout\ & (((\tL|Data|RegFile|regs[3][7]~q\)) # (!\tL|Data|RegFile|rd_data0[8]~4_combout\))) # (!\tL|Data|RegFile|Mux24~16_combout\ & (\tL|Data|RegFile|rd_data0[8]~4_combout\ & 
-- ((\tL|Data|RegFile|Mux24~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux24~16_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	datac => \tL|Data|RegFile|regs[3][7]~q\,
	datad => \tL|Data|RegFile|Mux24~15_combout\,
	combout => \tL|Data|RegFile|Mux24~17_combout\);

-- Location: FF_X39_Y25_N5
\tL|Data|RegFile|regs[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][7]~q\);

-- Location: FF_X39_Y25_N15
\tL|Data|RegFile|regs[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][7]~q\);

-- Location: LCCOMB_X39_Y25_N14
\tL|Data|RegFile|Mux24~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux24~12_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|regs[10][7]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[8][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|regs[10][7]~q\,
	datac => \tL|Data|RegFile|regs[8][7]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux24~12_combout\);

-- Location: FF_X45_Y22_N15
\tL|Data|RegFile|regs[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][7]~q\);

-- Location: FF_X45_Y22_N29
\tL|Data|RegFile|regs[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][7]~q\);

-- Location: LCCOMB_X45_Y22_N14
\tL|Data|RegFile|Mux24~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux24~13_combout\ = (\tL|Data|RegFile|Mux24~12_combout\ & (((\tL|Data|RegFile|regs[11][7]~q\)) # (!\tL|Data|InstReg|out25_to_21\(0)))) # (!\tL|Data|RegFile|Mux24~12_combout\ & (\tL|Data|InstReg|out25_to_21\(0) & 
-- ((\tL|Data|RegFile|regs[9][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux24~12_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[11][7]~q\,
	datad => \tL|Data|RegFile|regs[9][7]~q\,
	combout => \tL|Data|RegFile|Mux24~13_combout\);

-- Location: LCCOMB_X46_Y22_N24
\tL|Data|RegFile|Mux24~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux24~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~3_combout\ & ((\tL|Data|RegFile|rd_data0[8]~2_combout\) # ((\tL|Data|RegFile|Mux24~13_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & 
-- (\tL|Data|RegFile|Mux24~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datac => \tL|Data|RegFile|Mux24~17_combout\,
	datad => \tL|Data|RegFile|Mux24~13_combout\,
	combout => \tL|Data|RegFile|Mux24~18_combout\);

-- Location: LCCOMB_X45_Y22_N4
\tL|Data|RegFile|Mux24~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux24~21_combout\ = (\tL|Data|RegFile|rd_data0[8]~2_combout\ & ((\tL|Data|RegFile|Mux24~18_combout\ & (\tL|Data|RegFile|Mux24~20_combout\)) # (!\tL|Data|RegFile|Mux24~18_combout\ & ((\tL|Data|RegFile|Mux24~11_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & (((\tL|Data|RegFile|Mux24~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datab => \tL|Data|RegFile|Mux24~20_combout\,
	datac => \tL|Data|RegFile|Mux24~11_combout\,
	datad => \tL|Data|RegFile|Mux24~18_combout\,
	combout => \tL|Data|RegFile|Mux24~21_combout\);

-- Location: LCCOMB_X44_Y13_N20
\tL|Data|RegFile|Mux24~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux24~22_combout\ = (\tL|Data|RegFile|Mux24~21_combout\ & ((\tL|Data|RegFile|rd_data0[8]~6_combout\) # ((\tL|Data|InstReg|out25_to_21\(2)) # (\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux24~21_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	datac => \tL|Data|InstReg|out25_to_21\(2),
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux24~22_combout\);

-- Location: FF_X44_Y13_N21
\tL|Data|RegFile|rd_data0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux24~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(7));

-- Location: LCCOMB_X44_Y13_N6
\tL|Data|RegAMux|output[7]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[7]~4_combout\ = (\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(7)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegFile|rd_data0\(7),
	datac => \tL|Data|PCReg|output\(7),
	datad => \tL|Control|WideOr8~combout\,
	combout => \tL|Data|RegAMux|output[7]~4_combout\);

-- Location: LCCOMB_X40_Y10_N30
\tL|Data|ALU|Mux32~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux32~2_combout\ = (!\tL|Data|RegAMux|output[7]~4_combout\ & (!\tL|Data|RegAMux|output[6]~5_combout\ & (!\tL|Data|RegAMux|output[8]~3_combout\ & !\tL|Data|RegAMux|output[5]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[7]~4_combout\,
	datab => \tL|Data|RegAMux|output[6]~5_combout\,
	datac => \tL|Data|RegAMux|output[8]~3_combout\,
	datad => \tL|Data|RegAMux|output[5]~6_combout\,
	combout => \tL|Data|ALU|Mux32~2_combout\);

-- Location: LCCOMB_X42_Y9_N24
\tL|Data|ALU|Mux32~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux32~1_combout\ = (!\tL|Data|RegAMux|output[9]~2_combout\ & (!\tL|Data|RegAMux|output[12]~13_combout\ & (!\tL|Data|RegAMux|output[11]~0_combout\ & !\tL|Data|RegAMux|output[10]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[9]~2_combout\,
	datab => \tL|Data|RegAMux|output[12]~13_combout\,
	datac => \tL|Data|RegAMux|output[11]~0_combout\,
	datad => \tL|Data|RegAMux|output[10]~1_combout\,
	combout => \tL|Data|ALU|Mux32~1_combout\);

-- Location: LCCOMB_X42_Y10_N2
\tL|Data|ALU|Mux32~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux32~4_combout\ = (!\tL|Data|RegAMux|output[19]~26_combout\ & (!\tL|Data|RegAMux|output[17]~28_combout\ & (!\tL|Data|RegAMux|output[18]~27_combout\ & !\tL|Data|RegAMux|output[0]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[19]~26_combout\,
	datab => \tL|Data|RegAMux|output[17]~28_combout\,
	datac => \tL|Data|RegAMux|output[18]~27_combout\,
	datad => \tL|Data|RegAMux|output[0]~12_combout\,
	combout => \tL|Data|ALU|Mux32~4_combout\);

-- Location: LCCOMB_X42_Y9_N2
\tL|Data|ALU|Mux32~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux32~3_combout\ = (!\tL|Data|RegAMux|output[3]~8_combout\ & (!\tL|Data|RegAMux|output[4]~7_combout\ & (!\tL|Data|RegAMux|output[1]~10_combout\ & !\tL|Data|RegAMux|output[2]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[3]~8_combout\,
	datab => \tL|Data|RegAMux|output[4]~7_combout\,
	datac => \tL|Data|RegAMux|output[1]~10_combout\,
	datad => \tL|Data|RegAMux|output[2]~9_combout\,
	combout => \tL|Data|ALU|Mux32~3_combout\);

-- Location: LCCOMB_X42_Y9_N16
\tL|Data|ALU|Mux32~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux32~5_combout\ = (\tL|Data|ALU|Mux32~2_combout\ & (\tL|Data|ALU|Mux32~1_combout\ & (\tL|Data|ALU|Mux32~4_combout\ & \tL|Data|ALU|Mux32~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux32~2_combout\,
	datab => \tL|Data|ALU|Mux32~1_combout\,
	datac => \tL|Data|ALU|Mux32~4_combout\,
	datad => \tL|Data|ALU|Mux32~3_combout\,
	combout => \tL|Data|ALU|Mux32~5_combout\);

-- Location: LCCOMB_X42_Y9_N6
\tL|Data|ALU|Mux32~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux32~7_combout\ = (!\tL|Data|RegAMux|output[29]~16_combout\ & (!\tL|Data|RegAMux|output[27]~18_combout\ & (!\tL|Data|RegAMux|output[30]~15_combout\ & !\tL|Data|RegAMux|output[28]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[29]~16_combout\,
	datab => \tL|Data|RegAMux|output[27]~18_combout\,
	datac => \tL|Data|RegAMux|output[30]~15_combout\,
	datad => \tL|Data|RegAMux|output[28]~17_combout\,
	combout => \tL|Data|ALU|Mux32~7_combout\);

-- Location: LCCOMB_X44_Y15_N18
\tL|Data|ALU|Mux32~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux32~8_combout\ = (!\tL|Data|RegAMux|output[23]~22_combout\ & (!\tL|Data|RegAMux|output[26]~19_combout\ & (!\tL|Data|RegAMux|output[24]~21_combout\ & !\tL|Data|RegAMux|output[25]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[23]~22_combout\,
	datab => \tL|Data|RegAMux|output[26]~19_combout\,
	datac => \tL|Data|RegAMux|output[24]~21_combout\,
	datad => \tL|Data|RegAMux|output[25]~20_combout\,
	combout => \tL|Data|ALU|Mux32~8_combout\);

-- Location: LCCOMB_X44_Y15_N24
\tL|Data|ALU|Mux32~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux32~9_combout\ = (!\tL|Data|RegAMux|output[20]~25_combout\ & (\tL|Data|ALU|Mux32~8_combout\ & (!\tL|Data|RegAMux|output[21]~24_combout\ & !\tL|Data|RegAMux|output[22]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[20]~25_combout\,
	datab => \tL|Data|ALU|Mux32~8_combout\,
	datac => \tL|Data|RegAMux|output[21]~24_combout\,
	datad => \tL|Data|RegAMux|output[22]~23_combout\,
	combout => \tL|Data|ALU|Mux32~9_combout\);

-- Location: LCCOMB_X44_Y12_N22
\tL|Data|ALU|Mux32~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux32~6_combout\ = (!\tL|Data|RegAMux|output[13]~32_combout\ & (!\tL|Data|RegAMux|output[15]~30_combout\ & (!\tL|Data|RegAMux|output[16]~29_combout\ & !\tL|Data|RegAMux|output[14]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[13]~32_combout\,
	datab => \tL|Data|RegAMux|output[15]~30_combout\,
	datac => \tL|Data|RegAMux|output[16]~29_combout\,
	datad => \tL|Data|RegAMux|output[14]~31_combout\,
	combout => \tL|Data|ALU|Mux32~6_combout\);

-- Location: LCCOMB_X43_Y9_N26
\tL|Data|ALU|Mux32~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux32~10_combout\ = (\tL|Data|ALU|Mux32~5_combout\ & (\tL|Data|ALU|Mux32~7_combout\ & (\tL|Data|ALU|Mux32~9_combout\ & \tL|Data|ALU|Mux32~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux32~5_combout\,
	datab => \tL|Data|ALU|Mux32~7_combout\,
	datac => \tL|Data|ALU|Mux32~9_combout\,
	datad => \tL|Data|ALU|Mux32~6_combout\,
	combout => \tL|Data|ALU|Mux32~10_combout\);

-- Location: LCCOMB_X42_Y12_N0
\tL|Data|ALU|Mux32~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux32~11_combout\ = \tL|Data|ALUCtrl|Mux11~1_combout\ $ (((\tL|Data|ALUCtrl|Mux17~3_combout\ & ((\tL|Data|RegAMux|output[31]~14_combout\) # (\tL|Data|ALU|Mux32~10_combout\))) # (!\tL|Data|ALUCtrl|Mux17~3_combout\ & 
-- (!\tL|Data|RegAMux|output[31]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datab => \tL|Data|RegAMux|output[31]~14_combout\,
	datac => \tL|Data|ALUCtrl|Mux11~1_combout\,
	datad => \tL|Data|ALU|Mux32~10_combout\,
	combout => \tL|Data|ALU|Mux32~11_combout\);

-- Location: LCCOMB_X42_Y12_N30
\tL|Data|ALU|Mux32~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux32~12_combout\ = (\tL|Data|ALUCtrl|Mux10~2_combout\ & (((\tL|Data|ALUCtrl|Mux11~0_combout\)))) # (!\tL|Data|ALUCtrl|Mux10~2_combout\ & ((\tL|Data|ALUCtrl|Mux12~2_combout\) # ((\tL|Data|ALUCtrl|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux10~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux12~2_combout\,
	datac => \tL|Data|ALUCtrl|Mux11~1_combout\,
	datad => \tL|Data|ALUCtrl|Mux11~0_combout\,
	combout => \tL|Data|ALU|Mux32~12_combout\);

-- Location: LCCOMB_X42_Y12_N8
\tL|Data|ALUCtrl|Mux9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux9~0_combout\ = (\tL|Data|InstReg|out31_to_26\(1) & (\tL|Data|InstReg|out31_to_26\(2) $ (((\tL|Data|InstReg|out31_to_26\(3) & \tL|Data|InstReg|out31_to_26\(0)))))) # (!\tL|Data|InstReg|out31_to_26\(1) & (\tL|Data|InstReg|out31_to_26\(2) 
-- & ((\tL|Data|InstReg|out31_to_26\(0)) # (!\tL|Data|InstReg|out31_to_26\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out31_to_26\(1),
	datab => \tL|Data|InstReg|out31_to_26\(2),
	datac => \tL|Data|InstReg|out31_to_26\(3),
	datad => \tL|Data|InstReg|out31_to_26\(0),
	combout => \tL|Data|ALUCtrl|Mux9~0_combout\);

-- Location: FF_X43_Y17_N11
\tL|Data|RegFile|regs[4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][18]~q\);

-- Location: FF_X43_Y17_N21
\tL|Data|RegFile|regs[5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][18]~q\);

-- Location: LCCOMB_X43_Y17_N10
\tL|Data|RegFile|Mux13~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux13~14_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1)) # ((\tL|Data|RegFile|regs[5][18]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(0) & (!\tL|Data|InstReg|out25_to_21\(1) & 
-- (\tL|Data|RegFile|regs[4][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[4][18]~q\,
	datad => \tL|Data|RegFile|regs[5][18]~q\,
	combout => \tL|Data|RegFile|Mux13~14_combout\);

-- Location: FF_X46_Y17_N15
\tL|Data|RegFile|regs[6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][18]~q\);

-- Location: LCCOMB_X47_Y17_N16
\tL|Data|RegFile|Mux13~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux13~15_combout\ = (\tL|Data|RegFile|Mux13~14_combout\ & (((\tL|Data|RegFile|regs[7][18]~q\)) # (!\tL|Data|InstReg|out25_to_21\(1)))) # (!\tL|Data|RegFile|Mux13~14_combout\ & (\tL|Data|InstReg|out25_to_21\(1) & 
-- ((\tL|Data|RegFile|regs[6][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux13~14_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[7][18]~q\,
	datad => \tL|Data|RegFile|regs[6][18]~q\,
	combout => \tL|Data|RegFile|Mux13~15_combout\);

-- Location: FF_X46_Y19_N25
\tL|Data|RegFile|regs[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][18]~q\);

-- Location: FF_X49_Y21_N9
\tL|Data|RegFile|regs[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][18]~q\);

-- Location: FF_X49_Y21_N7
\tL|Data|RegFile|regs[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][18]~q\);

-- Location: LCCOMB_X49_Y21_N8
\tL|Data|RegFile|Mux13~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux13~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|rd_data0[8]~4_combout\) # ((\tL|Data|RegFile|regs[2][18]~q\)))) # (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & 
-- (\tL|Data|RegFile|regs[1][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	datac => \tL|Data|RegFile|regs[1][18]~q\,
	datad => \tL|Data|RegFile|regs[2][18]~q\,
	combout => \tL|Data|RegFile|Mux13~16_combout\);

-- Location: LCCOMB_X46_Y19_N24
\tL|Data|RegFile|Mux13~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux13~17_combout\ = (\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|Mux13~16_combout\ & ((\tL|Data|RegFile|regs[3][18]~q\))) # (!\tL|Data|RegFile|Mux13~16_combout\ & (\tL|Data|RegFile|Mux13~15_combout\)))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & (((\tL|Data|RegFile|Mux13~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux13~15_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	datac => \tL|Data|RegFile|regs[3][18]~q\,
	datad => \tL|Data|RegFile|Mux13~16_combout\,
	combout => \tL|Data|RegFile|Mux13~17_combout\);

-- Location: FF_X40_Y22_N3
\tL|Data|RegFile|regs[9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][18]~q\);

-- Location: FF_X40_Y22_N9
\tL|Data|RegFile|regs[11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][18]~q\);

-- Location: FF_X41_Y22_N31
\tL|Data|RegFile|regs[10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][18]~q\);

-- Location: FF_X41_Y22_N5
\tL|Data|RegFile|regs[8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][18]~q\);

-- Location: LCCOMB_X41_Y22_N4
\tL|Data|RegFile|Mux13~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux13~12_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|regs[10][18]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[8][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[10][18]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[8][18]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux13~12_combout\);

-- Location: LCCOMB_X40_Y22_N8
\tL|Data|RegFile|Mux13~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux13~13_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux13~12_combout\ & ((\tL|Data|RegFile|regs[11][18]~q\))) # (!\tL|Data|RegFile|Mux13~12_combout\ & (\tL|Data|RegFile|regs[9][18]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux13~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|regs[9][18]~q\,
	datac => \tL|Data|RegFile|regs[11][18]~q\,
	datad => \tL|Data|RegFile|Mux13~12_combout\,
	combout => \tL|Data|RegFile|Mux13~13_combout\);

-- Location: LCCOMB_X46_Y22_N12
\tL|Data|RegFile|Mux13~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux13~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~3_combout\ & (((\tL|Data|RegFile|rd_data0[8]~2_combout\) # (\tL|Data|RegFile|Mux13~13_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & (\tL|Data|RegFile|Mux13~17_combout\ & 
-- (!\tL|Data|RegFile|rd_data0[8]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datab => \tL|Data|RegFile|Mux13~17_combout\,
	datac => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datad => \tL|Data|RegFile|Mux13~13_combout\,
	combout => \tL|Data|RegFile|Mux13~18_combout\);

-- Location: FF_X37_Y24_N11
\tL|Data|RegFile|regs[13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][18]~q\);

-- Location: FF_X37_Y24_N13
\tL|Data|RegFile|regs[12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][18]~q\);

-- Location: LCCOMB_X37_Y24_N12
\tL|Data|RegFile|Mux13~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux13~19_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[13][18]~q\) # ((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|regs[12][18]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[13][18]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[12][18]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux13~19_combout\);

-- Location: FF_X38_Y24_N21
\tL|Data|RegFile|regs[14][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][18]~q\);

-- Location: FF_X42_Y17_N1
\tL|Data|RegFile|regs[15][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][18]~q\);

-- Location: LCCOMB_X38_Y24_N20
\tL|Data|RegFile|Mux13~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux13~20_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux13~19_combout\ & ((\tL|Data|RegFile|regs[15][18]~q\))) # (!\tL|Data|RegFile|Mux13~19_combout\ & (\tL|Data|RegFile|regs[14][18]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|Mux13~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|Mux13~19_combout\,
	datac => \tL|Data|RegFile|regs[14][18]~q\,
	datad => \tL|Data|RegFile|regs[15][18]~q\,
	combout => \tL|Data|RegFile|Mux13~20_combout\);

-- Location: FF_X39_Y23_N21
\tL|Data|RegFile|regs[25][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][18]~q\);

-- Location: FF_X39_Y23_N31
\tL|Data|RegFile|regs[17][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][18]~q\);

-- Location: LCCOMB_X39_Y23_N30
\tL|Data|RegFile|Mux13~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux13~4_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[25][18]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[17][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[25][18]~q\,
	datac => \tL|Data|RegFile|regs[17][18]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux13~4_combout\);

-- Location: FF_X37_Y23_N31
\tL|Data|RegFile|regs[29][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][18]~q\);

-- Location: FF_X37_Y23_N1
\tL|Data|RegFile|regs[21][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][18]~q\);

-- Location: LCCOMB_X37_Y23_N30
\tL|Data|RegFile|Mux13~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux13~5_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux13~4_combout\ & (\tL|Data|RegFile|regs[29][18]~q\)) # (!\tL|Data|RegFile|Mux13~4_combout\ & ((\tL|Data|RegFile|regs[21][18]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|Mux13~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|Mux13~4_combout\,
	datac => \tL|Data|RegFile|regs[29][18]~q\,
	datad => \tL|Data|RegFile|regs[21][18]~q\,
	combout => \tL|Data|RegFile|Mux13~5_combout\);

-- Location: FF_X40_Y24_N3
\tL|Data|RegFile|regs[16][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][18]~q\);

-- Location: FF_X40_Y24_N9
\tL|Data|RegFile|regs[24][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][18]~q\);

-- Location: LCCOMB_X40_Y24_N2
\tL|Data|RegFile|Mux13~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux13~6_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|InstReg|out25_to_21\(3))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[24][18]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[16][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[16][18]~q\,
	datad => \tL|Data|RegFile|regs[24][18]~q\,
	combout => \tL|Data|RegFile|Mux13~6_combout\);

-- Location: FF_X41_Y24_N15
\tL|Data|RegFile|regs[20][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][18]~q\);

-- Location: FF_X41_Y24_N1
\tL|Data|RegFile|regs[28][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][18]~q\);

-- Location: LCCOMB_X41_Y24_N0
\tL|Data|RegFile|Mux13~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux13~7_combout\ = (\tL|Data|RegFile|Mux13~6_combout\ & (((\tL|Data|RegFile|regs[28][18]~q\) # (!\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|RegFile|Mux13~6_combout\ & (\tL|Data|RegFile|regs[20][18]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux13~6_combout\,
	datab => \tL|Data|RegFile|regs[20][18]~q\,
	datac => \tL|Data|RegFile|regs[28][18]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux13~7_combout\);

-- Location: LCCOMB_X41_Y22_N10
\tL|Data|RegFile|Mux13~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux13~8_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|InstReg|out25_to_21\(0))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|Mux13~5_combout\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux13~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|Mux13~5_combout\,
	datad => \tL|Data|RegFile|Mux13~7_combout\,
	combout => \tL|Data|RegFile|Mux13~8_combout\);

-- Location: FF_X40_Y25_N29
\tL|Data|RegFile|regs[22][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][18]~q\);

-- Location: FF_X40_Y25_N31
\tL|Data|RegFile|regs[18][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][18]~q\);

-- Location: LCCOMB_X40_Y25_N30
\tL|Data|RegFile|Mux13~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux13~2_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[22][18]~q\) # ((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|regs[18][18]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[22][18]~q\,
	datac => \tL|Data|RegFile|regs[18][18]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux13~2_combout\);

-- Location: FF_X41_Y26_N9
\tL|Data|RegFile|regs[26][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][18]~q\);

-- Location: FF_X41_Y26_N19
\tL|Data|RegFile|regs[30][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][18]~q\);

-- Location: LCCOMB_X41_Y26_N8
\tL|Data|RegFile|Mux13~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux13~3_combout\ = (\tL|Data|RegFile|Mux13~2_combout\ & (((\tL|Data|RegFile|regs[30][18]~q\)) # (!\tL|Data|InstReg|out25_to_21\(3)))) # (!\tL|Data|RegFile|Mux13~2_combout\ & (\tL|Data|InstReg|out25_to_21\(3) & 
-- (\tL|Data|RegFile|regs[26][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux13~2_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[26][18]~q\,
	datad => \tL|Data|RegFile|regs[30][18]~q\,
	combout => \tL|Data|RegFile|Mux13~3_combout\);

-- Location: LCCOMB_X41_Y19_N24
\tL|Data|RegFile|regs[31][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][18]~feeder_combout\ = \tL|Data|RegFile|regs[31][18]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegFile|regs[31][18]~15_combout\,
	combout => \tL|Data|RegFile|regs[31][18]~feeder_combout\);

-- Location: FF_X41_Y19_N25
\tL|Data|RegFile|regs[31][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][18]~feeder_combout\,
	asdata => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Control|ALT_INV_curr_state.jal_2~q\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][18]~q\);

-- Location: FF_X41_Y23_N15
\tL|Data|RegFile|regs[23][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][18]~q\);

-- Location: FF_X41_Y23_N21
\tL|Data|RegFile|regs[19][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][18]~q\);

-- Location: LCCOMB_X41_Y23_N20
\tL|Data|RegFile|Mux13~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux13~9_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[23][18]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[19][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[23][18]~q\,
	datac => \tL|Data|RegFile|regs[19][18]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux13~9_combout\);

-- Location: FF_X46_Y21_N15
\tL|Data|RegFile|regs[27][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][18]~q\);

-- Location: LCCOMB_X46_Y21_N14
\tL|Data|RegFile|Mux13~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux13~10_combout\ = (\tL|Data|RegFile|Mux13~9_combout\ & ((\tL|Data|RegFile|regs[31][18]~q\) # ((!\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|RegFile|Mux13~9_combout\ & (((\tL|Data|RegFile|regs[27][18]~q\ & 
-- \tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[31][18]~q\,
	datab => \tL|Data|RegFile|Mux13~9_combout\,
	datac => \tL|Data|RegFile|regs[27][18]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux13~10_combout\);

-- Location: LCCOMB_X45_Y22_N30
\tL|Data|RegFile|Mux13~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux13~11_combout\ = (\tL|Data|RegFile|Mux13~8_combout\ & (((\tL|Data|RegFile|Mux13~10_combout\) # (!\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|RegFile|Mux13~8_combout\ & (\tL|Data|RegFile|Mux13~3_combout\ & 
-- (\tL|Data|InstReg|out25_to_21\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux13~8_combout\,
	datab => \tL|Data|RegFile|Mux13~3_combout\,
	datac => \tL|Data|InstReg|out25_to_21\(1),
	datad => \tL|Data|RegFile|Mux13~10_combout\,
	combout => \tL|Data|RegFile|Mux13~11_combout\);

-- Location: LCCOMB_X46_Y22_N26
\tL|Data|RegFile|Mux13~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux13~21_combout\ = (\tL|Data|RegFile|Mux13~18_combout\ & ((\tL|Data|RegFile|Mux13~20_combout\) # ((!\tL|Data|RegFile|rd_data0[8]~2_combout\)))) # (!\tL|Data|RegFile|Mux13~18_combout\ & (((\tL|Data|RegFile|rd_data0[8]~2_combout\ & 
-- \tL|Data|RegFile|Mux13~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux13~18_combout\,
	datab => \tL|Data|RegFile|Mux13~20_combout\,
	datac => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datad => \tL|Data|RegFile|Mux13~11_combout\,
	combout => \tL|Data|RegFile|Mux13~21_combout\);

-- Location: LCCOMB_X43_Y13_N16
\tL|Data|RegFile|Mux13~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux13~22_combout\ = (\tL|Data|RegFile|Mux13~21_combout\ & ((\tL|Data|InstReg|out25_to_21\(2)) # ((\tL|Data|RegFile|rd_data0[8]~6_combout\) # (\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	datac => \tL|Data|InstReg|out25_to_21\(0),
	datad => \tL|Data|RegFile|Mux13~21_combout\,
	combout => \tL|Data|RegFile|Mux13~22_combout\);

-- Location: FF_X43_Y13_N17
\tL|Data|RegFile|rd_data0[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux13~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(18));

-- Location: LCCOMB_X43_Y13_N24
\tL|Data|ALU|Equal0~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~31_combout\ = (\tL|Data|RegBMux|output[18]~34_combout\ & (\tL|Data|RegFile|rd_data0\(18) & (\tL|Data|RegFile|rd_data0\(19) $ (!\tL|Data|RegBMux|output[19]~63_combout\)))) # (!\tL|Data|RegBMux|output[18]~34_combout\ & 
-- (!\tL|Data|RegFile|rd_data0\(18) & (\tL|Data|RegFile|rd_data0\(19) $ (!\tL|Data|RegBMux|output[19]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[18]~34_combout\,
	datab => \tL|Data|RegFile|rd_data0\(19),
	datac => \tL|Data|RegBMux|output[19]~63_combout\,
	datad => \tL|Data|RegFile|rd_data0\(18),
	combout => \tL|Data|ALU|Equal0~31_combout\);

-- Location: LCCOMB_X39_Y13_N2
\tL|Data|ALU|Equal0~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~32_combout\ = (\tL|Data|RegFile|rd_data0\(15) & (\tL|Data|RegBMux|output[15]~41_combout\ & (\tL|Data|RegFile|rd_data0\(21) $ (!\tL|Data|RegBMux|output[21]~61_combout\)))) # (!\tL|Data|RegFile|rd_data0\(15) & 
-- (!\tL|Data|RegBMux|output[15]~41_combout\ & (\tL|Data|RegFile|rd_data0\(21) $ (!\tL|Data|RegBMux|output[21]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0\(15),
	datab => \tL|Data|RegFile|rd_data0\(21),
	datac => \tL|Data|RegBMux|output[21]~61_combout\,
	datad => \tL|Data|RegBMux|output[15]~41_combout\,
	combout => \tL|Data|ALU|Equal0~32_combout\);

-- Location: LCCOMB_X31_Y14_N16
\tL|Data|ALU|Equal0~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~30_combout\ = (\tL|Data|RegBMux|output[16]~37_combout\ & (!\tL|Data|RegFile|rd_data0\(16) & (\tL|Data|RegBMux|output[17]~39_combout\ $ (!\tL|Data|RegFile|rd_data0\(17))))) # (!\tL|Data|RegBMux|output[16]~37_combout\ & 
-- (\tL|Data|RegFile|rd_data0\(16) & (\tL|Data|RegBMux|output[17]~39_combout\ $ (!\tL|Data|RegFile|rd_data0\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[16]~37_combout\,
	datab => \tL|Data|RegFile|rd_data0\(16),
	datac => \tL|Data|RegBMux|output[17]~39_combout\,
	datad => \tL|Data|RegFile|rd_data0\(17),
	combout => \tL|Data|ALU|Equal0~30_combout\);

-- Location: FF_X41_Y22_N23
\tL|Data|RegFile|regs[8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][20]~q\);

-- Location: FF_X41_Y22_N13
\tL|Data|RegFile|regs[10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][20]~q\);

-- Location: LCCOMB_X41_Y22_N22
\tL|Data|RegFile|Mux11~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux11~12_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0)) # ((\tL|Data|RegFile|regs[10][20]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(1) & (!\tL|Data|InstReg|out25_to_21\(0) & 
-- (\tL|Data|RegFile|regs[8][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[8][20]~q\,
	datad => \tL|Data|RegFile|regs[10][20]~q\,
	combout => \tL|Data|RegFile|Mux11~12_combout\);

-- Location: FF_X45_Y22_N11
\tL|Data|RegFile|regs[11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][20]~q\);

-- Location: FF_X45_Y22_N1
\tL|Data|RegFile|regs[9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][20]~q\);

-- Location: LCCOMB_X45_Y22_N10
\tL|Data|RegFile|Mux11~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux11~13_combout\ = (\tL|Data|RegFile|Mux11~12_combout\ & (((\tL|Data|RegFile|regs[11][20]~q\)) # (!\tL|Data|InstReg|out25_to_21\(0)))) # (!\tL|Data|RegFile|Mux11~12_combout\ & (\tL|Data|InstReg|out25_to_21\(0) & 
-- ((\tL|Data|RegFile|regs[9][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux11~12_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[11][20]~q\,
	datad => \tL|Data|RegFile|regs[9][20]~q\,
	combout => \tL|Data|RegFile|Mux11~13_combout\);

-- Location: FF_X49_Y20_N15
\tL|Data|RegFile|regs[6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][20]~q\);

-- Location: FF_X49_Y20_N17
\tL|Data|RegFile|regs[7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][20]~q\);

-- Location: FF_X43_Y17_N7
\tL|Data|RegFile|regs[4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][20]~q\);

-- Location: FF_X43_Y17_N29
\tL|Data|RegFile|regs[5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][20]~q\);

-- Location: LCCOMB_X43_Y17_N6
\tL|Data|RegFile|Mux11~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux11~14_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1)) # ((\tL|Data|RegFile|regs[5][20]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(0) & (!\tL|Data|InstReg|out25_to_21\(1) & 
-- (\tL|Data|RegFile|regs[4][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[4][20]~q\,
	datad => \tL|Data|RegFile|regs[5][20]~q\,
	combout => \tL|Data|RegFile|Mux11~14_combout\);

-- Location: LCCOMB_X49_Y20_N16
\tL|Data|RegFile|Mux11~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux11~15_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux11~14_combout\ & ((\tL|Data|RegFile|regs[7][20]~q\))) # (!\tL|Data|RegFile|Mux11~14_combout\ & (\tL|Data|RegFile|regs[6][20]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux11~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|regs[6][20]~q\,
	datac => \tL|Data|RegFile|regs[7][20]~q\,
	datad => \tL|Data|RegFile|Mux11~14_combout\,
	combout => \tL|Data|RegFile|Mux11~15_combout\);

-- Location: FF_X44_Y20_N17
\tL|Data|RegFile|regs[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][20]~q\);

-- Location: FF_X45_Y20_N1
\tL|Data|RegFile|regs[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][20]~q\);

-- Location: FF_X45_Y20_N11
\tL|Data|RegFile|regs[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][20]~q\);

-- Location: LCCOMB_X45_Y20_N0
\tL|Data|RegFile|Mux11~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux11~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|rd_data0[8]~4_combout\) # ((\tL|Data|RegFile|regs[2][20]~q\)))) # (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & 
-- (\tL|Data|RegFile|regs[1][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	datac => \tL|Data|RegFile|regs[1][20]~q\,
	datad => \tL|Data|RegFile|regs[2][20]~q\,
	combout => \tL|Data|RegFile|Mux11~16_combout\);

-- Location: LCCOMB_X44_Y20_N16
\tL|Data|RegFile|Mux11~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux11~17_combout\ = (\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|Mux11~16_combout\ & ((\tL|Data|RegFile|regs[3][20]~q\))) # (!\tL|Data|RegFile|Mux11~16_combout\ & (\tL|Data|RegFile|Mux11~15_combout\)))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & (((\tL|Data|RegFile|Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	datab => \tL|Data|RegFile|Mux11~15_combout\,
	datac => \tL|Data|RegFile|regs[3][20]~q\,
	datad => \tL|Data|RegFile|Mux11~16_combout\,
	combout => \tL|Data|RegFile|Mux11~17_combout\);

-- Location: LCCOMB_X44_Y20_N8
\tL|Data|RegFile|Mux11~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux11~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~3_combout\ & ((\tL|Data|RegFile|rd_data0[8]~2_combout\) # ((\tL|Data|RegFile|Mux11~13_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & 
-- ((\tL|Data|RegFile|Mux11~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datac => \tL|Data|RegFile|Mux11~13_combout\,
	datad => \tL|Data|RegFile|Mux11~17_combout\,
	combout => \tL|Data|RegFile|Mux11~18_combout\);

-- Location: FF_X44_Y19_N19
\tL|Data|RegFile|regs[14][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][20]~q\);

-- Location: FF_X43_Y19_N17
\tL|Data|RegFile|regs[13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][20]~q\);

-- Location: FF_X43_Y19_N7
\tL|Data|RegFile|regs[12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][20]~q\);

-- Location: LCCOMB_X43_Y19_N6
\tL|Data|RegFile|Mux11~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux11~19_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|regs[13][20]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[12][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|regs[13][20]~q\,
	datac => \tL|Data|RegFile|regs[12][20]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux11~19_combout\);

-- Location: LCCOMB_X44_Y19_N18
\tL|Data|RegFile|Mux11~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux11~20_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux11~19_combout\ & (\tL|Data|RegFile|regs[15][20]~q\)) # (!\tL|Data|RegFile|Mux11~19_combout\ & ((\tL|Data|RegFile|regs[14][20]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux11~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|regs[15][20]~q\,
	datac => \tL|Data|RegFile|regs[14][20]~q\,
	datad => \tL|Data|RegFile|Mux11~19_combout\,
	combout => \tL|Data|RegFile|Mux11~20_combout\);

-- Location: FF_X44_Y24_N7
\tL|Data|RegFile|regs[18][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][20]~q\);

-- Location: FF_X44_Y24_N13
\tL|Data|RegFile|regs[22][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][20]~q\);

-- Location: LCCOMB_X44_Y24_N6
\tL|Data|RegFile|Mux11~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux11~2_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3)) # ((\tL|Data|RegFile|regs[22][20]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(2) & (!\tL|Data|InstReg|out25_to_21\(3) & 
-- (\tL|Data|RegFile|regs[18][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[18][20]~q\,
	datad => \tL|Data|RegFile|regs[22][20]~q\,
	combout => \tL|Data|RegFile|Mux11~2_combout\);

-- Location: FF_X45_Y23_N19
\tL|Data|RegFile|regs[30][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][20]~q\);

-- Location: FF_X45_Y23_N21
\tL|Data|RegFile|regs[26][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][20]~q\);

-- Location: LCCOMB_X45_Y23_N20
\tL|Data|RegFile|Mux11~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux11~3_combout\ = (\tL|Data|RegFile|Mux11~2_combout\ & ((\tL|Data|RegFile|regs[30][20]~q\) # ((!\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|RegFile|Mux11~2_combout\ & (((\tL|Data|RegFile|regs[26][20]~q\ & 
-- \tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux11~2_combout\,
	datab => \tL|Data|RegFile|regs[30][20]~q\,
	datac => \tL|Data|RegFile|regs[26][20]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux11~3_combout\);

-- Location: FF_X41_Y21_N1
\tL|Data|RegFile|regs[25][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][20]~q\);

-- Location: FF_X41_Y21_N3
\tL|Data|RegFile|regs[17][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][20]~q\);

-- Location: LCCOMB_X41_Y21_N2
\tL|Data|RegFile|Mux11~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux11~4_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[25][20]~q\) # ((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|regs[17][20]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[25][20]~q\,
	datac => \tL|Data|RegFile|regs[17][20]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux11~4_combout\);

-- Location: FF_X40_Y23_N9
\tL|Data|RegFile|regs[29][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][20]~q\);

-- Location: FF_X40_Y23_N19
\tL|Data|RegFile|regs[21][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][20]~q\);

-- Location: LCCOMB_X40_Y23_N8
\tL|Data|RegFile|Mux11~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux11~5_combout\ = (\tL|Data|RegFile|Mux11~4_combout\ & (((\tL|Data|RegFile|regs[29][20]~q\)) # (!\tL|Data|InstReg|out25_to_21\(2)))) # (!\tL|Data|RegFile|Mux11~4_combout\ & (\tL|Data|InstReg|out25_to_21\(2) & 
-- ((\tL|Data|RegFile|regs[21][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux11~4_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[29][20]~q\,
	datad => \tL|Data|RegFile|regs[21][20]~q\,
	combout => \tL|Data|RegFile|Mux11~5_combout\);

-- Location: FF_X41_Y24_N23
\tL|Data|RegFile|regs[20][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][20]~q\);

-- Location: FF_X42_Y24_N23
\tL|Data|RegFile|regs[16][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][20]~q\);

-- Location: FF_X42_Y24_N29
\tL|Data|RegFile|regs[24][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][20]~q\);

-- Location: LCCOMB_X42_Y24_N22
\tL|Data|RegFile|Mux11~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux11~6_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|InstReg|out25_to_21\(3))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[24][20]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[16][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[16][20]~q\,
	datad => \tL|Data|RegFile|regs[24][20]~q\,
	combout => \tL|Data|RegFile|Mux11~6_combout\);

-- Location: FF_X41_Y24_N5
\tL|Data|RegFile|regs[28][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][20]~q\);

-- Location: LCCOMB_X41_Y24_N4
\tL|Data|RegFile|Mux11~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux11~7_combout\ = (\tL|Data|RegFile|Mux11~6_combout\ & (((\tL|Data|RegFile|regs[28][20]~q\) # (!\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|RegFile|Mux11~6_combout\ & (\tL|Data|RegFile|regs[20][20]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[20][20]~q\,
	datab => \tL|Data|RegFile|Mux11~6_combout\,
	datac => \tL|Data|RegFile|regs[28][20]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux11~7_combout\);

-- Location: LCCOMB_X40_Y23_N22
\tL|Data|RegFile|Mux11~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux11~8_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1)) # ((\tL|Data|RegFile|Mux11~5_combout\)))) # (!\tL|Data|InstReg|out25_to_21\(0) & (!\tL|Data|InstReg|out25_to_21\(1) & 
-- ((\tL|Data|RegFile|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|Mux11~5_combout\,
	datad => \tL|Data|RegFile|Mux11~7_combout\,
	combout => \tL|Data|RegFile|Mux11~8_combout\);

-- Location: LCCOMB_X41_Y19_N12
\tL|Data|RegFile|regs[31][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][20]~feeder_combout\ = \tL|Data|RegFile|regs[31][20]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][20]~17_combout\,
	combout => \tL|Data|RegFile|regs[31][20]~feeder_combout\);

-- Location: FF_X41_Y19_N13
\tL|Data|RegFile|regs[31][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][20]~feeder_combout\,
	asdata => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Control|ALT_INV_curr_state.jal_2~q\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][20]~q\);

-- Location: FF_X47_Y23_N27
\tL|Data|RegFile|regs[19][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][20]~q\);

-- Location: FF_X47_Y23_N25
\tL|Data|RegFile|regs[23][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][20]~q\);

-- Location: LCCOMB_X47_Y23_N26
\tL|Data|RegFile|Mux11~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux11~9_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3)) # ((\tL|Data|RegFile|regs[23][20]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(2) & (!\tL|Data|InstReg|out25_to_21\(3) & 
-- (\tL|Data|RegFile|regs[19][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[19][20]~q\,
	datad => \tL|Data|RegFile|regs[23][20]~q\,
	combout => \tL|Data|RegFile|Mux11~9_combout\);

-- Location: FF_X43_Y23_N15
\tL|Data|RegFile|regs[27][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][20]~q\);

-- Location: LCCOMB_X43_Y23_N14
\tL|Data|RegFile|Mux11~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux11~10_combout\ = (\tL|Data|RegFile|Mux11~9_combout\ & ((\tL|Data|RegFile|regs[31][20]~q\) # ((!\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|RegFile|Mux11~9_combout\ & (((\tL|Data|RegFile|regs[27][20]~q\ & 
-- \tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[31][20]~q\,
	datab => \tL|Data|RegFile|Mux11~9_combout\,
	datac => \tL|Data|RegFile|regs[27][20]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux11~10_combout\);

-- Location: LCCOMB_X44_Y23_N26
\tL|Data|RegFile|Mux11~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux11~11_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux11~8_combout\ & ((\tL|Data|RegFile|Mux11~10_combout\))) # (!\tL|Data|RegFile|Mux11~8_combout\ & (\tL|Data|RegFile|Mux11~3_combout\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux11~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux11~3_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|Mux11~8_combout\,
	datad => \tL|Data|RegFile|Mux11~10_combout\,
	combout => \tL|Data|RegFile|Mux11~11_combout\);

-- Location: LCCOMB_X44_Y19_N30
\tL|Data|RegFile|Mux11~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux11~21_combout\ = (\tL|Data|RegFile|rd_data0[8]~2_combout\ & ((\tL|Data|RegFile|Mux11~18_combout\ & (\tL|Data|RegFile|Mux11~20_combout\)) # (!\tL|Data|RegFile|Mux11~18_combout\ & ((\tL|Data|RegFile|Mux11~11_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & (\tL|Data|RegFile|Mux11~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datab => \tL|Data|RegFile|Mux11~18_combout\,
	datac => \tL|Data|RegFile|Mux11~20_combout\,
	datad => \tL|Data|RegFile|Mux11~11_combout\,
	combout => \tL|Data|RegFile|Mux11~21_combout\);

-- Location: LCCOMB_X35_Y14_N6
\tL|Data|RegFile|Mux11~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux11~22_combout\ = (\tL|Data|RegFile|Mux11~21_combout\ & ((\tL|Data|RegFile|rd_data0[8]~6_combout\) # ((\tL|Data|InstReg|out25_to_21\(0)) # (\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|Mux11~21_combout\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux11~22_combout\);

-- Location: FF_X35_Y14_N7
\tL|Data|RegFile|rd_data0[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux11~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(20));

-- Location: LCCOMB_X35_Y14_N24
\tL|Data|ALU|Equal0~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~33_combout\ = \tL|Data|RegFile|rd_data0\(20) $ (((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|RegFile|rd_data1\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|Equal2~2_combout\,
	datab => \tL|Data|RegFile|rd_data1\(20),
	datac => \tL|Data|RegBMux|output[18]~48_combout\,
	datad => \tL|Data|RegFile|rd_data0\(20),
	combout => \tL|Data|ALU|Equal0~33_combout\);

-- Location: LCCOMB_X36_Y14_N28
\tL|Data|ALU|Equal0~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~34_combout\ = (\tL|Data|ALU|Equal0~31_combout\ & (\tL|Data|ALU|Equal0~32_combout\ & (\tL|Data|ALU|Equal0~30_combout\ & !\tL|Data|ALU|Equal0~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Equal0~31_combout\,
	datab => \tL|Data|ALU|Equal0~32_combout\,
	datac => \tL|Data|ALU|Equal0~30_combout\,
	datad => \tL|Data|ALU|Equal0~33_combout\,
	combout => \tL|Data|ALU|Equal0~34_combout\);

-- Location: LCCOMB_X35_Y12_N10
\tL|Data|ALU|Equal0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~20_combout\ = (\tL|Data|RegFile|rd_data0\(12) & (\tL|Data|RegBMux|output[12]~45_combout\ & (\tL|Data|RegFile|rd_data0\(11) $ (!\tL|Data|RegBMux|output[11]~27_combout\)))) # (!\tL|Data|RegFile|rd_data0\(12) & 
-- (!\tL|Data|RegBMux|output[12]~45_combout\ & (\tL|Data|RegFile|rd_data0\(11) $ (!\tL|Data|RegBMux|output[11]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0\(12),
	datab => \tL|Data|RegFile|rd_data0\(11),
	datac => \tL|Data|RegBMux|output[11]~27_combout\,
	datad => \tL|Data|RegBMux|output[12]~45_combout\,
	combout => \tL|Data|ALU|Equal0~20_combout\);

-- Location: LCCOMB_X44_Y14_N0
\tL|Data|ALU|Equal0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~19_combout\ = (\tL|Data|RegBMux|output[9]~25_combout\ & (\tL|Data|RegFile|rd_data0\(9) & (\tL|Data|RegFile|rd_data0\(10) $ (!\tL|Data|RegBMux|output[10]~23_combout\)))) # (!\tL|Data|RegBMux|output[9]~25_combout\ & 
-- (!\tL|Data|RegFile|rd_data0\(9) & (\tL|Data|RegFile|rd_data0\(10) $ (!\tL|Data|RegBMux|output[10]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[9]~25_combout\,
	datab => \tL|Data|RegFile|rd_data0\(9),
	datac => \tL|Data|RegFile|rd_data0\(10),
	datad => \tL|Data|RegBMux|output[10]~23_combout\,
	combout => \tL|Data|ALU|Equal0~19_combout\);

-- Location: LCCOMB_X39_Y11_N14
\tL|Data|ALU|Equal0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~21_combout\ = (\tL|Data|RegFile|rd_data0\(31) & (\tL|Data|RegFile|rd_data1\(31) & (\tL|Data|RegFile|rd_data0\(30) $ (!\tL|Data|RegFile|rd_data1\(30))))) # (!\tL|Data|RegFile|rd_data0\(31) & (!\tL|Data|RegFile|rd_data1\(31) & 
-- (\tL|Data|RegFile|rd_data0\(30) $ (!\tL|Data|RegFile|rd_data1\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0\(31),
	datab => \tL|Data|RegFile|rd_data0\(30),
	datac => \tL|Data|RegFile|rd_data1\(30),
	datad => \tL|Data|RegFile|rd_data1\(31),
	combout => \tL|Data|ALU|Equal0~21_combout\);

-- Location: LCCOMB_X43_Y14_N8
\tL|Data|ALU|Equal0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~24_combout\ = (\tL|Data|RegFile|rd_data1\(26) & (\tL|Data|RegFile|rd_data0\(26) & (\tL|Data|RegFile|rd_data0\(27) $ (!\tL|Data|RegFile|rd_data1\(27))))) # (!\tL|Data|RegFile|rd_data1\(26) & (!\tL|Data|RegFile|rd_data0\(26) & 
-- (\tL|Data|RegFile|rd_data0\(27) $ (!\tL|Data|RegFile|rd_data1\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(26),
	datab => \tL|Data|RegFile|rd_data0\(26),
	datac => \tL|Data|RegFile|rd_data0\(27),
	datad => \tL|Data|RegFile|rd_data1\(27),
	combout => \tL|Data|ALU|Equal0~24_combout\);

-- Location: LCCOMB_X43_Y14_N18
\tL|Data|ALU|Equal0~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~25_combout\ = (\tL|Data|RegFile|rd_data0\(28) & (\tL|Data|RegFile|rd_data1\(28) & (\tL|Data|RegFile|rd_data1\(29) $ (!\tL|Data|RegFile|rd_data0\(29))))) # (!\tL|Data|RegFile|rd_data0\(28) & (!\tL|Data|RegFile|rd_data1\(28) & 
-- (\tL|Data|RegFile|rd_data1\(29) $ (!\tL|Data|RegFile|rd_data0\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0\(28),
	datab => \tL|Data|RegFile|rd_data1\(28),
	datac => \tL|Data|RegFile|rd_data1\(29),
	datad => \tL|Data|RegFile|rd_data0\(29),
	combout => \tL|Data|ALU|Equal0~25_combout\);

-- Location: LCCOMB_X44_Y15_N30
\tL|Data|ALU|Equal0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~22_combout\ = (\tL|Data|RegFile|rd_data0\(23) & (\tL|Data|RegFile|rd_data1\(23) & (\tL|Data|RegFile|rd_data1\(22) $ (!\tL|Data|RegFile|rd_data0\(22))))) # (!\tL|Data|RegFile|rd_data0\(23) & (!\tL|Data|RegFile|rd_data1\(23) & 
-- (\tL|Data|RegFile|rd_data1\(22) $ (!\tL|Data|RegFile|rd_data0\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0\(23),
	datab => \tL|Data|RegFile|rd_data1\(23),
	datac => \tL|Data|RegFile|rd_data1\(22),
	datad => \tL|Data|RegFile|rd_data0\(22),
	combout => \tL|Data|ALU|Equal0~22_combout\);

-- Location: LCCOMB_X45_Y14_N28
\tL|Data|ALU|Equal0~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~23_combout\ = (\tL|Data|RegFile|rd_data0\(24) & (\tL|Data|RegFile|rd_data1\(24) & (\tL|Data|RegFile|rd_data0\(25) $ (!\tL|Data|RegFile|rd_data1\(25))))) # (!\tL|Data|RegFile|rd_data0\(24) & (!\tL|Data|RegFile|rd_data1\(24) & 
-- (\tL|Data|RegFile|rd_data0\(25) $ (!\tL|Data|RegFile|rd_data1\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0\(24),
	datab => \tL|Data|RegFile|rd_data1\(24),
	datac => \tL|Data|RegFile|rd_data0\(25),
	datad => \tL|Data|RegFile|rd_data1\(25),
	combout => \tL|Data|ALU|Equal0~23_combout\);

-- Location: LCCOMB_X44_Y14_N2
\tL|Data|ALU|Equal0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~26_combout\ = (\tL|Data|ALU|Equal0~24_combout\ & (\tL|Data|ALU|Equal0~25_combout\ & (\tL|Data|ALU|Equal0~22_combout\ & \tL|Data|ALU|Equal0~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Equal0~24_combout\,
	datab => \tL|Data|ALU|Equal0~25_combout\,
	datac => \tL|Data|ALU|Equal0~22_combout\,
	datad => \tL|Data|ALU|Equal0~23_combout\,
	combout => \tL|Data|ALU|Equal0~26_combout\);

-- Location: LCCOMB_X40_Y11_N22
\tL|Data|ALU|Equal0~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~27_combout\ = (\tL|Data|ALU|Equal0~21_combout\ & (\tL|Data|ALU|Equal0~26_combout\ & (\tL|Data|RegFile|rd_data0\(2) $ (!\tL|Data|RegBMux|output[2]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Equal0~21_combout\,
	datab => \tL|Data|RegFile|rd_data0\(2),
	datac => \tL|Data|ALU|Equal0~26_combout\,
	datad => \tL|Data|RegBMux|output[2]~31_combout\,
	combout => \tL|Data|ALU|Equal0~27_combout\);

-- Location: LCCOMB_X44_Y12_N16
\tL|Data|ALU|Equal0~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~28_combout\ = (\tL|Data|RegBMux|output[14]~43_combout\ & (\tL|Data|RegFile|rd_data0\(14) & (\tL|Data|RegBMux|output[13]~47_combout\ $ (!\tL|Data|RegFile|rd_data0\(13))))) # (!\tL|Data|RegBMux|output[14]~43_combout\ & 
-- (!\tL|Data|RegFile|rd_data0\(14) & (\tL|Data|RegBMux|output[13]~47_combout\ $ (!\tL|Data|RegFile|rd_data0\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[14]~43_combout\,
	datab => \tL|Data|RegFile|rd_data0\(14),
	datac => \tL|Data|RegBMux|output[13]~47_combout\,
	datad => \tL|Data|RegFile|rd_data0\(13),
	combout => \tL|Data|ALU|Equal0~28_combout\);

-- Location: LCCOMB_X43_Y12_N14
\tL|Data|ALU|Equal0~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~29_combout\ = (\tL|Data|ALU|Equal0~20_combout\ & (\tL|Data|ALU|Equal0~19_combout\ & (\tL|Data|ALU|Equal0~27_combout\ & \tL|Data|ALU|Equal0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Equal0~20_combout\,
	datab => \tL|Data|ALU|Equal0~19_combout\,
	datac => \tL|Data|ALU|Equal0~27_combout\,
	datad => \tL|Data|ALU|Equal0~28_combout\,
	combout => \tL|Data|ALU|Equal0~29_combout\);

-- Location: LCCOMB_X39_Y12_N6
\tL|Data|ALU|Equal0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~17_combout\ = (\tL|Data|RegFile|rd_data0\(7) & (\tL|Data|RegBMux|output[7]~19_combout\ & (\tL|Data|RegBMux|output[8]~21_combout\ $ (!\tL|Data|RegFile|rd_data0\(8))))) # (!\tL|Data|RegFile|rd_data0\(7) & 
-- (!\tL|Data|RegBMux|output[7]~19_combout\ & (\tL|Data|RegBMux|output[8]~21_combout\ $ (!\tL|Data|RegFile|rd_data0\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0\(7),
	datab => \tL|Data|RegBMux|output[8]~21_combout\,
	datac => \tL|Data|RegFile|rd_data0\(8),
	datad => \tL|Data|RegBMux|output[7]~19_combout\,
	combout => \tL|Data|ALU|Equal0~17_combout\);

-- Location: LCCOMB_X38_Y12_N18
\tL|Data|ALU|Equal0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~15_combout\ = (\tL|Data|RegFile|rd_data0\(3) & (\tL|Data|RegBMux|output[3]~33_combout\ & (\tL|Data|RegFile|rd_data0\(4) $ (!\tL|Data|RegBMux|output[4]~13_combout\)))) # (!\tL|Data|RegFile|rd_data0\(3) & 
-- (!\tL|Data|RegBMux|output[3]~33_combout\ & (\tL|Data|RegFile|rd_data0\(4) $ (!\tL|Data|RegBMux|output[4]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0\(3),
	datab => \tL|Data|RegFile|rd_data0\(4),
	datac => \tL|Data|RegBMux|output[3]~33_combout\,
	datad => \tL|Data|RegBMux|output[4]~13_combout\,
	combout => \tL|Data|ALU|Equal0~15_combout\);

-- Location: LCCOMB_X40_Y13_N2
\tL|Data|ALU|Equal0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~16_combout\ = (\tL|Data|RegFile|rd_data0\(6) & (\tL|Data|RegBMux|output[6]~15_combout\ & (\tL|Data|RegBMux|output[5]~17_combout\ $ (!\tL|Data|RegFile|rd_data0\(5))))) # (!\tL|Data|RegFile|rd_data0\(6) & 
-- (!\tL|Data|RegBMux|output[6]~15_combout\ & (\tL|Data|RegBMux|output[5]~17_combout\ $ (!\tL|Data|RegFile|rd_data0\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0\(6),
	datab => \tL|Data|RegBMux|output[5]~17_combout\,
	datac => \tL|Data|RegFile|rd_data0\(5),
	datad => \tL|Data|RegBMux|output[6]~15_combout\,
	combout => \tL|Data|ALU|Equal0~16_combout\);

-- Location: FF_X39_Y16_N23
\tL|Data|MemDataReg|output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[0]~23_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(0));

-- Location: LCCOMB_X35_Y18_N28
\tL|Data|RegLow|output[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegLow|output[0]~feeder_combout\ = \tL|Data|ALU|Mux31~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|ALU|Mux31~19_combout\,
	combout => \tL|Data|RegLow|output[0]~feeder_combout\);

-- Location: FF_X35_Y18_N29
\tL|Data|RegLow|output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegLow|output[0]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(0));

-- Location: LCCOMB_X34_Y14_N10
\tL|Data|ALU|Mux64~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux64~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~28_combout\)) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- ((\tL|Data|ALU|Mult0|auto_generated|op_1~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output[19]~1_combout\,
	datab => \tL|Data|ALU|Mult1|auto_generated|op_1~28_combout\,
	datac => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|op_1~28_combout\,
	combout => \tL|Data|ALU|Mux64~0_combout\);

-- Location: FF_X34_Y14_N11
\tL|Data|RegHigh|output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux64~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(0));

-- Location: LCCOMB_X37_Y18_N18
\tL|Data|MemtoRegMux|output[0]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[0]~17_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & (\tL|Data|ALUMux|Equal1~0_combout\)) # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|RegHigh|output\(0)))) # 
-- (!\tL|Data|ALUMux|Equal1~0_combout\ & (\tL|Data|ALU|Mux31~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datab => \tL|Data|ALUMux|Equal1~0_combout\,
	datac => \tL|Data|ALU|Mux31~19_combout\,
	datad => \tL|Data|RegHigh|output\(0),
	combout => \tL|Data|MemtoRegMux|output[0]~17_combout\);

-- Location: LCCOMB_X37_Y18_N26
\tL|Data|MemtoRegMux|output[0]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[0]~18_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|MemtoRegMux|output[0]~17_combout\ & ((\tL|Data|RegLow|output\(0)))) # (!\tL|Data|MemtoRegMux|output[0]~17_combout\ & (\tL|Data|MemDataReg|output\(0))))) 
-- # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & (((\tL|Data|MemtoRegMux|output[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datab => \tL|Data|MemDataReg|output\(0),
	datac => \tL|Data|RegLow|output\(0),
	datad => \tL|Data|MemtoRegMux|output[0]~17_combout\,
	combout => \tL|Data|MemtoRegMux|output[0]~18_combout\);

-- Location: FF_X37_Y18_N27
\tL|Data|RegFile|regs[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][0]~q\);

-- Location: FF_X36_Y22_N23
\tL|Data|RegFile|regs[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][0]~q\);

-- Location: FF_X36_Y22_N21
\tL|Data|RegFile|regs[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][0]~q\);

-- Location: FF_X39_Y22_N13
\tL|Data|RegFile|regs[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][0]~q\);

-- Location: LCCOMB_X39_Y22_N12
\tL|Data|RegFile|Mux31~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux31~19_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[14][0]~q\) # ((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|regs[12][0]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[14][0]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[12][0]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux31~19_combout\);

-- Location: LCCOMB_X36_Y22_N22
\tL|Data|RegFile|Mux31~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux31~20_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux31~19_combout\ & (\tL|Data|RegFile|regs[15][0]~q\)) # (!\tL|Data|RegFile|Mux31~19_combout\ & ((\tL|Data|RegFile|regs[13][0]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux31~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[15][0]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[13][0]~q\,
	datad => \tL|Data|RegFile|Mux31~19_combout\,
	combout => \tL|Data|RegFile|Mux31~20_combout\);

-- Location: FF_X49_Y21_N13
\tL|Data|RegFile|regs[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][0]~q\);

-- Location: FF_X50_Y19_N13
\tL|Data|RegFile|regs[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][0]~q\);

-- Location: FF_X54_Y20_N29
\tL|Data|RegFile|regs[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][0]~q\);

-- Location: FF_X54_Y20_N11
\tL|Data|RegFile|regs[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][0]~q\);

-- Location: LCCOMB_X54_Y20_N28
\tL|Data|RegFile|Mux31~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux31~14_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|InstReg|out25_to_21\(1))) # (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[6][0]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|regs[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[4][0]~q\,
	datad => \tL|Data|RegFile|regs[6][0]~q\,
	combout => \tL|Data|RegFile|Mux31~14_combout\);

-- Location: FF_X51_Y18_N19
\tL|Data|RegFile|regs[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][0]~q\);

-- Location: FF_X51_Y18_N17
\tL|Data|RegFile|regs[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][0]~q\);

-- Location: LCCOMB_X51_Y18_N18
\tL|Data|RegFile|Mux31~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux31~15_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux31~14_combout\ & (\tL|Data|RegFile|regs[7][0]~q\)) # (!\tL|Data|RegFile|Mux31~14_combout\ & ((\tL|Data|RegFile|regs[5][0]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|Mux31~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|Mux31~14_combout\,
	datac => \tL|Data|RegFile|regs[7][0]~q\,
	datad => \tL|Data|RegFile|regs[5][0]~q\,
	combout => \tL|Data|RegFile|Mux31~15_combout\);

-- Location: FF_X49_Y21_N15
\tL|Data|RegFile|regs[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][0]~q\);

-- Location: LCCOMB_X49_Y21_N14
\tL|Data|RegFile|Mux31~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux31~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~5_combout\ & (((\tL|Data|RegFile|rd_data0[8]~4_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|rd_data0[8]~4_combout\ & (\tL|Data|RegFile|Mux31~15_combout\)) 
-- # (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|regs[1][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datab => \tL|Data|RegFile|Mux31~15_combout\,
	datac => \tL|Data|RegFile|regs[1][0]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	combout => \tL|Data|RegFile|Mux31~16_combout\);

-- Location: LCCOMB_X50_Y19_N12
\tL|Data|RegFile|Mux31~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux31~17_combout\ = (\tL|Data|RegFile|rd_data0[8]~5_combout\ & ((\tL|Data|RegFile|Mux31~16_combout\ & ((\tL|Data|RegFile|regs[3][0]~q\))) # (!\tL|Data|RegFile|Mux31~16_combout\ & (\tL|Data|RegFile|regs[2][0]~q\)))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~5_combout\ & (((\tL|Data|RegFile|Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[2][0]~q\,
	datab => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datac => \tL|Data|RegFile|regs[3][0]~q\,
	datad => \tL|Data|RegFile|Mux31~16_combout\,
	combout => \tL|Data|RegFile|Mux31~17_combout\);

-- Location: FF_X35_Y19_N25
\tL|Data|RegFile|regs[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][0]~q\);

-- Location: FF_X36_Y19_N19
\tL|Data|RegFile|regs[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][0]~q\);

-- Location: LCCOMB_X36_Y19_N18
\tL|Data|RegFile|Mux31~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux31~11_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[23][0]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[19][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[23][0]~q\,
	datac => \tL|Data|RegFile|regs[19][0]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux31~11_combout\);

-- Location: FF_X36_Y19_N13
\tL|Data|RegFile|regs[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][0]~q\);

-- Location: LCCOMB_X41_Y19_N18
\tL|Data|RegFile|regs~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs~22_combout\ = (\tL|Control|curr_state.jal_2~q\ & (\tL|Data|ALU|Mux31~19_combout\)) # (!\tL|Control|curr_state.jal_2~q\ & ((\tL|Data|MemtoRegMux|output[0]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.jal_2~q\,
	datac => \tL|Data|ALU|Mux31~19_combout\,
	datad => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	combout => \tL|Data|RegFile|regs~22_combout\);

-- Location: FF_X41_Y19_N19
\tL|Data|RegFile|regs[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][0]~q\);

-- Location: LCCOMB_X36_Y19_N12
\tL|Data|RegFile|Mux31~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux31~12_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|Mux31~11_combout\ & ((\tL|Data|RegFile|regs[31][0]~q\))) # (!\tL|Data|RegFile|Mux31~11_combout\ & (\tL|Data|RegFile|regs[27][0]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|Mux31~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|Mux31~11_combout\,
	datac => \tL|Data|RegFile|regs[27][0]~q\,
	datad => \tL|Data|RegFile|regs[31][0]~q\,
	combout => \tL|Data|RegFile|Mux31~12_combout\);

-- Location: FF_X37_Y19_N17
\tL|Data|RegFile|regs[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][0]~q\);

-- Location: FF_X37_Y19_N11
\tL|Data|RegFile|regs[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][0]~q\);

-- Location: LCCOMB_X37_Y19_N10
\tL|Data|RegFile|Mux31~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux31~4_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[25][0]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[17][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[25][0]~q\,
	datac => \tL|Data|RegFile|regs[17][0]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux31~4_combout\);

-- Location: FF_X37_Y23_N27
\tL|Data|RegFile|regs[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][0]~q\);

-- Location: FF_X37_Y23_N13
\tL|Data|RegFile|regs[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][0]~q\);

-- Location: LCCOMB_X37_Y23_N26
\tL|Data|RegFile|Mux31~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux31~5_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux31~4_combout\ & (\tL|Data|RegFile|regs[29][0]~q\)) # (!\tL|Data|RegFile|Mux31~4_combout\ & ((\tL|Data|RegFile|regs[21][0]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|Mux31~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|Mux31~4_combout\,
	datac => \tL|Data|RegFile|regs[29][0]~q\,
	datad => \tL|Data|RegFile|regs[21][0]~q\,
	combout => \tL|Data|RegFile|Mux31~5_combout\);

-- Location: FF_X37_Y21_N1
\tL|Data|RegFile|regs[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][0]~q\);

-- Location: FF_X37_Y21_N27
\tL|Data|RegFile|regs[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][0]~q\);

-- Location: FF_X40_Y24_N23
\tL|Data|RegFile|regs[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][0]~q\);

-- Location: FF_X40_Y24_N29
\tL|Data|RegFile|regs[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][0]~q\);

-- Location: LCCOMB_X40_Y24_N22
\tL|Data|RegFile|Mux31~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux31~8_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|InstReg|out25_to_21\(3))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[24][0]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[16][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[16][0]~q\,
	datad => \tL|Data|RegFile|regs[24][0]~q\,
	combout => \tL|Data|RegFile|Mux31~8_combout\);

-- Location: LCCOMB_X37_Y21_N26
\tL|Data|RegFile|Mux31~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux31~9_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux31~8_combout\ & ((\tL|Data|RegFile|regs[28][0]~q\))) # (!\tL|Data|RegFile|Mux31~8_combout\ & (\tL|Data|RegFile|regs[20][0]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|Mux31~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[20][0]~q\,
	datac => \tL|Data|RegFile|regs[28][0]~q\,
	datad => \tL|Data|RegFile|Mux31~8_combout\,
	combout => \tL|Data|RegFile|Mux31~9_combout\);

-- Location: FF_X40_Y25_N7
\tL|Data|RegFile|regs[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][0]~q\);

-- Location: FF_X40_Y25_N1
\tL|Data|RegFile|regs[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][0]~q\);

-- Location: LCCOMB_X40_Y25_N6
\tL|Data|RegFile|Mux31~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux31~6_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3)) # ((\tL|Data|RegFile|regs[22][0]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(2) & (!\tL|Data|InstReg|out25_to_21\(3) & 
-- (\tL|Data|RegFile|regs[18][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[18][0]~q\,
	datad => \tL|Data|RegFile|regs[22][0]~q\,
	combout => \tL|Data|RegFile|Mux31~6_combout\);

-- Location: FF_X38_Y25_N31
\tL|Data|RegFile|regs[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][0]~q\);

-- Location: FF_X38_Y25_N25
\tL|Data|RegFile|regs[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][0]~q\);

-- Location: LCCOMB_X38_Y25_N30
\tL|Data|RegFile|Mux31~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux31~7_combout\ = (\tL|Data|RegFile|Mux31~6_combout\ & (((\tL|Data|RegFile|regs[30][0]~q\)) # (!\tL|Data|InstReg|out25_to_21\(3)))) # (!\tL|Data|RegFile|Mux31~6_combout\ & (\tL|Data|InstReg|out25_to_21\(3) & 
-- ((\tL|Data|RegFile|regs[26][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux31~6_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[30][0]~q\,
	datad => \tL|Data|RegFile|regs[26][0]~q\,
	combout => \tL|Data|RegFile|Mux31~7_combout\);

-- Location: LCCOMB_X38_Y25_N6
\tL|Data|RegFile|Mux31~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux31~10_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|InstReg|out25_to_21\(0)) # (\tL|Data|RegFile|Mux31~7_combout\)))) # (!\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|Mux31~9_combout\ & 
-- (!\tL|Data|InstReg|out25_to_21\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|Mux31~9_combout\,
	datac => \tL|Data|InstReg|out25_to_21\(0),
	datad => \tL|Data|RegFile|Mux31~7_combout\,
	combout => \tL|Data|RegFile|Mux31~10_combout\);

-- Location: LCCOMB_X37_Y23_N6
\tL|Data|RegFile|Mux31~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux31~13_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux31~10_combout\ & (\tL|Data|RegFile|Mux31~12_combout\)) # (!\tL|Data|RegFile|Mux31~10_combout\ & ((\tL|Data|RegFile|Mux31~5_combout\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux31~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux31~12_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|Mux31~5_combout\,
	datad => \tL|Data|RegFile|Mux31~10_combout\,
	combout => \tL|Data|RegFile|Mux31~13_combout\);

-- Location: LCCOMB_X39_Y19_N10
\tL|Data|RegFile|Mux31~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux31~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~2_combout\ & (((\tL|Data|RegFile|Mux31~13_combout\) # (\tL|Data|RegFile|rd_data0[8]~3_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & (\tL|Data|RegFile|Mux31~17_combout\ & 
-- ((!\tL|Data|RegFile|rd_data0[8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datab => \tL|Data|RegFile|Mux31~17_combout\,
	datac => \tL|Data|RegFile|Mux31~13_combout\,
	datad => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	combout => \tL|Data|RegFile|Mux31~18_combout\);

-- Location: FF_X38_Y18_N21
\tL|Data|RegFile|regs[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][0]~q\);

-- Location: FF_X38_Y18_N15
\tL|Data|RegFile|regs[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][0]~q\);

-- Location: FF_X41_Y18_N11
\tL|Data|RegFile|regs[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][0]~q\);

-- Location: FF_X41_Y18_N29
\tL|Data|RegFile|regs[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[0]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][0]~q\);

-- Location: LCCOMB_X41_Y18_N10
\tL|Data|RegFile|Mux31~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux31~2_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|InstReg|out25_to_21\(0))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[9][0]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|regs[8][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[8][0]~q\,
	datad => \tL|Data|RegFile|regs[9][0]~q\,
	combout => \tL|Data|RegFile|Mux31~2_combout\);

-- Location: LCCOMB_X38_Y18_N14
\tL|Data|RegFile|Mux31~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux31~3_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux31~2_combout\ & ((\tL|Data|RegFile|regs[11][0]~q\))) # (!\tL|Data|RegFile|Mux31~2_combout\ & (\tL|Data|RegFile|regs[10][0]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|regs[10][0]~q\,
	datac => \tL|Data|RegFile|regs[11][0]~q\,
	datad => \tL|Data|RegFile|Mux31~2_combout\,
	combout => \tL|Data|RegFile|Mux31~3_combout\);

-- Location: LCCOMB_X39_Y18_N8
\tL|Data|RegFile|Mux31~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux31~21_combout\ = (\tL|Data|RegFile|rd_data0[8]~3_combout\ & ((\tL|Data|RegFile|Mux31~18_combout\ & (\tL|Data|RegFile|Mux31~20_combout\)) # (!\tL|Data|RegFile|Mux31~18_combout\ & ((\tL|Data|RegFile|Mux31~3_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & (((\tL|Data|RegFile|Mux31~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux31~20_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datac => \tL|Data|RegFile|Mux31~18_combout\,
	datad => \tL|Data|RegFile|Mux31~3_combout\,
	combout => \tL|Data|RegFile|Mux31~21_combout\);

-- Location: LCCOMB_X38_Y14_N8
\tL|Data|RegFile|Mux31~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux31~22_combout\ = (\tL|Data|RegFile|Mux31~21_combout\ & ((\tL|Data|InstReg|out25_to_21\(0)) # ((\tL|Data|InstReg|out25_to_21\(2)) # (\tL|Data|RegFile|rd_data0[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux31~21_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|InstReg|out25_to_21\(2),
	datad => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	combout => \tL|Data|RegFile|Mux31~22_combout\);

-- Location: FF_X38_Y14_N9
\tL|Data|RegFile|rd_data0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux31~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(0));

-- Location: LCCOMB_X39_Y11_N0
\tL|Data|ALU|Equal0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~14_combout\ = (\tL|Data|RegFile|rd_data0\(1) & (!\tL|Data|RegBMux|output[1]~49_combout\ & (\tL|Data|RegFile|rd_data0\(0) $ (\tL|Data|RegBMux|output[0]~50_combout\)))) # (!\tL|Data|RegFile|rd_data0\(1) & 
-- (\tL|Data|RegBMux|output[1]~49_combout\ & (\tL|Data|RegFile|rd_data0\(0) $ (\tL|Data|RegBMux|output[0]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0\(1),
	datab => \tL|Data|RegFile|rd_data0\(0),
	datac => \tL|Data|RegBMux|output[1]~49_combout\,
	datad => \tL|Data|RegBMux|output[0]~50_combout\,
	combout => \tL|Data|ALU|Equal0~14_combout\);

-- Location: LCCOMB_X39_Y12_N20
\tL|Data|ALU|Equal0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~18_combout\ = (\tL|Data|ALU|Equal0~17_combout\ & (\tL|Data|ALU|Equal0~15_combout\ & (\tL|Data|ALU|Equal0~16_combout\ & \tL|Data|ALU|Equal0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Equal0~17_combout\,
	datab => \tL|Data|ALU|Equal0~15_combout\,
	datac => \tL|Data|ALU|Equal0~16_combout\,
	datad => \tL|Data|ALU|Equal0~14_combout\,
	combout => \tL|Data|ALU|Equal0~18_combout\);

-- Location: LCCOMB_X42_Y12_N20
\tL|Data|ALU|Add0~225\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~225_combout\ = \tL|Data|ALUCtrl|Mux12~2_combout\ $ (((\tL|Data|ALU|Equal0~34_combout\ & (\tL|Data|ALU|Equal0~29_combout\ & \tL|Data|ALU|Equal0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Equal0~34_combout\,
	datab => \tL|Data|ALUCtrl|Mux12~2_combout\,
	datac => \tL|Data|ALU|Equal0~29_combout\,
	datad => \tL|Data|ALU|Equal0~18_combout\,
	combout => \tL|Data|ALU|Add0~225_combout\);

-- Location: LCCOMB_X42_Y12_N6
\tL|Data|ALU|Mux32~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux32~13_combout\ = (\tL|Data|ALUCtrl|Mux9~0_combout\ & (\tL|Data|ALUCtrl|Mux12~0_combout\ & ((\tL|Data|ALU|Add0~225_combout\) # (!\tL|Data|ALUCtrl|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux10~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux9~0_combout\,
	datac => \tL|Data|ALUCtrl|Mux12~0_combout\,
	datad => \tL|Data|ALU|Add0~225_combout\,
	combout => \tL|Data|ALU|Mux32~13_combout\);

-- Location: LCCOMB_X42_Y12_N16
\tL|Data|ALU|Mux32~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux32~14_combout\ = (\tL|Data|ALUCtrl|Mux10~2_combout\ & (((\tL|Data|ALU|Mux32~12_combout\ & \tL|Data|ALU|Mux32~13_combout\)))) # (!\tL|Data|ALUCtrl|Mux10~2_combout\ & ((\tL|Data|ALU|Mux32~13_combout\ & (\tL|Data|ALU|Mux32~11_combout\)) # 
-- (!\tL|Data|ALU|Mux32~13_combout\ & ((!\tL|Data|ALU|Mux32~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux10~2_combout\,
	datab => \tL|Data|ALU|Mux32~11_combout\,
	datac => \tL|Data|ALU|Mux32~12_combout\,
	datad => \tL|Data|ALU|Mux32~13_combout\,
	combout => \tL|Data|ALU|Mux32~14_combout\);

-- Location: LCCOMB_X43_Y14_N20
\tL|Data|PCEnable\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCEnable~combout\ = (\tL|Data|PCEnable~0_combout\) # ((\tL|Data|ALUCtrl|Mux8~2_combout\ & (\tL|Data|ALU|Mux32~14_combout\ & \tL|Control|curr_state.branch_2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCEnable~0_combout\,
	datab => \tL|Data|ALUCtrl|Mux8~2_combout\,
	datac => \tL|Data|ALU|Mux32~14_combout\,
	datad => \tL|Control|curr_state.branch_2~q\,
	combout => \tL|Data|PCEnable~combout\);

-- Location: FF_X35_Y14_N31
\tL|Data|PCReg|output[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[20]~11_combout\,
	asdata => \tL|Data|RegFile|regs[31][20]~17_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Data|PCSourceMux|ALT_INV_Equal1~0_combout\,
	ena => \tL|Data|PCEnable~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(20));

-- Location: LCCOMB_X35_Y14_N0
\tL|Data|RegAMux|output[20]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[20]~25_combout\ = (\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(20))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output\(20),
	datac => \tL|Control|WideOr8~combout\,
	datad => \tL|Data|RegFile|rd_data0\(20),
	combout => \tL|Data|RegAMux|output[20]~25_combout\);

-- Location: LCCOMB_X42_Y13_N14
\tL|Data|ALU|Mux42~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux42~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~72_combout\)) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- ((\tL|Data|ALU|Mult0|auto_generated|op_1~72_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult1|auto_generated|op_1~72_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|RegHigh|output[19]~1_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|op_1~72_combout\,
	combout => \tL|Data|ALU|Mux42~0_combout\);

-- Location: FF_X42_Y13_N15
\tL|Data|RegHigh|output[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux42~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(22));

-- Location: LCCOMB_X42_Y19_N8
\tL|Data|RegLow|output[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegLow|output[22]~feeder_combout\ = \tL|Data|RegFile|regs[31][22]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][22]~19_combout\,
	combout => \tL|Data|RegLow|output[22]~feeder_combout\);

-- Location: FF_X42_Y19_N9
\tL|Data|RegLow|output[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegLow|output[22]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(22));

-- Location: FF_X40_Y16_N27
\tL|Data|MemDataReg|output[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[22]~62_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(22));

-- Location: LCCOMB_X41_Y13_N26
\tL|Data|MemtoRegMux|output[22]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[22]~51_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|MemDataReg|output\(22)) # ((\tL|Data|ALUMux|Equal1~0_combout\)))) # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & (((!\tL|Data|ALUMux|Equal1~0_combout\ 
-- & \tL|Data|RegFile|regs[31][22]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datab => \tL|Data|MemDataReg|output\(22),
	datac => \tL|Data|ALUMux|Equal1~0_combout\,
	datad => \tL|Data|RegFile|regs[31][22]~19_combout\,
	combout => \tL|Data|MemtoRegMux|output[22]~51_combout\);

-- Location: LCCOMB_X42_Y21_N4
\tL|Data|MemtoRegMux|output[22]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[22]~52_combout\ = (\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|MemtoRegMux|output[22]~51_combout\ & ((\tL|Data|RegLow|output\(22)))) # (!\tL|Data|MemtoRegMux|output[22]~51_combout\ & (\tL|Data|RegHigh|output\(22))))) # 
-- (!\tL|Data|ALUMux|Equal1~0_combout\ & (((\tL|Data|MemtoRegMux|output[22]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output\(22),
	datab => \tL|Data|RegLow|output\(22),
	datac => \tL|Data|ALUMux|Equal1~0_combout\,
	datad => \tL|Data|MemtoRegMux|output[22]~51_combout\,
	combout => \tL|Data|MemtoRegMux|output[22]~52_combout\);

-- Location: FF_X34_Y21_N9
\tL|Data|RegFile|regs[19][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[22]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][22]~q\);

-- Location: LCCOMB_X35_Y21_N14
\tL|Data|RegFile|Mux41~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux41~9_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[23][22]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[19][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[19][22]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[23][22]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux41~9_combout\);

-- Location: LCCOMB_X34_Y21_N26
\tL|Data|RegFile|Mux41~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux41~10_combout\ = (\tL|Data|RegFile|Mux41~9_combout\ & ((\tL|Data|RegFile|regs[31][22]~q\) # ((!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux41~9_combout\ & (((\tL|Data|RegFile|regs[27][22]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux41~9_combout\,
	datab => \tL|Data|RegFile|regs[31][22]~q\,
	datac => \tL|Data|RegFile|regs[27][22]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux41~10_combout\);

-- Location: LCCOMB_X40_Y25_N8
\tL|Data|RegFile|Mux41~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux41~2_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3)) # ((\tL|Data|RegFile|regs[22][22]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(2) & (!\tL|Data|InstReg|out20_to_16\(3) & 
-- ((\tL|Data|RegFile|regs[18][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[22][22]~q\,
	datad => \tL|Data|RegFile|regs[18][22]~q\,
	combout => \tL|Data|RegFile|Mux41~2_combout\);

-- Location: LCCOMB_X38_Y23_N16
\tL|Data|RegFile|Mux41~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux41~3_combout\ = (\tL|Data|RegFile|Mux41~2_combout\ & (((\tL|Data|RegFile|regs[30][22]~q\) # (!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux41~2_combout\ & (\tL|Data|RegFile|regs[26][22]~q\ & 
-- ((\tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[26][22]~q\,
	datab => \tL|Data|RegFile|Mux41~2_combout\,
	datac => \tL|Data|RegFile|regs[30][22]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux41~3_combout\);

-- Location: LCCOMB_X40_Y24_N16
\tL|Data|RegFile|Mux41~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux41~6_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|regs[24][22]~q\) # (\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[16][22]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[16][22]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[24][22]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux41~6_combout\);

-- Location: LCCOMB_X37_Y21_N4
\tL|Data|RegFile|Mux41~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux41~7_combout\ = (\tL|Data|RegFile|Mux41~6_combout\ & ((\tL|Data|RegFile|regs[28][22]~q\) # ((!\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|RegFile|Mux41~6_combout\ & (((\tL|Data|RegFile|regs[20][22]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[28][22]~q\,
	datab => \tL|Data|RegFile|Mux41~6_combout\,
	datac => \tL|Data|RegFile|regs[20][22]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux41~7_combout\);

-- Location: LCCOMB_X37_Y19_N0
\tL|Data|RegFile|Mux41~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux41~4_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|regs[25][22]~q\) # (\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[17][22]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[17][22]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[25][22]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux41~4_combout\);

-- Location: LCCOMB_X43_Y21_N24
\tL|Data|RegFile|Mux41~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux41~5_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|Mux41~4_combout\ & (\tL|Data|RegFile|regs[29][22]~q\)) # (!\tL|Data|RegFile|Mux41~4_combout\ & ((\tL|Data|RegFile|regs[21][22]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|Mux41~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[29][22]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[21][22]~q\,
	datad => \tL|Data|RegFile|Mux41~4_combout\,
	combout => \tL|Data|RegFile|Mux41~5_combout\);

-- Location: LCCOMB_X42_Y21_N20
\tL|Data|RegFile|Mux41~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux41~8_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux41~5_combout\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|Mux41~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|Mux41~7_combout\,
	datac => \tL|Data|InstReg|out20_to_16\(0),
	datad => \tL|Data|RegFile|Mux41~5_combout\,
	combout => \tL|Data|RegFile|Mux41~8_combout\);

-- Location: LCCOMB_X42_Y21_N6
\tL|Data|RegFile|Mux41~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux41~11_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux41~8_combout\ & (\tL|Data|RegFile|Mux41~10_combout\)) # (!\tL|Data|RegFile|Mux41~8_combout\ & ((\tL|Data|RegFile|Mux41~3_combout\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|Mux41~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux41~10_combout\,
	datab => \tL|Data|RegFile|Mux41~3_combout\,
	datac => \tL|Data|InstReg|out20_to_16\(1),
	datad => \tL|Data|RegFile|Mux41~8_combout\,
	combout => \tL|Data|RegFile|Mux41~11_combout\);

-- Location: LCCOMB_X50_Y21_N20
\tL|Data|RegFile|Mux41~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux41~14_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|regs[5][22]~q\) # (\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[4][22]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[4][22]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[5][22]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux41~14_combout\);

-- Location: LCCOMB_X47_Y21_N10
\tL|Data|RegFile|Mux41~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux41~15_combout\ = (\tL|Data|RegFile|Mux41~14_combout\ & ((\tL|Data|RegFile|regs[7][22]~q\) # ((!\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|RegFile|Mux41~14_combout\ & (((\tL|Data|RegFile|regs[6][22]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux41~14_combout\,
	datab => \tL|Data|RegFile|regs[7][22]~q\,
	datac => \tL|Data|RegFile|regs[6][22]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux41~15_combout\);

-- Location: LCCOMB_X49_Y21_N18
\tL|Data|RegFile|Mux41~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux41~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & (\tL|Data|RegFile|rd_data1[17]~6_combout\)) # (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & ((\tL|Data|RegFile|rd_data1[17]~6_combout\ & (\tL|Data|RegFile|regs[2][22]~q\)) # 
-- (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & ((\tL|Data|RegFile|regs[1][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	datac => \tL|Data|RegFile|regs[2][22]~q\,
	datad => \tL|Data|RegFile|regs[1][22]~q\,
	combout => \tL|Data|RegFile|Mux41~16_combout\);

-- Location: LCCOMB_X47_Y21_N6
\tL|Data|RegFile|Mux41~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux41~17_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & ((\tL|Data|RegFile|Mux41~16_combout\ & ((\tL|Data|RegFile|regs[3][22]~q\))) # (!\tL|Data|RegFile|Mux41~16_combout\ & (\tL|Data|RegFile|Mux41~15_combout\)))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & (((\tL|Data|RegFile|Mux41~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux41~15_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datac => \tL|Data|RegFile|regs[3][22]~q\,
	datad => \tL|Data|RegFile|Mux41~16_combout\,
	combout => \tL|Data|RegFile|Mux41~17_combout\);

-- Location: LCCOMB_X39_Y25_N24
\tL|Data|RegFile|Mux41~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux41~12_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|regs[10][22]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[8][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[8][22]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[10][22]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux41~12_combout\);

-- Location: LCCOMB_X45_Y22_N16
\tL|Data|RegFile|Mux41~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux41~13_combout\ = (\tL|Data|RegFile|Mux41~12_combout\ & ((\tL|Data|RegFile|regs[11][22]~q\) # ((!\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|RegFile|Mux41~12_combout\ & (((\tL|Data|RegFile|regs[9][22]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[11][22]~q\,
	datab => \tL|Data|RegFile|Mux41~12_combout\,
	datac => \tL|Data|RegFile|regs[9][22]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux41~13_combout\);

-- Location: LCCOMB_X42_Y21_N28
\tL|Data|RegFile|Mux41~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux41~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~5_combout\ & (\tL|Data|RegFile|rd_data1[17]~4_combout\)) # (!\tL|Data|RegFile|rd_data1[17]~5_combout\ & ((\tL|Data|RegFile|rd_data1[17]~4_combout\ & 
-- ((\tL|Data|RegFile|Mux41~13_combout\))) # (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & (\tL|Data|RegFile|Mux41~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datac => \tL|Data|RegFile|Mux41~17_combout\,
	datad => \tL|Data|RegFile|Mux41~13_combout\,
	combout => \tL|Data|RegFile|Mux41~18_combout\);

-- Location: LCCOMB_X37_Y24_N20
\tL|Data|RegFile|Mux41~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux41~19_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|regs[13][22]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[12][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[12][22]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[13][22]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux41~19_combout\);

-- Location: LCCOMB_X42_Y21_N22
\tL|Data|RegFile|Mux41~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux41~20_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux41~19_combout\ & (\tL|Data|RegFile|regs[15][22]~q\)) # (!\tL|Data|RegFile|Mux41~19_combout\ & ((\tL|Data|RegFile|regs[14][22]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|Mux41~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[15][22]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[14][22]~q\,
	datad => \tL|Data|RegFile|Mux41~19_combout\,
	combout => \tL|Data|RegFile|Mux41~20_combout\);

-- Location: LCCOMB_X42_Y21_N24
\tL|Data|RegFile|Mux41~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux41~21_combout\ = (\tL|Data|RegFile|Mux41~18_combout\ & (((\tL|Data|RegFile|Mux41~20_combout\) # (!\tL|Data|RegFile|rd_data1[17]~5_combout\)))) # (!\tL|Data|RegFile|Mux41~18_combout\ & (\tL|Data|RegFile|Mux41~11_combout\ & 
-- ((\tL|Data|RegFile|rd_data1[17]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux41~11_combout\,
	datab => \tL|Data|RegFile|Mux41~18_combout\,
	datac => \tL|Data|RegFile|Mux41~20_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	combout => \tL|Data|RegFile|Mux41~21_combout\);

-- Location: LCCOMB_X41_Y13_N14
\tL|Data|RegFile|Mux41~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux41~22_combout\ = (\tL|Data|RegFile|Mux41~21_combout\ & ((\tL|Data|InstReg|out20_to_16\(0)) # ((\tL|Data|RegFile|rd_data1[17]~3_combout\) # (\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	datac => \tL|Data|InstReg|out20_to_16\(2),
	datad => \tL|Data|RegFile|Mux41~21_combout\,
	combout => \tL|Data|RegFile|Mux41~22_combout\);

-- Location: FF_X41_Y13_N15
\tL|Data|RegFile|rd_data1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux41~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(22));

-- Location: LCCOMB_X35_Y9_N30
\tL|Data|ALU|ShiftRight0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~8_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegFile|rd_data1\(22)))) # (!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(20),
	datac => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|RegFile|rd_data1\(22),
	combout => \tL|Data|ALU|ShiftRight0~8_combout\);

-- Location: LCCOMB_X35_Y9_N4
\tL|Data|ALU|ShiftRight0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~24_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|ALU|ShiftRight0~23_combout\))) # (!\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|ALU|ShiftRight0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~8_combout\,
	datab => \tL|Data|ALU|ShiftRight0~23_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(6),
	combout => \tL|Data|ALU|ShiftRight0~24_combout\);

-- Location: LCCOMB_X35_Y10_N16
\tL|Data|ALU|ShiftRight0~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~25_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftRight0~22_combout\))) # (!\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftRight0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|ALU|ShiftRight0~24_combout\,
	datad => \tL|Data|ALU|ShiftRight0~22_combout\,
	combout => \tL|Data|ALU|ShiftRight0~25_combout\);

-- Location: LCCOMB_X35_Y10_N26
\tL|Data|ALU|ShiftRight0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~26_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|ALU|ShiftRight0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[18]~48_combout\,
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|ALU|ShiftRight0~25_combout\,
	combout => \tL|Data|ALU|ShiftRight0~26_combout\);

-- Location: LCCOMB_X35_Y12_N14
\tL|Data|ALU|ShiftRight0~95\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~95_combout\ = (\tL|Data|InstReg|out15_to_0\(9) & (((!\tL|Data|InstReg|out15_to_0\(8) & \tL|Data|ALU|ShiftRight0~98_combout\)))) # (!\tL|Data|InstReg|out15_to_0\(9) & (\tL|Data|ALU|ShiftRight0~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~26_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(9),
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|ALU|ShiftRight0~98_combout\,
	combout => \tL|Data|ALU|ShiftRight0~95_combout\);

-- Location: LCCOMB_X35_Y12_N16
\tL|Data|ALU|ShiftLeft0~117\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~117_combout\ = (!\tL|Data|InstReg|out15_to_0\(9) & \tL|Data|ALU|ShiftLeft0~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(9),
	datac => \tL|Data|ALU|ShiftLeft0~19_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~117_combout\);

-- Location: LCCOMB_X35_Y12_N22
\tL|Data|ALU|Mux11~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux11~7_combout\ = (\tL|Data|ALU|Mux14~4_combout\ & ((\tL|Data|ALU|Mux14~5_combout\ & ((\tL|Data|ALU|ShiftLeft0~117_combout\))) # (!\tL|Data|ALU|Mux14~5_combout\ & (\tL|Data|ALU|ShiftRight0~95_combout\)))) # (!\tL|Data|ALU|Mux14~4_combout\ & 
-- (((\tL|Data|ALU|Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux14~4_combout\,
	datab => \tL|Data|ALU|ShiftRight0~95_combout\,
	datac => \tL|Data|ALU|Mux14~5_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~117_combout\,
	combout => \tL|Data|ALU|Mux11~7_combout\);

-- Location: LCCOMB_X35_Y12_N8
\tL|Data|ALU|Mux11~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux11~8_combout\ = (\tL|Data|ALU|Mux11~7_combout\ & ((\tL|Data|ALU|ShiftLeft0~24_combout\) # ((\tL|Data|ALU|Mux14~3_combout\)))) # (!\tL|Data|ALU|Mux11~7_combout\ & (((!\tL|Data|ALU|Mux14~3_combout\ & \tL|Data|ALU|ShiftLeft0~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux11~7_combout\,
	datab => \tL|Data|ALU|ShiftLeft0~24_combout\,
	datac => \tL|Data|ALU|Mux14~3_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~106_combout\,
	combout => \tL|Data|ALU|Mux11~8_combout\);

-- Location: LCCOMB_X35_Y10_N14
\tL|Data|ALU|ShiftRight1~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~79_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|InstReg|out15_to_0\(9) & (\tL|Data|RegFile|rd_data1\(31))) # (!\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|ALU|ShiftRight0~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(31),
	datab => \tL|Data|InstReg|out15_to_0\(9),
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|ALU|ShiftRight0~22_combout\,
	combout => \tL|Data|ALU|ShiftRight1~79_combout\);

-- Location: LCCOMB_X35_Y10_N28
\tL|Data|ALU|ShiftRight1~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~80_combout\ = (!\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|ALU|ShiftRight0~29_combout\))) # (!\tL|Data|InstReg|out15_to_0\(9) & (\tL|Data|ALU|ShiftRight0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datab => \tL|Data|ALU|ShiftRight0~24_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|ALU|ShiftRight0~29_combout\,
	combout => \tL|Data|ALU|ShiftRight1~80_combout\);

-- Location: LCCOMB_X35_Y10_N2
\tL|Data|ALU|ShiftRight1~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~81_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & ((\tL|Data|ALU|ShiftRight1~79_combout\) # (\tL|Data|ALU|ShiftRight1~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[18]~48_combout\,
	datab => \tL|Data|ALU|ShiftRight1~79_combout\,
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|ALU|ShiftRight1~80_combout\,
	combout => \tL|Data|ALU|ShiftRight1~81_combout\);

-- Location: LCCOMB_X39_Y10_N4
\tL|Data|ALU|Mux11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux11~0_combout\ = (\tL|Data|ALU|Mux21~4_combout\ & (((\tL|Data|ALU|Mux14~0_combout\)))) # (!\tL|Data|ALU|Mux21~4_combout\ & ((\tL|Data|ALU|Mux14~0_combout\ & ((\tL|Data|RegBMux|output[31]~51_combout\))) # (!\tL|Data|ALU|Mux14~0_combout\ & 
-- (\tL|Data|ALU|ShiftRight1~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~4_combout\,
	datab => \tL|Data|ALU|ShiftRight1~81_combout\,
	datac => \tL|Data|ALU|Mux14~0_combout\,
	datad => \tL|Data|RegBMux|output[31]~51_combout\,
	combout => \tL|Data|ALU|Mux11~0_combout\);

-- Location: LCCOMB_X39_Y10_N22
\tL|Data|ALU|Mux11~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux11~1_combout\ = (\tL|Data|ALU|Mux21~4_combout\ & ((\tL|Data|RegAMux|output[20]~25_combout\ & ((!\tL|Data|ALU|Mux11~0_combout\) # (!\tL|Data|RegBMux|output[20]~62_combout\))) # (!\tL|Data|RegAMux|output[20]~25_combout\ & 
-- (\tL|Data|RegBMux|output[20]~62_combout\)))) # (!\tL|Data|ALU|Mux21~4_combout\ & (((\tL|Data|ALU|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[20]~25_combout\,
	datab => \tL|Data|RegBMux|output[20]~62_combout\,
	datac => \tL|Data|ALU|Mux11~0_combout\,
	datad => \tL|Data|ALU|Mux21~4_combout\,
	combout => \tL|Data|ALU|Mux11~1_combout\);

-- Location: LCCOMB_X43_Y14_N30
\tL|Data|ALU|Add0~211\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~211_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\ & ((!\tL|Data|RegAMux|output[20]~25_combout\))) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (\tL|Data|RegBMux|output[20]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegBMux|output[20]~62_combout\,
	datac => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datad => \tL|Data|RegAMux|output[20]~25_combout\,
	combout => \tL|Data|ALU|Add0~211_combout\);

-- Location: LCCOMB_X35_Y14_N18
\tL|Data|ALU|Add0~212\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~212_combout\ = (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(20))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output\(20),
	datab => \tL|Data|RegFile|rd_data0\(20),
	datac => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datad => \tL|Control|WideOr8~combout\,
	combout => \tL|Data|ALU|Add0~212_combout\);

-- Location: LCCOMB_X35_Y13_N14
\tL|Data|ALU|SIG_Result_Low~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~31_combout\ = (\tL|Data|RegAMux|output[20]~25_combout\ & ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegFile|rd_data1\(20) & \tL|Data|RegBMux|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(20),
	datab => \tL|Data|RegAMux|output[20]~25_combout\,
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|ALU|SIG_Result_Low~31_combout\);

-- Location: LCCOMB_X42_Y13_N22
\tL|Data|ALU|Mux11~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux11~2_combout\ = (\tL|Data|ALU|Mux21~10_combout\ & ((\tL|Data|ALU|Mux21~11_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|op_1~4_combout\))) # (!\tL|Data|ALU|Mux21~11_combout\ & (!\tL|Data|RegBMux|output[20]~62_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~10_combout\ & (!\tL|Data|ALU|Mux21~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~10_combout\,
	datab => \tL|Data|ALU|Mux21~11_combout\,
	datac => \tL|Data|RegBMux|output[20]~62_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|op_1~4_combout\,
	combout => \tL|Data|ALU|Mux11~2_combout\);

-- Location: LCCOMB_X42_Y13_N24
\tL|Data|ALU|Mux11~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux11~3_combout\ = (\tL|Data|ALU|Mux21~9_combout\ & ((\tL|Data|ALU|Mux11~2_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~4_combout\))) # (!\tL|Data|ALU|Mux11~2_combout\ & (\tL|Data|ALU|SIG_Result_Low~31_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~9_combout\ & (((\tL|Data|ALU|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|SIG_Result_Low~31_combout\,
	datab => \tL|Data|ALU|Mux21~9_combout\,
	datac => \tL|Data|ALU|Mux11~2_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|op_1~4_combout\,
	combout => \tL|Data|ALU|Mux11~3_combout\);

-- Location: LCCOMB_X42_Y13_N10
\tL|Data|ALU|Mux11~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux11~4_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & (\tL|Data|ALU|Mux21~12_combout\)) # (!\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux21~12_combout\ & ((\tL|Data|ALU|Mux11~3_combout\))) # (!\tL|Data|ALU|Mux21~12_combout\ & 
-- (\tL|Data|ALU|Add0~212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~13_combout\,
	datab => \tL|Data|ALU|Mux21~12_combout\,
	datac => \tL|Data|ALU|Add0~212_combout\,
	datad => \tL|Data|ALU|Mux11~3_combout\,
	combout => \tL|Data|ALU|Mux11~4_combout\);

-- Location: LCCOMB_X42_Y13_N20
\tL|Data|ALU|Mux11~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux11~5_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux11~4_combout\ & ((\tL|Data|ALU|Add0~129_combout\))) # (!\tL|Data|ALU|Mux11~4_combout\ & (\tL|Data|ALU|Add0~211_combout\)))) # (!\tL|Data|ALU|Mux21~13_combout\ & 
-- (((\tL|Data|ALU|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~13_combout\,
	datab => \tL|Data|ALU|Add0~211_combout\,
	datac => \tL|Data|ALU|Add0~129_combout\,
	datad => \tL|Data|ALU|Mux11~4_combout\,
	combout => \tL|Data|ALU|Mux11~5_combout\);

-- Location: LCCOMB_X42_Y13_N2
\tL|Data|ALU|Mux11~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux11~6_combout\ = (\tL|Data|ALUCtrl|Mux14~2_combout\ & (\tL|Data|ALU|Mux14~2_combout\ & (\tL|Data|ALU|Mux11~1_combout\))) # (!\tL|Data|ALUCtrl|Mux14~2_combout\ & ((\tL|Data|ALU|Mux11~5_combout\) # ((\tL|Data|ALU|Mux14~2_combout\ & 
-- \tL|Data|ALU|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux14~2_combout\,
	datab => \tL|Data|ALU|Mux14~2_combout\,
	datac => \tL|Data|ALU|Mux11~1_combout\,
	datad => \tL|Data|ALU|Mux11~5_combout\,
	combout => \tL|Data|ALU|Mux11~6_combout\);

-- Location: LCCOMB_X41_Y16_N24
\tL|Data|RegFile|regs[31][20]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][20]~17_combout\ = (\tL|Data|ALU|Mux14~1_combout\ & (\tL|Data|ALU|Mux11~8_combout\)) # (!\tL|Data|ALU|Mux14~1_combout\ & ((\tL|Data|ALU|Mux11~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux14~1_combout\,
	datab => \tL|Data|ALU|Mux11~8_combout\,
	datad => \tL|Data|ALU|Mux11~6_combout\,
	combout => \tL|Data|RegFile|regs[31][20]~17_combout\);

-- Location: LCCOMB_X42_Y19_N12
\tL|Data|RegLow|output[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegLow|output[20]~feeder_combout\ = \tL|Data|RegFile|regs[31][20]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][20]~17_combout\,
	combout => \tL|Data|RegLow|output[20]~feeder_combout\);

-- Location: FF_X42_Y19_N13
\tL|Data|RegLow|output[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegLow|output[20]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(20));

-- Location: LCCOMB_X46_Y15_N10
\tL|Data|ALU|Mux44~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux44~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~68_combout\))) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- (\tL|Data|ALU|Mult0|auto_generated|op_1~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output[19]~1_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Mult0|auto_generated|op_1~68_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|op_1~68_combout\,
	combout => \tL|Data|ALU|Mux44~0_combout\);

-- Location: FF_X46_Y15_N11
\tL|Data|RegHigh|output[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux44~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(20));

-- Location: FF_X46_Y16_N29
\tL|Data|MemDataReg|output[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[20]~56_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(20));

-- Location: LCCOMB_X42_Y19_N10
\tL|Data|MemtoRegMux|output[20]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[20]~53_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|ALUMux|Equal1~0_combout\) # ((\tL|Data|MemDataReg|output\(20))))) # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & (!\tL|Data|ALUMux|Equal1~0_combout\ & 
-- ((\tL|Data|RegFile|regs[31][20]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datab => \tL|Data|ALUMux|Equal1~0_combout\,
	datac => \tL|Data|MemDataReg|output\(20),
	datad => \tL|Data|RegFile|regs[31][20]~17_combout\,
	combout => \tL|Data|MemtoRegMux|output[20]~53_combout\);

-- Location: LCCOMB_X42_Y19_N2
\tL|Data|MemtoRegMux|output[20]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[20]~54_combout\ = (\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|MemtoRegMux|output[20]~53_combout\ & (\tL|Data|RegLow|output\(20))) # (!\tL|Data|MemtoRegMux|output[20]~53_combout\ & ((\tL|Data|RegHigh|output\(20)))))) # 
-- (!\tL|Data|ALUMux|Equal1~0_combout\ & (((\tL|Data|MemtoRegMux|output[20]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegLow|output\(20),
	datab => \tL|Data|RegHigh|output\(20),
	datac => \tL|Data|ALUMux|Equal1~0_combout\,
	datad => \tL|Data|MemtoRegMux|output[20]~53_combout\,
	combout => \tL|Data|MemtoRegMux|output[20]~54_combout\);

-- Location: FF_X42_Y19_N3
\tL|Data|RegFile|regs[15][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[20]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][20]~q\);

-- Location: LCCOMB_X43_Y19_N16
\tL|Data|RegFile|Mux43~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux43~19_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|regs[13][20]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[12][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[12][20]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[13][20]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux43~19_combout\);

-- Location: LCCOMB_X44_Y19_N8
\tL|Data|RegFile|Mux43~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux43~20_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux43~19_combout\ & (\tL|Data|RegFile|regs[15][20]~q\)) # (!\tL|Data|RegFile|Mux43~19_combout\ & ((\tL|Data|RegFile|regs[14][20]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|Mux43~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|regs[15][20]~q\,
	datac => \tL|Data|RegFile|Mux43~19_combout\,
	datad => \tL|Data|RegFile|regs[14][20]~q\,
	combout => \tL|Data|RegFile|Mux43~20_combout\);

-- Location: LCCOMB_X45_Y20_N10
\tL|Data|RegFile|Mux43~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux43~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~6_combout\ & ((\tL|Data|RegFile|rd_data1[17]~2_combout\) # ((\tL|Data|RegFile|regs[2][20]~q\)))) # (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & (!\tL|Data|RegFile|rd_data1[17]~2_combout\ 
-- & ((\tL|Data|RegFile|regs[1][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datac => \tL|Data|RegFile|regs[2][20]~q\,
	datad => \tL|Data|RegFile|regs[1][20]~q\,
	combout => \tL|Data|RegFile|Mux43~16_combout\);

-- Location: LCCOMB_X43_Y17_N28
\tL|Data|RegFile|Mux43~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux43~14_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|regs[5][20]~q\) # (\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[4][20]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[4][20]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[5][20]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux43~14_combout\);

-- Location: LCCOMB_X49_Y20_N14
\tL|Data|RegFile|Mux43~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux43~15_combout\ = (\tL|Data|RegFile|Mux43~14_combout\ & (((\tL|Data|RegFile|regs[7][20]~q\)) # (!\tL|Data|InstReg|out20_to_16\(1)))) # (!\tL|Data|RegFile|Mux43~14_combout\ & (\tL|Data|InstReg|out20_to_16\(1) & 
-- (\tL|Data|RegFile|regs[6][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux43~14_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[6][20]~q\,
	datad => \tL|Data|RegFile|regs[7][20]~q\,
	combout => \tL|Data|RegFile|Mux43~15_combout\);

-- Location: LCCOMB_X45_Y20_N2
\tL|Data|RegFile|Mux43~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux43~17_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & ((\tL|Data|RegFile|Mux43~16_combout\ & (\tL|Data|RegFile|regs[3][20]~q\)) # (!\tL|Data|RegFile|Mux43~16_combout\ & ((\tL|Data|RegFile|Mux43~15_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & (((\tL|Data|RegFile|Mux43~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[3][20]~q\,
	datab => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datac => \tL|Data|RegFile|Mux43~16_combout\,
	datad => \tL|Data|RegFile|Mux43~15_combout\,
	combout => \tL|Data|RegFile|Mux43~17_combout\);

-- Location: LCCOMB_X41_Y22_N12
\tL|Data|RegFile|Mux43~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux43~12_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|regs[10][20]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[8][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[8][20]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[10][20]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux43~12_combout\);

-- Location: LCCOMB_X45_Y22_N0
\tL|Data|RegFile|Mux43~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux43~13_combout\ = (\tL|Data|RegFile|Mux43~12_combout\ & ((\tL|Data|RegFile|regs[11][20]~q\) # ((!\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|RegFile|Mux43~12_combout\ & (((\tL|Data|RegFile|regs[9][20]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[11][20]~q\,
	datab => \tL|Data|RegFile|Mux43~12_combout\,
	datac => \tL|Data|RegFile|regs[9][20]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux43~13_combout\);

-- Location: LCCOMB_X45_Y23_N10
\tL|Data|RegFile|Mux43~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux43~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~4_combout\ & (((\tL|Data|RegFile|Mux43~13_combout\) # (\tL|Data|RegFile|rd_data1[17]~5_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & (\tL|Data|RegFile|Mux43~17_combout\ & 
-- ((!\tL|Data|RegFile|rd_data1[17]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux43~17_combout\,
	datab => \tL|Data|RegFile|Mux43~13_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	combout => \tL|Data|RegFile|Mux43~18_combout\);

-- Location: LCCOMB_X47_Y23_N24
\tL|Data|RegFile|Mux43~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux43~9_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|regs[23][20]~q\) # (\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[19][20]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[19][20]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[23][20]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux43~9_combout\);

-- Location: LCCOMB_X45_Y23_N4
\tL|Data|RegFile|Mux43~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux43~10_combout\ = (\tL|Data|RegFile|Mux43~9_combout\ & (((\tL|Data|RegFile|regs[31][20]~q\) # (!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux43~9_combout\ & (\tL|Data|RegFile|regs[27][20]~q\ & 
-- ((\tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[27][20]~q\,
	datab => \tL|Data|RegFile|Mux43~9_combout\,
	datac => \tL|Data|RegFile|regs[31][20]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux43~10_combout\);

-- Location: LCCOMB_X41_Y21_N0
\tL|Data|RegFile|Mux43~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux43~4_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2)) # ((\tL|Data|RegFile|regs[25][20]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(3) & (!\tL|Data|InstReg|out20_to_16\(2) & 
-- ((\tL|Data|RegFile|regs[17][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[25][20]~q\,
	datad => \tL|Data|RegFile|regs[17][20]~q\,
	combout => \tL|Data|RegFile|Mux43~4_combout\);

-- Location: LCCOMB_X40_Y23_N18
\tL|Data|RegFile|Mux43~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux43~5_combout\ = (\tL|Data|RegFile|Mux43~4_combout\ & ((\tL|Data|RegFile|regs[29][20]~q\) # ((!\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|RegFile|Mux43~4_combout\ & (((\tL|Data|RegFile|regs[21][20]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[29][20]~q\,
	datab => \tL|Data|RegFile|Mux43~4_combout\,
	datac => \tL|Data|RegFile|regs[21][20]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux43~5_combout\);

-- Location: LCCOMB_X42_Y24_N28
\tL|Data|RegFile|Mux43~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux43~6_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|regs[24][20]~q\) # (\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[16][20]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[16][20]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[24][20]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux43~6_combout\);

-- Location: LCCOMB_X41_Y24_N22
\tL|Data|RegFile|Mux43~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux43~7_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|Mux43~6_combout\ & (\tL|Data|RegFile|regs[28][20]~q\)) # (!\tL|Data|RegFile|Mux43~6_combout\ & ((\tL|Data|RegFile|regs[20][20]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|Mux43~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|regs[28][20]~q\,
	datac => \tL|Data|RegFile|regs[20][20]~q\,
	datad => \tL|Data|RegFile|Mux43~6_combout\,
	combout => \tL|Data|RegFile|Mux43~7_combout\);

-- Location: LCCOMB_X44_Y23_N18
\tL|Data|RegFile|Mux43~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux43~8_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1)) # ((\tL|Data|RegFile|Mux43~5_combout\)))) # (!\tL|Data|InstReg|out20_to_16\(0) & (!\tL|Data|InstReg|out20_to_16\(1) & 
-- ((\tL|Data|RegFile|Mux43~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|Mux43~5_combout\,
	datad => \tL|Data|RegFile|Mux43~7_combout\,
	combout => \tL|Data|RegFile|Mux43~8_combout\);

-- Location: LCCOMB_X44_Y24_N12
\tL|Data|RegFile|Mux43~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux43~2_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[22][20]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[18][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[18][20]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[22][20]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux43~2_combout\);

-- Location: LCCOMB_X45_Y23_N18
\tL|Data|RegFile|Mux43~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux43~3_combout\ = (\tL|Data|RegFile|Mux43~2_combout\ & (((\tL|Data|RegFile|regs[30][20]~q\) # (!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux43~2_combout\ & (\tL|Data|RegFile|regs[26][20]~q\ & 
-- ((\tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux43~2_combout\,
	datab => \tL|Data|RegFile|regs[26][20]~q\,
	datac => \tL|Data|RegFile|regs[30][20]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux43~3_combout\);

-- Location: LCCOMB_X44_Y23_N20
\tL|Data|RegFile|Mux43~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux43~11_combout\ = (\tL|Data|RegFile|Mux43~8_combout\ & ((\tL|Data|RegFile|Mux43~10_combout\) # ((!\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|RegFile|Mux43~8_combout\ & (((\tL|Data|RegFile|Mux43~3_combout\ & 
-- \tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux43~10_combout\,
	datab => \tL|Data|RegFile|Mux43~8_combout\,
	datac => \tL|Data|RegFile|Mux43~3_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux43~11_combout\);

-- Location: LCCOMB_X44_Y23_N30
\tL|Data|RegFile|Mux43~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux43~21_combout\ = (\tL|Data|RegFile|rd_data1[17]~5_combout\ & ((\tL|Data|RegFile|Mux43~18_combout\ & (\tL|Data|RegFile|Mux43~20_combout\)) # (!\tL|Data|RegFile|Mux43~18_combout\ & ((\tL|Data|RegFile|Mux43~11_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~5_combout\ & (((\tL|Data|RegFile|Mux43~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datab => \tL|Data|RegFile|Mux43~20_combout\,
	datac => \tL|Data|RegFile|Mux43~18_combout\,
	datad => \tL|Data|RegFile|Mux43~11_combout\,
	combout => \tL|Data|RegFile|Mux43~21_combout\);

-- Location: LCCOMB_X35_Y14_N12
\tL|Data|RegFile|Mux43~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux43~22_combout\ = (\tL|Data|RegFile|Mux43~21_combout\ & ((\tL|Data|InstReg|out20_to_16\(2)) # ((\tL|Data|RegFile|rd_data1[17]~3_combout\) # (\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	datac => \tL|Data|RegFile|Mux43~21_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux43~22_combout\);

-- Location: FF_X35_Y14_N13
\tL|Data|RegFile|rd_data1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux43~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(20));

-- Location: FF_X34_Y13_N13
\tL|Data|RegB|output[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|RegFile|rd_data1\(20),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(20));

-- Location: LCCOMB_X36_Y16_N20
\tL|Data|Mem|dataOut[23]~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[23]~59_combout\ = (\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(23) & \tL|Data|Mem|SIG_outPort_en~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(23),
	datad => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	combout => \tL|Data|Mem|dataOut[23]~59_combout\);

-- Location: LCCOMB_X46_Y16_N10
\tL|Data|Mem|dataOut[23]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[23]~60_combout\ = (\tL|Data|Mem|dataOut[23]~59_combout\ & ((\tL|Data|Mem|process_0~2_combout\) # ((\tL|Data|Mem|process_0~5_combout\) # (\tL|Data|Mem|process_0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|process_0~2_combout\,
	datab => \tL|Data|Mem|dataOut[23]~59_combout\,
	datac => \tL|Data|Mem|process_0~5_combout\,
	datad => \tL|Data|Mem|process_0~10_combout\,
	combout => \tL|Data|Mem|dataOut[23]~60_combout\);

-- Location: LCCOMB_X46_Y16_N0
\tL|Data|InstReg|out25_to_21[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|InstReg|out25_to_21[2]~feeder_combout\ = \tL|Data|Mem|dataOut[23]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|Mem|dataOut[23]~60_combout\,
	combout => \tL|Data|InstReg|out25_to_21[2]~feeder_combout\);

-- Location: FF_X46_Y16_N1
\tL|Data|InstReg|out25_to_21[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|InstReg|out25_to_21[2]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out25_to_21\(2));

-- Location: LCCOMB_X41_Y18_N18
\tL|Data|RegFile|Mux0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux0~2_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|regs[9][31]~q\) # (\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|regs[8][31]~q\ & 
-- ((!\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[8][31]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[9][31]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux0~2_combout\);

-- Location: LCCOMB_X38_Y18_N26
\tL|Data|RegFile|Mux0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux0~3_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux0~2_combout\ & (\tL|Data|RegFile|regs[11][31]~q\)) # (!\tL|Data|RegFile|Mux0~2_combout\ & ((\tL|Data|RegFile|regs[10][31]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|regs[11][31]~q\,
	datac => \tL|Data|RegFile|regs[10][31]~q\,
	datad => \tL|Data|RegFile|Mux0~2_combout\,
	combout => \tL|Data|RegFile|Mux0~3_combout\);

-- Location: LCCOMB_X47_Y20_N22
\tL|Data|RegFile|Mux0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux0~14_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0)) # ((\tL|Data|RegFile|regs[6][31]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(1) & (!\tL|Data|InstReg|out25_to_21\(0) & 
-- (\tL|Data|RegFile|regs[4][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[4][31]~q\,
	datad => \tL|Data|RegFile|regs[6][31]~q\,
	combout => \tL|Data|RegFile|Mux0~14_combout\);

-- Location: LCCOMB_X47_Y20_N4
\tL|Data|RegFile|Mux0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux0~15_combout\ = (\tL|Data|RegFile|Mux0~14_combout\ & (((\tL|Data|RegFile|regs[7][31]~q\) # (!\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|RegFile|Mux0~14_combout\ & (\tL|Data|RegFile|regs[5][31]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux0~14_combout\,
	datab => \tL|Data|RegFile|regs[5][31]~q\,
	datac => \tL|Data|RegFile|regs[7][31]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux0~15_combout\);

-- Location: LCCOMB_X44_Y20_N6
\tL|Data|RegFile|Mux0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux0~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|Mux0~15_combout\) # ((\tL|Data|RegFile|rd_data0[8]~5_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & (((\tL|Data|RegFile|regs[1][31]~q\ & 
-- !\tL|Data|RegFile|rd_data0[8]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	datab => \tL|Data|RegFile|Mux0~15_combout\,
	datac => \tL|Data|RegFile|regs[1][31]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	combout => \tL|Data|RegFile|Mux0~16_combout\);

-- Location: LCCOMB_X44_Y20_N24
\tL|Data|RegFile|Mux0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux0~17_combout\ = (\tL|Data|RegFile|Mux0~16_combout\ & (((\tL|Data|RegFile|regs[3][31]~q\) # (!\tL|Data|RegFile|rd_data0[8]~5_combout\)))) # (!\tL|Data|RegFile|Mux0~16_combout\ & (\tL|Data|RegFile|regs[2][31]~q\ & 
-- ((\tL|Data|RegFile|rd_data0[8]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux0~16_combout\,
	datab => \tL|Data|RegFile|regs[2][31]~q\,
	datac => \tL|Data|RegFile|regs[3][31]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	combout => \tL|Data|RegFile|Mux0~17_combout\);

-- Location: LCCOMB_X43_Y24_N2
\tL|Data|RegFile|Mux0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux0~8_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[24][31]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[16][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[24][31]~q\,
	datac => \tL|Data|RegFile|regs[16][31]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux0~8_combout\);

-- Location: LCCOMB_X43_Y25_N12
\tL|Data|RegFile|Mux0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux0~9_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux0~8_combout\ & (\tL|Data|RegFile|regs[28][31]~q\)) # (!\tL|Data|RegFile|Mux0~8_combout\ & ((\tL|Data|RegFile|regs[20][31]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|Mux0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|Mux0~8_combout\,
	datac => \tL|Data|RegFile|regs[28][31]~q\,
	datad => \tL|Data|RegFile|regs[20][31]~q\,
	combout => \tL|Data|RegFile|Mux0~9_combout\);

-- Location: LCCOMB_X46_Y24_N26
\tL|Data|RegFile|Mux0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux0~6_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[22][31]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[18][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[22][31]~q\,
	datac => \tL|Data|RegFile|regs[18][31]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux0~6_combout\);

-- Location: LCCOMB_X38_Y25_N14
\tL|Data|RegFile|Mux0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux0~7_combout\ = (\tL|Data|RegFile|Mux0~6_combout\ & (((\tL|Data|RegFile|regs[30][31]~q\)) # (!\tL|Data|InstReg|out25_to_21\(3)))) # (!\tL|Data|RegFile|Mux0~6_combout\ & (\tL|Data|InstReg|out25_to_21\(3) & 
-- ((\tL|Data|RegFile|regs[26][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux0~6_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[30][31]~q\,
	datad => \tL|Data|RegFile|regs[26][31]~q\,
	combout => \tL|Data|RegFile|Mux0~7_combout\);

-- Location: LCCOMB_X39_Y25_N6
\tL|Data|RegFile|Mux0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux0~10_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|InstReg|out25_to_21\(1))) # (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux0~7_combout\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|Mux0~9_combout\,
	datad => \tL|Data|RegFile|Mux0~7_combout\,
	combout => \tL|Data|RegFile|Mux0~10_combout\);

-- Location: LCCOMB_X41_Y23_N10
\tL|Data|RegFile|Mux0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux0~11_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|InstReg|out25_to_21\(2))))) # (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|InstReg|out25_to_21\(2) & (\tL|Data|RegFile|regs[23][31]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[19][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[23][31]~q\,
	datac => \tL|Data|RegFile|regs[19][31]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(2),
	combout => \tL|Data|RegFile|Mux0~11_combout\);

-- Location: LCCOMB_X42_Y22_N12
\tL|Data|RegFile|Mux0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux0~12_combout\ = (\tL|Data|RegFile|Mux0~11_combout\ & (((\tL|Data|RegFile|regs[31][31]~q\)) # (!\tL|Data|InstReg|out25_to_21\(3)))) # (!\tL|Data|RegFile|Mux0~11_combout\ & (\tL|Data|InstReg|out25_to_21\(3) & 
-- (\tL|Data|RegFile|regs[27][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux0~11_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[27][31]~q\,
	datad => \tL|Data|RegFile|regs[31][31]~q\,
	combout => \tL|Data|RegFile|Mux0~12_combout\);

-- Location: LCCOMB_X39_Y23_N22
\tL|Data|RegFile|Mux0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux0~4_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[25][31]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[17][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[25][31]~q\,
	datac => \tL|Data|RegFile|regs[17][31]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux0~4_combout\);

-- Location: LCCOMB_X37_Y23_N28
\tL|Data|RegFile|Mux0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux0~5_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|Mux0~4_combout\ & ((\tL|Data|RegFile|regs[29][31]~q\))) # (!\tL|Data|RegFile|Mux0~4_combout\ & (\tL|Data|RegFile|regs[21][31]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[21][31]~q\,
	datac => \tL|Data|RegFile|regs[29][31]~q\,
	datad => \tL|Data|RegFile|Mux0~4_combout\,
	combout => \tL|Data|RegFile|Mux0~5_combout\);

-- Location: LCCOMB_X39_Y22_N0
\tL|Data|RegFile|Mux0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux0~13_combout\ = (\tL|Data|RegFile|Mux0~10_combout\ & ((\tL|Data|RegFile|Mux0~12_combout\) # ((!\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|RegFile|Mux0~10_combout\ & (((\tL|Data|RegFile|Mux0~5_combout\ & 
-- \tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux0~10_combout\,
	datab => \tL|Data|RegFile|Mux0~12_combout\,
	datac => \tL|Data|RegFile|Mux0~5_combout\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux0~13_combout\);

-- Location: LCCOMB_X39_Y19_N20
\tL|Data|RegFile|Mux0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux0~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~2_combout\ & ((\tL|Data|RegFile|rd_data0[8]~3_combout\) # ((\tL|Data|RegFile|Mux0~13_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & 
-- (\tL|Data|RegFile|Mux0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datac => \tL|Data|RegFile|Mux0~17_combout\,
	datad => \tL|Data|RegFile|Mux0~13_combout\,
	combout => \tL|Data|RegFile|Mux0~18_combout\);

-- Location: LCCOMB_X39_Y22_N28
\tL|Data|RegFile|Mux0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux0~19_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[14][31]~q\) # ((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|RegFile|regs[12][31]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[14][31]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(1),
	datac => \tL|Data|RegFile|regs[12][31]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux0~19_combout\);

-- Location: LCCOMB_X39_Y22_N14
\tL|Data|RegFile|Mux0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux0~20_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux0~19_combout\ & ((\tL|Data|RegFile|regs[15][31]~q\))) # (!\tL|Data|RegFile|Mux0~19_combout\ & (\tL|Data|RegFile|regs[13][31]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[13][31]~q\,
	datab => \tL|Data|RegFile|regs[15][31]~q\,
	datac => \tL|Data|InstReg|out25_to_21\(0),
	datad => \tL|Data|RegFile|Mux0~19_combout\,
	combout => \tL|Data|RegFile|Mux0~20_combout\);

-- Location: LCCOMB_X39_Y19_N6
\tL|Data|RegFile|Mux0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux0~21_combout\ = (\tL|Data|RegFile|Mux0~18_combout\ & (((\tL|Data|RegFile|Mux0~20_combout\) # (!\tL|Data|RegFile|rd_data0[8]~3_combout\)))) # (!\tL|Data|RegFile|Mux0~18_combout\ & (\tL|Data|RegFile|Mux0~3_combout\ & 
-- ((\tL|Data|RegFile|rd_data0[8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux0~3_combout\,
	datab => \tL|Data|RegFile|Mux0~18_combout\,
	datac => \tL|Data|RegFile|Mux0~20_combout\,
	datad => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	combout => \tL|Data|RegFile|Mux0~21_combout\);

-- Location: LCCOMB_X40_Y11_N2
\tL|Data|RegFile|Mux0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux0~22_combout\ = (\tL|Data|RegFile|Mux0~21_combout\ & ((\tL|Data|InstReg|out25_to_21\(2)) # ((\tL|Data|InstReg|out25_to_21\(0)) # (\tL|Data|RegFile|rd_data0[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	datad => \tL|Data|RegFile|Mux0~21_combout\,
	combout => \tL|Data|RegFile|Mux0~22_combout\);

-- Location: FF_X40_Y11_N3
\tL|Data|RegFile|rd_data0[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux0~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(31));

-- Location: LCCOMB_X40_Y11_N24
\tL|Data|RegAMux|output[31]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[31]~14_combout\ = (\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(31)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegFile|rd_data0\(31),
	datac => \tL|Data|PCReg|output\(31),
	datad => \tL|Control|WideOr8~combout\,
	combout => \tL|Data|RegAMux|output[31]~14_combout\);

-- Location: LCCOMB_X45_Y10_N0
\tL|Data|ALU|LessThan2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~1_cout\ = CARRY((\tL|Data|RegAMux|output[0]~12_combout\ & \tL|Data|RegBMux|output[0]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[0]~12_combout\,
	datab => \tL|Data|RegBMux|output[0]~50_combout\,
	datad => VCC,
	cout => \tL|Data|ALU|LessThan2~1_cout\);

-- Location: LCCOMB_X45_Y10_N2
\tL|Data|ALU|LessThan2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~3_cout\ = CARRY((\tL|Data|RegAMux|output[1]~10_combout\ & (!\tL|Data|RegBMux|output[1]~49_combout\ & !\tL|Data|ALU|LessThan2~1_cout\)) # (!\tL|Data|RegAMux|output[1]~10_combout\ & ((!\tL|Data|ALU|LessThan2~1_cout\) # 
-- (!\tL|Data|RegBMux|output[1]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[1]~10_combout\,
	datab => \tL|Data|RegBMux|output[1]~49_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan2~1_cout\,
	cout => \tL|Data|ALU|LessThan2~3_cout\);

-- Location: LCCOMB_X45_Y10_N4
\tL|Data|ALU|LessThan2~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~5_cout\ = CARRY((\tL|Data|RegBMux|output[2]~31_combout\ & (\tL|Data|RegAMux|output[2]~9_combout\ & !\tL|Data|ALU|LessThan2~3_cout\)) # (!\tL|Data|RegBMux|output[2]~31_combout\ & ((\tL|Data|RegAMux|output[2]~9_combout\) # 
-- (!\tL|Data|ALU|LessThan2~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[2]~31_combout\,
	datab => \tL|Data|RegAMux|output[2]~9_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan2~3_cout\,
	cout => \tL|Data|ALU|LessThan2~5_cout\);

-- Location: LCCOMB_X45_Y10_N6
\tL|Data|ALU|LessThan2~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~7_cout\ = CARRY((\tL|Data|RegBMux|output[3]~33_combout\ & ((!\tL|Data|ALU|LessThan2~5_cout\) # (!\tL|Data|RegAMux|output[3]~8_combout\))) # (!\tL|Data|RegBMux|output[3]~33_combout\ & (!\tL|Data|RegAMux|output[3]~8_combout\ & 
-- !\tL|Data|ALU|LessThan2~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[3]~33_combout\,
	datab => \tL|Data|RegAMux|output[3]~8_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan2~5_cout\,
	cout => \tL|Data|ALU|LessThan2~7_cout\);

-- Location: LCCOMB_X45_Y10_N8
\tL|Data|ALU|LessThan2~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~9_cout\ = CARRY((\tL|Data|RegBMux|output[4]~13_combout\ & (\tL|Data|RegAMux|output[4]~7_combout\ & !\tL|Data|ALU|LessThan2~7_cout\)) # (!\tL|Data|RegBMux|output[4]~13_combout\ & ((\tL|Data|RegAMux|output[4]~7_combout\) # 
-- (!\tL|Data|ALU|LessThan2~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[4]~13_combout\,
	datab => \tL|Data|RegAMux|output[4]~7_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan2~7_cout\,
	cout => \tL|Data|ALU|LessThan2~9_cout\);

-- Location: LCCOMB_X45_Y10_N10
\tL|Data|ALU|LessThan2~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~11_cout\ = CARRY((\tL|Data|RegBMux|output[5]~17_combout\ & ((!\tL|Data|ALU|LessThan2~9_cout\) # (!\tL|Data|RegAMux|output[5]~6_combout\))) # (!\tL|Data|RegBMux|output[5]~17_combout\ & (!\tL|Data|RegAMux|output[5]~6_combout\ & 
-- !\tL|Data|ALU|LessThan2~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[5]~17_combout\,
	datab => \tL|Data|RegAMux|output[5]~6_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan2~9_cout\,
	cout => \tL|Data|ALU|LessThan2~11_cout\);

-- Location: LCCOMB_X45_Y10_N12
\tL|Data|ALU|LessThan2~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~13_cout\ = CARRY((\tL|Data|RegBMux|output[6]~15_combout\ & (\tL|Data|RegAMux|output[6]~5_combout\ & !\tL|Data|ALU|LessThan2~11_cout\)) # (!\tL|Data|RegBMux|output[6]~15_combout\ & ((\tL|Data|RegAMux|output[6]~5_combout\) # 
-- (!\tL|Data|ALU|LessThan2~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[6]~15_combout\,
	datab => \tL|Data|RegAMux|output[6]~5_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan2~11_cout\,
	cout => \tL|Data|ALU|LessThan2~13_cout\);

-- Location: LCCOMB_X45_Y10_N14
\tL|Data|ALU|LessThan2~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~15_cout\ = CARRY((\tL|Data|RegAMux|output[7]~4_combout\ & (\tL|Data|RegBMux|output[7]~19_combout\ & !\tL|Data|ALU|LessThan2~13_cout\)) # (!\tL|Data|RegAMux|output[7]~4_combout\ & ((\tL|Data|RegBMux|output[7]~19_combout\) # 
-- (!\tL|Data|ALU|LessThan2~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[7]~4_combout\,
	datab => \tL|Data|RegBMux|output[7]~19_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan2~13_cout\,
	cout => \tL|Data|ALU|LessThan2~15_cout\);

-- Location: LCCOMB_X45_Y10_N16
\tL|Data|ALU|LessThan2~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~17_cout\ = CARRY((\tL|Data|RegBMux|output[8]~21_combout\ & (\tL|Data|RegAMux|output[8]~3_combout\ & !\tL|Data|ALU|LessThan2~15_cout\)) # (!\tL|Data|RegBMux|output[8]~21_combout\ & ((\tL|Data|RegAMux|output[8]~3_combout\) # 
-- (!\tL|Data|ALU|LessThan2~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[8]~21_combout\,
	datab => \tL|Data|RegAMux|output[8]~3_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan2~15_cout\,
	cout => \tL|Data|ALU|LessThan2~17_cout\);

-- Location: LCCOMB_X45_Y10_N18
\tL|Data|ALU|LessThan2~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~19_cout\ = CARRY((\tL|Data|RegAMux|output[9]~2_combout\ & (\tL|Data|RegBMux|output[9]~25_combout\ & !\tL|Data|ALU|LessThan2~17_cout\)) # (!\tL|Data|RegAMux|output[9]~2_combout\ & ((\tL|Data|RegBMux|output[9]~25_combout\) # 
-- (!\tL|Data|ALU|LessThan2~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[9]~2_combout\,
	datab => \tL|Data|RegBMux|output[9]~25_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan2~17_cout\,
	cout => \tL|Data|ALU|LessThan2~19_cout\);

-- Location: LCCOMB_X45_Y10_N20
\tL|Data|ALU|LessThan2~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~21_cout\ = CARRY((\tL|Data|RegBMux|output[10]~23_combout\ & (\tL|Data|RegAMux|output[10]~1_combout\ & !\tL|Data|ALU|LessThan2~19_cout\)) # (!\tL|Data|RegBMux|output[10]~23_combout\ & ((\tL|Data|RegAMux|output[10]~1_combout\) # 
-- (!\tL|Data|ALU|LessThan2~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[10]~23_combout\,
	datab => \tL|Data|RegAMux|output[10]~1_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan2~19_cout\,
	cout => \tL|Data|ALU|LessThan2~21_cout\);

-- Location: LCCOMB_X45_Y10_N22
\tL|Data|ALU|LessThan2~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~23_cout\ = CARRY((\tL|Data|RegBMux|output[11]~27_combout\ & ((!\tL|Data|ALU|LessThan2~21_cout\) # (!\tL|Data|RegAMux|output[11]~0_combout\))) # (!\tL|Data|RegBMux|output[11]~27_combout\ & (!\tL|Data|RegAMux|output[11]~0_combout\ & 
-- !\tL|Data|ALU|LessThan2~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[11]~27_combout\,
	datab => \tL|Data|RegAMux|output[11]~0_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan2~21_cout\,
	cout => \tL|Data|ALU|LessThan2~23_cout\);

-- Location: LCCOMB_X45_Y10_N24
\tL|Data|ALU|LessThan2~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~25_cout\ = CARRY((\tL|Data|RegAMux|output[12]~13_combout\ & ((!\tL|Data|ALU|LessThan2~23_cout\) # (!\tL|Data|RegBMux|output[12]~45_combout\))) # (!\tL|Data|RegAMux|output[12]~13_combout\ & (!\tL|Data|RegBMux|output[12]~45_combout\ & 
-- !\tL|Data|ALU|LessThan2~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[12]~13_combout\,
	datab => \tL|Data|RegBMux|output[12]~45_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan2~23_cout\,
	cout => \tL|Data|ALU|LessThan2~25_cout\);

-- Location: LCCOMB_X45_Y10_N26
\tL|Data|ALU|LessThan2~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~27_cout\ = CARRY((\tL|Data|RegBMux|output[13]~47_combout\ & ((!\tL|Data|ALU|LessThan2~25_cout\) # (!\tL|Data|RegAMux|output[13]~32_combout\))) # (!\tL|Data|RegBMux|output[13]~47_combout\ & (!\tL|Data|RegAMux|output[13]~32_combout\ & 
-- !\tL|Data|ALU|LessThan2~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[13]~47_combout\,
	datab => \tL|Data|RegAMux|output[13]~32_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan2~25_cout\,
	cout => \tL|Data|ALU|LessThan2~27_cout\);

-- Location: LCCOMB_X45_Y10_N28
\tL|Data|ALU|LessThan2~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~29_cout\ = CARRY((\tL|Data|RegBMux|output[14]~43_combout\ & (\tL|Data|RegAMux|output[14]~31_combout\ & !\tL|Data|ALU|LessThan2~27_cout\)) # (!\tL|Data|RegBMux|output[14]~43_combout\ & ((\tL|Data|RegAMux|output[14]~31_combout\) # 
-- (!\tL|Data|ALU|LessThan2~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[14]~43_combout\,
	datab => \tL|Data|RegAMux|output[14]~31_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan2~27_cout\,
	cout => \tL|Data|ALU|LessThan2~29_cout\);

-- Location: LCCOMB_X45_Y10_N30
\tL|Data|ALU|LessThan2~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~31_cout\ = CARRY((\tL|Data|RegAMux|output[15]~30_combout\ & (\tL|Data|RegBMux|output[15]~41_combout\ & !\tL|Data|ALU|LessThan2~29_cout\)) # (!\tL|Data|RegAMux|output[15]~30_combout\ & ((\tL|Data|RegBMux|output[15]~41_combout\) # 
-- (!\tL|Data|ALU|LessThan2~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[15]~30_combout\,
	datab => \tL|Data|RegBMux|output[15]~41_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan2~29_cout\,
	cout => \tL|Data|ALU|LessThan2~31_cout\);

-- Location: LCCOMB_X45_Y9_N0
\tL|Data|ALU|LessThan2~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~33_cout\ = CARRY((\tL|Data|RegAMux|output[16]~29_combout\ & ((\tL|Data|RegBMux|output[16]~37_combout\) # (!\tL|Data|ALU|LessThan2~31_cout\))) # (!\tL|Data|RegAMux|output[16]~29_combout\ & (\tL|Data|RegBMux|output[16]~37_combout\ & 
-- !\tL|Data|ALU|LessThan2~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[16]~29_combout\,
	datab => \tL|Data|RegBMux|output[16]~37_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan2~31_cout\,
	cout => \tL|Data|ALU|LessThan2~33_cout\);

-- Location: LCCOMB_X45_Y9_N2
\tL|Data|ALU|LessThan2~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~35_cout\ = CARRY((\tL|Data|RegBMux|output[17]~39_combout\ & ((!\tL|Data|ALU|LessThan2~33_cout\) # (!\tL|Data|RegAMux|output[17]~28_combout\))) # (!\tL|Data|RegBMux|output[17]~39_combout\ & (!\tL|Data|RegAMux|output[17]~28_combout\ & 
-- !\tL|Data|ALU|LessThan2~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[17]~39_combout\,
	datab => \tL|Data|RegAMux|output[17]~28_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan2~33_cout\,
	cout => \tL|Data|ALU|LessThan2~35_cout\);

-- Location: LCCOMB_X45_Y9_N4
\tL|Data|ALU|LessThan2~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~37_cout\ = CARRY((\tL|Data|RegBMux|output[18]~34_combout\ & (\tL|Data|RegAMux|output[18]~27_combout\ & !\tL|Data|ALU|LessThan2~35_cout\)) # (!\tL|Data|RegBMux|output[18]~34_combout\ & ((\tL|Data|RegAMux|output[18]~27_combout\) # 
-- (!\tL|Data|ALU|LessThan2~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[18]~34_combout\,
	datab => \tL|Data|RegAMux|output[18]~27_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan2~35_cout\,
	cout => \tL|Data|ALU|LessThan2~37_cout\);

-- Location: LCCOMB_X45_Y9_N6
\tL|Data|ALU|LessThan2~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~39_cout\ = CARRY((\tL|Data|RegAMux|output[19]~26_combout\ & (\tL|Data|RegBMux|output[19]~63_combout\ & !\tL|Data|ALU|LessThan2~37_cout\)) # (!\tL|Data|RegAMux|output[19]~26_combout\ & ((\tL|Data|RegBMux|output[19]~63_combout\) # 
-- (!\tL|Data|ALU|LessThan2~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[19]~26_combout\,
	datab => \tL|Data|RegBMux|output[19]~63_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan2~37_cout\,
	cout => \tL|Data|ALU|LessThan2~39_cout\);

-- Location: LCCOMB_X45_Y9_N8
\tL|Data|ALU|LessThan2~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~41_cout\ = CARRY((\tL|Data|RegBMux|output[20]~62_combout\ & (\tL|Data|RegAMux|output[20]~25_combout\ & !\tL|Data|ALU|LessThan2~39_cout\)) # (!\tL|Data|RegBMux|output[20]~62_combout\ & ((\tL|Data|RegAMux|output[20]~25_combout\) # 
-- (!\tL|Data|ALU|LessThan2~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[20]~62_combout\,
	datab => \tL|Data|RegAMux|output[20]~25_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan2~39_cout\,
	cout => \tL|Data|ALU|LessThan2~41_cout\);

-- Location: LCCOMB_X45_Y9_N10
\tL|Data|ALU|LessThan2~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~43_cout\ = CARRY((\tL|Data|RegAMux|output[21]~24_combout\ & (\tL|Data|RegBMux|output[21]~61_combout\ & !\tL|Data|ALU|LessThan2~41_cout\)) # (!\tL|Data|RegAMux|output[21]~24_combout\ & ((\tL|Data|RegBMux|output[21]~61_combout\) # 
-- (!\tL|Data|ALU|LessThan2~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[21]~24_combout\,
	datab => \tL|Data|RegBMux|output[21]~61_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan2~41_cout\,
	cout => \tL|Data|ALU|LessThan2~43_cout\);

-- Location: LCCOMB_X45_Y9_N12
\tL|Data|ALU|LessThan2~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~45_cout\ = CARRY((\tL|Data|RegBMux|output[22]~60_combout\ & (\tL|Data|RegAMux|output[22]~23_combout\ & !\tL|Data|ALU|LessThan2~43_cout\)) # (!\tL|Data|RegBMux|output[22]~60_combout\ & ((\tL|Data|RegAMux|output[22]~23_combout\) # 
-- (!\tL|Data|ALU|LessThan2~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[22]~60_combout\,
	datab => \tL|Data|RegAMux|output[22]~23_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan2~43_cout\,
	cout => \tL|Data|ALU|LessThan2~45_cout\);

-- Location: LCCOMB_X45_Y9_N14
\tL|Data|ALU|LessThan2~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~47_cout\ = CARRY((\tL|Data|RegAMux|output[23]~22_combout\ & (\tL|Data|RegBMux|output[23]~59_combout\ & !\tL|Data|ALU|LessThan2~45_cout\)) # (!\tL|Data|RegAMux|output[23]~22_combout\ & ((\tL|Data|RegBMux|output[23]~59_combout\) # 
-- (!\tL|Data|ALU|LessThan2~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[23]~22_combout\,
	datab => \tL|Data|RegBMux|output[23]~59_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan2~45_cout\,
	cout => \tL|Data|ALU|LessThan2~47_cout\);

-- Location: LCCOMB_X45_Y9_N16
\tL|Data|ALU|LessThan2~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~49_cout\ = CARRY((\tL|Data|RegBMux|output[24]~58_combout\ & (\tL|Data|RegAMux|output[24]~21_combout\ & !\tL|Data|ALU|LessThan2~47_cout\)) # (!\tL|Data|RegBMux|output[24]~58_combout\ & ((\tL|Data|RegAMux|output[24]~21_combout\) # 
-- (!\tL|Data|ALU|LessThan2~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[24]~58_combout\,
	datab => \tL|Data|RegAMux|output[24]~21_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan2~47_cout\,
	cout => \tL|Data|ALU|LessThan2~49_cout\);

-- Location: LCCOMB_X45_Y9_N18
\tL|Data|ALU|LessThan2~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~51_cout\ = CARRY((\tL|Data|RegAMux|output[25]~20_combout\ & (\tL|Data|RegBMux|output[25]~57_combout\ & !\tL|Data|ALU|LessThan2~49_cout\)) # (!\tL|Data|RegAMux|output[25]~20_combout\ & ((\tL|Data|RegBMux|output[25]~57_combout\) # 
-- (!\tL|Data|ALU|LessThan2~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[25]~20_combout\,
	datab => \tL|Data|RegBMux|output[25]~57_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan2~49_cout\,
	cout => \tL|Data|ALU|LessThan2~51_cout\);

-- Location: LCCOMB_X45_Y9_N20
\tL|Data|ALU|LessThan2~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~53_cout\ = CARRY((\tL|Data|RegAMux|output[26]~19_combout\ & ((!\tL|Data|ALU|LessThan2~51_cout\) # (!\tL|Data|RegBMux|output[26]~56_combout\))) # (!\tL|Data|RegAMux|output[26]~19_combout\ & (!\tL|Data|RegBMux|output[26]~56_combout\ & 
-- !\tL|Data|ALU|LessThan2~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[26]~19_combout\,
	datab => \tL|Data|RegBMux|output[26]~56_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan2~51_cout\,
	cout => \tL|Data|ALU|LessThan2~53_cout\);

-- Location: LCCOMB_X45_Y9_N22
\tL|Data|ALU|LessThan2~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~55_cout\ = CARRY((\tL|Data|RegAMux|output[27]~18_combout\ & (\tL|Data|RegBMux|output[27]~55_combout\ & !\tL|Data|ALU|LessThan2~53_cout\)) # (!\tL|Data|RegAMux|output[27]~18_combout\ & ((\tL|Data|RegBMux|output[27]~55_combout\) # 
-- (!\tL|Data|ALU|LessThan2~53_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[27]~18_combout\,
	datab => \tL|Data|RegBMux|output[27]~55_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan2~53_cout\,
	cout => \tL|Data|ALU|LessThan2~55_cout\);

-- Location: LCCOMB_X45_Y9_N24
\tL|Data|ALU|LessThan2~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~57_cout\ = CARRY((\tL|Data|RegAMux|output[28]~17_combout\ & ((!\tL|Data|ALU|LessThan2~55_cout\) # (!\tL|Data|RegBMux|output[28]~54_combout\))) # (!\tL|Data|RegAMux|output[28]~17_combout\ & (!\tL|Data|RegBMux|output[28]~54_combout\ & 
-- !\tL|Data|ALU|LessThan2~55_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[28]~17_combout\,
	datab => \tL|Data|RegBMux|output[28]~54_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan2~55_cout\,
	cout => \tL|Data|ALU|LessThan2~57_cout\);

-- Location: LCCOMB_X45_Y9_N26
\tL|Data|ALU|LessThan2~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~59_cout\ = CARRY((\tL|Data|RegAMux|output[29]~16_combout\ & (\tL|Data|RegBMux|output[29]~53_combout\ & !\tL|Data|ALU|LessThan2~57_cout\)) # (!\tL|Data|RegAMux|output[29]~16_combout\ & ((\tL|Data|RegBMux|output[29]~53_combout\) # 
-- (!\tL|Data|ALU|LessThan2~57_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[29]~16_combout\,
	datab => \tL|Data|RegBMux|output[29]~53_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan2~57_cout\,
	cout => \tL|Data|ALU|LessThan2~59_cout\);

-- Location: LCCOMB_X45_Y9_N28
\tL|Data|ALU|LessThan2~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~61_cout\ = CARRY((\tL|Data|RegAMux|output[30]~15_combout\ & ((!\tL|Data|ALU|LessThan2~59_cout\) # (!\tL|Data|RegBMux|output[30]~52_combout\))) # (!\tL|Data|RegAMux|output[30]~15_combout\ & (!\tL|Data|RegBMux|output[30]~52_combout\ & 
-- !\tL|Data|ALU|LessThan2~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[30]~15_combout\,
	datab => \tL|Data|RegBMux|output[30]~52_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan2~59_cout\,
	cout => \tL|Data|ALU|LessThan2~61_cout\);

-- Location: LCCOMB_X45_Y9_N30
\tL|Data|ALU|LessThan2~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan2~62_combout\ = (\tL|Data|RegAMux|output[31]~14_combout\ & ((\tL|Data|ALU|LessThan2~61_cout\) # (!\tL|Data|RegBMux|output[31]~51_combout\))) # (!\tL|Data|RegAMux|output[31]~14_combout\ & (!\tL|Data|RegBMux|output[31]~51_combout\ & 
-- \tL|Data|ALU|LessThan2~61_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010110010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[31]~14_combout\,
	datab => \tL|Data|RegBMux|output[31]~51_combout\,
	cin => \tL|Data|ALU|LessThan2~61_cout\,
	combout => \tL|Data|ALU|LessThan2~62_combout\);

-- Location: LCCOMB_X44_Y11_N0
\tL|Data|ALU|LessThan1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~1_cout\ = CARRY((!\tL|Data|RegAMux|output[0]~12_combout\ & !\tL|Data|RegBMux|output[0]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[0]~12_combout\,
	datab => \tL|Data|RegBMux|output[0]~50_combout\,
	datad => VCC,
	cout => \tL|Data|ALU|LessThan1~1_cout\);

-- Location: LCCOMB_X44_Y11_N2
\tL|Data|ALU|LessThan1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~3_cout\ = CARRY((\tL|Data|RegBMux|output[1]~49_combout\ & ((\tL|Data|RegAMux|output[1]~10_combout\) # (!\tL|Data|ALU|LessThan1~1_cout\))) # (!\tL|Data|RegBMux|output[1]~49_combout\ & (\tL|Data|RegAMux|output[1]~10_combout\ & 
-- !\tL|Data|ALU|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[1]~49_combout\,
	datab => \tL|Data|RegAMux|output[1]~10_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan1~1_cout\,
	cout => \tL|Data|ALU|LessThan1~3_cout\);

-- Location: LCCOMB_X44_Y11_N4
\tL|Data|ALU|LessThan1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~5_cout\ = CARRY((\tL|Data|RegAMux|output[2]~9_combout\ & (\tL|Data|RegBMux|output[2]~31_combout\ & !\tL|Data|ALU|LessThan1~3_cout\)) # (!\tL|Data|RegAMux|output[2]~9_combout\ & ((\tL|Data|RegBMux|output[2]~31_combout\) # 
-- (!\tL|Data|ALU|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[2]~9_combout\,
	datab => \tL|Data|RegBMux|output[2]~31_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan1~3_cout\,
	cout => \tL|Data|ALU|LessThan1~5_cout\);

-- Location: LCCOMB_X44_Y11_N6
\tL|Data|ALU|LessThan1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~7_cout\ = CARRY((\tL|Data|RegBMux|output[3]~33_combout\ & (\tL|Data|RegAMux|output[3]~8_combout\ & !\tL|Data|ALU|LessThan1~5_cout\)) # (!\tL|Data|RegBMux|output[3]~33_combout\ & ((\tL|Data|RegAMux|output[3]~8_combout\) # 
-- (!\tL|Data|ALU|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[3]~33_combout\,
	datab => \tL|Data|RegAMux|output[3]~8_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan1~5_cout\,
	cout => \tL|Data|ALU|LessThan1~7_cout\);

-- Location: LCCOMB_X44_Y11_N8
\tL|Data|ALU|LessThan1~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~9_cout\ = CARRY((\tL|Data|RegAMux|output[4]~7_combout\ & (\tL|Data|RegBMux|output[4]~13_combout\ & !\tL|Data|ALU|LessThan1~7_cout\)) # (!\tL|Data|RegAMux|output[4]~7_combout\ & ((\tL|Data|RegBMux|output[4]~13_combout\) # 
-- (!\tL|Data|ALU|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[4]~7_combout\,
	datab => \tL|Data|RegBMux|output[4]~13_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan1~7_cout\,
	cout => \tL|Data|ALU|LessThan1~9_cout\);

-- Location: LCCOMB_X44_Y11_N10
\tL|Data|ALU|LessThan1~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~11_cout\ = CARRY((\tL|Data|RegBMux|output[5]~17_combout\ & (\tL|Data|RegAMux|output[5]~6_combout\ & !\tL|Data|ALU|LessThan1~9_cout\)) # (!\tL|Data|RegBMux|output[5]~17_combout\ & ((\tL|Data|RegAMux|output[5]~6_combout\) # 
-- (!\tL|Data|ALU|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[5]~17_combout\,
	datab => \tL|Data|RegAMux|output[5]~6_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan1~9_cout\,
	cout => \tL|Data|ALU|LessThan1~11_cout\);

-- Location: LCCOMB_X44_Y11_N12
\tL|Data|ALU|LessThan1~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~13_cout\ = CARRY((\tL|Data|RegAMux|output[6]~5_combout\ & (\tL|Data|RegBMux|output[6]~15_combout\ & !\tL|Data|ALU|LessThan1~11_cout\)) # (!\tL|Data|RegAMux|output[6]~5_combout\ & ((\tL|Data|RegBMux|output[6]~15_combout\) # 
-- (!\tL|Data|ALU|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[6]~5_combout\,
	datab => \tL|Data|RegBMux|output[6]~15_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan1~11_cout\,
	cout => \tL|Data|ALU|LessThan1~13_cout\);

-- Location: LCCOMB_X44_Y11_N14
\tL|Data|ALU|LessThan1~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~15_cout\ = CARRY((\tL|Data|RegAMux|output[7]~4_combout\ & ((!\tL|Data|ALU|LessThan1~13_cout\) # (!\tL|Data|RegBMux|output[7]~19_combout\))) # (!\tL|Data|RegAMux|output[7]~4_combout\ & (!\tL|Data|RegBMux|output[7]~19_combout\ & 
-- !\tL|Data|ALU|LessThan1~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[7]~4_combout\,
	datab => \tL|Data|RegBMux|output[7]~19_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan1~13_cout\,
	cout => \tL|Data|ALU|LessThan1~15_cout\);

-- Location: LCCOMB_X44_Y11_N16
\tL|Data|ALU|LessThan1~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~17_cout\ = CARRY((\tL|Data|RegAMux|output[8]~3_combout\ & (\tL|Data|RegBMux|output[8]~21_combout\ & !\tL|Data|ALU|LessThan1~15_cout\)) # (!\tL|Data|RegAMux|output[8]~3_combout\ & ((\tL|Data|RegBMux|output[8]~21_combout\) # 
-- (!\tL|Data|ALU|LessThan1~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[8]~3_combout\,
	datab => \tL|Data|RegBMux|output[8]~21_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan1~15_cout\,
	cout => \tL|Data|ALU|LessThan1~17_cout\);

-- Location: LCCOMB_X44_Y11_N18
\tL|Data|ALU|LessThan1~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~19_cout\ = CARRY((\tL|Data|RegBMux|output[9]~25_combout\ & (\tL|Data|RegAMux|output[9]~2_combout\ & !\tL|Data|ALU|LessThan1~17_cout\)) # (!\tL|Data|RegBMux|output[9]~25_combout\ & ((\tL|Data|RegAMux|output[9]~2_combout\) # 
-- (!\tL|Data|ALU|LessThan1~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[9]~25_combout\,
	datab => \tL|Data|RegAMux|output[9]~2_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan1~17_cout\,
	cout => \tL|Data|ALU|LessThan1~19_cout\);

-- Location: LCCOMB_X44_Y11_N20
\tL|Data|ALU|LessThan1~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~21_cout\ = CARRY((\tL|Data|RegBMux|output[10]~23_combout\ & ((!\tL|Data|ALU|LessThan1~19_cout\) # (!\tL|Data|RegAMux|output[10]~1_combout\))) # (!\tL|Data|RegBMux|output[10]~23_combout\ & (!\tL|Data|RegAMux|output[10]~1_combout\ & 
-- !\tL|Data|ALU|LessThan1~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[10]~23_combout\,
	datab => \tL|Data|RegAMux|output[10]~1_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan1~19_cout\,
	cout => \tL|Data|ALU|LessThan1~21_cout\);

-- Location: LCCOMB_X44_Y11_N22
\tL|Data|ALU|LessThan1~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~23_cout\ = CARRY((\tL|Data|RegBMux|output[11]~27_combout\ & (\tL|Data|RegAMux|output[11]~0_combout\ & !\tL|Data|ALU|LessThan1~21_cout\)) # (!\tL|Data|RegBMux|output[11]~27_combout\ & ((\tL|Data|RegAMux|output[11]~0_combout\) # 
-- (!\tL|Data|ALU|LessThan1~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[11]~27_combout\,
	datab => \tL|Data|RegAMux|output[11]~0_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan1~21_cout\,
	cout => \tL|Data|ALU|LessThan1~23_cout\);

-- Location: LCCOMB_X44_Y11_N24
\tL|Data|ALU|LessThan1~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~25_cout\ = CARRY((\tL|Data|RegBMux|output[12]~45_combout\ & ((!\tL|Data|ALU|LessThan1~23_cout\) # (!\tL|Data|RegAMux|output[12]~13_combout\))) # (!\tL|Data|RegBMux|output[12]~45_combout\ & (!\tL|Data|RegAMux|output[12]~13_combout\ & 
-- !\tL|Data|ALU|LessThan1~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[12]~45_combout\,
	datab => \tL|Data|RegAMux|output[12]~13_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan1~23_cout\,
	cout => \tL|Data|ALU|LessThan1~25_cout\);

-- Location: LCCOMB_X44_Y11_N26
\tL|Data|ALU|LessThan1~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~27_cout\ = CARRY((\tL|Data|RegAMux|output[13]~32_combout\ & ((!\tL|Data|ALU|LessThan1~25_cout\) # (!\tL|Data|RegBMux|output[13]~47_combout\))) # (!\tL|Data|RegAMux|output[13]~32_combout\ & (!\tL|Data|RegBMux|output[13]~47_combout\ & 
-- !\tL|Data|ALU|LessThan1~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[13]~32_combout\,
	datab => \tL|Data|RegBMux|output[13]~47_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan1~25_cout\,
	cout => \tL|Data|ALU|LessThan1~27_cout\);

-- Location: LCCOMB_X44_Y11_N28
\tL|Data|ALU|LessThan1~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~29_cout\ = CARRY((\tL|Data|RegAMux|output[14]~31_combout\ & (\tL|Data|RegBMux|output[14]~43_combout\ & !\tL|Data|ALU|LessThan1~27_cout\)) # (!\tL|Data|RegAMux|output[14]~31_combout\ & ((\tL|Data|RegBMux|output[14]~43_combout\) # 
-- (!\tL|Data|ALU|LessThan1~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[14]~31_combout\,
	datab => \tL|Data|RegBMux|output[14]~43_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan1~27_cout\,
	cout => \tL|Data|ALU|LessThan1~29_cout\);

-- Location: LCCOMB_X44_Y11_N30
\tL|Data|ALU|LessThan1~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~31_cout\ = CARRY((\tL|Data|RegBMux|output[15]~41_combout\ & (\tL|Data|RegAMux|output[15]~30_combout\ & !\tL|Data|ALU|LessThan1~29_cout\)) # (!\tL|Data|RegBMux|output[15]~41_combout\ & ((\tL|Data|RegAMux|output[15]~30_combout\) # 
-- (!\tL|Data|ALU|LessThan1~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[15]~41_combout\,
	datab => \tL|Data|RegAMux|output[15]~30_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan1~29_cout\,
	cout => \tL|Data|ALU|LessThan1~31_cout\);

-- Location: LCCOMB_X44_Y10_N0
\tL|Data|ALU|LessThan1~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~33_cout\ = CARRY((\tL|Data|RegAMux|output[16]~29_combout\ & (!\tL|Data|RegBMux|output[16]~37_combout\ & !\tL|Data|ALU|LessThan1~31_cout\)) # (!\tL|Data|RegAMux|output[16]~29_combout\ & ((!\tL|Data|ALU|LessThan1~31_cout\) # 
-- (!\tL|Data|RegBMux|output[16]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[16]~29_combout\,
	datab => \tL|Data|RegBMux|output[16]~37_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan1~31_cout\,
	cout => \tL|Data|ALU|LessThan1~33_cout\);

-- Location: LCCOMB_X44_Y10_N2
\tL|Data|ALU|LessThan1~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~35_cout\ = CARRY((\tL|Data|RegAMux|output[17]~28_combout\ & ((!\tL|Data|ALU|LessThan1~33_cout\) # (!\tL|Data|RegBMux|output[17]~39_combout\))) # (!\tL|Data|RegAMux|output[17]~28_combout\ & (!\tL|Data|RegBMux|output[17]~39_combout\ & 
-- !\tL|Data|ALU|LessThan1~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[17]~28_combout\,
	datab => \tL|Data|RegBMux|output[17]~39_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan1~33_cout\,
	cout => \tL|Data|ALU|LessThan1~35_cout\);

-- Location: LCCOMB_X44_Y10_N4
\tL|Data|ALU|LessThan1~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~37_cout\ = CARRY((\tL|Data|RegAMux|output[18]~27_combout\ & (\tL|Data|RegBMux|output[18]~34_combout\ & !\tL|Data|ALU|LessThan1~35_cout\)) # (!\tL|Data|RegAMux|output[18]~27_combout\ & ((\tL|Data|RegBMux|output[18]~34_combout\) # 
-- (!\tL|Data|ALU|LessThan1~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[18]~27_combout\,
	datab => \tL|Data|RegBMux|output[18]~34_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan1~35_cout\,
	cout => \tL|Data|ALU|LessThan1~37_cout\);

-- Location: LCCOMB_X44_Y10_N6
\tL|Data|ALU|LessThan1~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~39_cout\ = CARRY((\tL|Data|RegBMux|output[19]~63_combout\ & (\tL|Data|RegAMux|output[19]~26_combout\ & !\tL|Data|ALU|LessThan1~37_cout\)) # (!\tL|Data|RegBMux|output[19]~63_combout\ & ((\tL|Data|RegAMux|output[19]~26_combout\) # 
-- (!\tL|Data|ALU|LessThan1~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[19]~63_combout\,
	datab => \tL|Data|RegAMux|output[19]~26_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan1~37_cout\,
	cout => \tL|Data|ALU|LessThan1~39_cout\);

-- Location: LCCOMB_X44_Y10_N8
\tL|Data|ALU|LessThan1~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~41_cout\ = CARRY((\tL|Data|RegAMux|output[20]~25_combout\ & (\tL|Data|RegBMux|output[20]~62_combout\ & !\tL|Data|ALU|LessThan1~39_cout\)) # (!\tL|Data|RegAMux|output[20]~25_combout\ & ((\tL|Data|RegBMux|output[20]~62_combout\) # 
-- (!\tL|Data|ALU|LessThan1~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[20]~25_combout\,
	datab => \tL|Data|RegBMux|output[20]~62_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan1~39_cout\,
	cout => \tL|Data|ALU|LessThan1~41_cout\);

-- Location: LCCOMB_X44_Y10_N10
\tL|Data|ALU|LessThan1~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~43_cout\ = CARRY((\tL|Data|RegAMux|output[21]~24_combout\ & ((!\tL|Data|ALU|LessThan1~41_cout\) # (!\tL|Data|RegBMux|output[21]~61_combout\))) # (!\tL|Data|RegAMux|output[21]~24_combout\ & (!\tL|Data|RegBMux|output[21]~61_combout\ & 
-- !\tL|Data|ALU|LessThan1~41_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[21]~24_combout\,
	datab => \tL|Data|RegBMux|output[21]~61_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan1~41_cout\,
	cout => \tL|Data|ALU|LessThan1~43_cout\);

-- Location: LCCOMB_X44_Y10_N12
\tL|Data|ALU|LessThan1~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~45_cout\ = CARRY((\tL|Data|RegAMux|output[22]~23_combout\ & (\tL|Data|RegBMux|output[22]~60_combout\ & !\tL|Data|ALU|LessThan1~43_cout\)) # (!\tL|Data|RegAMux|output[22]~23_combout\ & ((\tL|Data|RegBMux|output[22]~60_combout\) # 
-- (!\tL|Data|ALU|LessThan1~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[22]~23_combout\,
	datab => \tL|Data|RegBMux|output[22]~60_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan1~43_cout\,
	cout => \tL|Data|ALU|LessThan1~45_cout\);

-- Location: LCCOMB_X44_Y10_N14
\tL|Data|ALU|LessThan1~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~47_cout\ = CARRY((\tL|Data|RegAMux|output[23]~22_combout\ & ((!\tL|Data|ALU|LessThan1~45_cout\) # (!\tL|Data|RegBMux|output[23]~59_combout\))) # (!\tL|Data|RegAMux|output[23]~22_combout\ & (!\tL|Data|RegBMux|output[23]~59_combout\ & 
-- !\tL|Data|ALU|LessThan1~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[23]~22_combout\,
	datab => \tL|Data|RegBMux|output[23]~59_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan1~45_cout\,
	cout => \tL|Data|ALU|LessThan1~47_cout\);

-- Location: LCCOMB_X44_Y10_N16
\tL|Data|ALU|LessThan1~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~49_cout\ = CARRY((\tL|Data|RegAMux|output[24]~21_combout\ & (\tL|Data|RegBMux|output[24]~58_combout\ & !\tL|Data|ALU|LessThan1~47_cout\)) # (!\tL|Data|RegAMux|output[24]~21_combout\ & ((\tL|Data|RegBMux|output[24]~58_combout\) # 
-- (!\tL|Data|ALU|LessThan1~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[24]~21_combout\,
	datab => \tL|Data|RegBMux|output[24]~58_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan1~47_cout\,
	cout => \tL|Data|ALU|LessThan1~49_cout\);

-- Location: LCCOMB_X44_Y10_N18
\tL|Data|ALU|LessThan1~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~51_cout\ = CARRY((\tL|Data|RegBMux|output[25]~57_combout\ & (\tL|Data|RegAMux|output[25]~20_combout\ & !\tL|Data|ALU|LessThan1~49_cout\)) # (!\tL|Data|RegBMux|output[25]~57_combout\ & ((\tL|Data|RegAMux|output[25]~20_combout\) # 
-- (!\tL|Data|ALU|LessThan1~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[25]~57_combout\,
	datab => \tL|Data|RegAMux|output[25]~20_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan1~49_cout\,
	cout => \tL|Data|ALU|LessThan1~51_cout\);

-- Location: LCCOMB_X44_Y10_N20
\tL|Data|ALU|LessThan1~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~53_cout\ = CARRY((\tL|Data|RegBMux|output[26]~56_combout\ & ((!\tL|Data|ALU|LessThan1~51_cout\) # (!\tL|Data|RegAMux|output[26]~19_combout\))) # (!\tL|Data|RegBMux|output[26]~56_combout\ & (!\tL|Data|RegAMux|output[26]~19_combout\ & 
-- !\tL|Data|ALU|LessThan1~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[26]~56_combout\,
	datab => \tL|Data|RegAMux|output[26]~19_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan1~51_cout\,
	cout => \tL|Data|ALU|LessThan1~53_cout\);

-- Location: LCCOMB_X44_Y10_N22
\tL|Data|ALU|LessThan1~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~55_cout\ = CARRY((\tL|Data|RegAMux|output[27]~18_combout\ & ((!\tL|Data|ALU|LessThan1~53_cout\) # (!\tL|Data|RegBMux|output[27]~55_combout\))) # (!\tL|Data|RegAMux|output[27]~18_combout\ & (!\tL|Data|RegBMux|output[27]~55_combout\ & 
-- !\tL|Data|ALU|LessThan1~53_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[27]~18_combout\,
	datab => \tL|Data|RegBMux|output[27]~55_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan1~53_cout\,
	cout => \tL|Data|ALU|LessThan1~55_cout\);

-- Location: LCCOMB_X44_Y10_N24
\tL|Data|ALU|LessThan1~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~57_cout\ = CARRY((\tL|Data|RegAMux|output[28]~17_combout\ & (\tL|Data|RegBMux|output[28]~54_combout\ & !\tL|Data|ALU|LessThan1~55_cout\)) # (!\tL|Data|RegAMux|output[28]~17_combout\ & ((\tL|Data|RegBMux|output[28]~54_combout\) # 
-- (!\tL|Data|ALU|LessThan1~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[28]~17_combout\,
	datab => \tL|Data|RegBMux|output[28]~54_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan1~55_cout\,
	cout => \tL|Data|ALU|LessThan1~57_cout\);

-- Location: LCCOMB_X44_Y10_N26
\tL|Data|ALU|LessThan1~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~59_cout\ = CARRY((\tL|Data|RegBMux|output[29]~53_combout\ & (\tL|Data|RegAMux|output[29]~16_combout\ & !\tL|Data|ALU|LessThan1~57_cout\)) # (!\tL|Data|RegBMux|output[29]~53_combout\ & ((\tL|Data|RegAMux|output[29]~16_combout\) # 
-- (!\tL|Data|ALU|LessThan1~57_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[29]~53_combout\,
	datab => \tL|Data|RegAMux|output[29]~16_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan1~57_cout\,
	cout => \tL|Data|ALU|LessThan1~59_cout\);

-- Location: LCCOMB_X44_Y10_N28
\tL|Data|ALU|LessThan1~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~61_cout\ = CARRY((\tL|Data|RegBMux|output[30]~52_combout\ & ((!\tL|Data|ALU|LessThan1~59_cout\) # (!\tL|Data|RegAMux|output[30]~15_combout\))) # (!\tL|Data|RegBMux|output[30]~52_combout\ & (!\tL|Data|RegAMux|output[30]~15_combout\ & 
-- !\tL|Data|ALU|LessThan1~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[30]~52_combout\,
	datab => \tL|Data|RegAMux|output[30]~15_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan1~59_cout\,
	cout => \tL|Data|ALU|LessThan1~61_cout\);

-- Location: LCCOMB_X44_Y10_N30
\tL|Data|ALU|LessThan1~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan1~62_combout\ = (\tL|Data|RegAMux|output[31]~14_combout\ & (\tL|Data|ALU|LessThan1~61_cout\ & \tL|Data|RegBMux|output[31]~51_combout\)) # (!\tL|Data|RegAMux|output[31]~14_combout\ & ((\tL|Data|ALU|LessThan1~61_cout\) # 
-- (\tL|Data|RegBMux|output[31]~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[31]~14_combout\,
	datad => \tL|Data|RegBMux|output[31]~51_combout\,
	cin => \tL|Data|ALU|LessThan1~61_cout\,
	combout => \tL|Data|ALU|LessThan1~62_combout\);

-- Location: LCCOMB_X38_Y10_N4
\tL|Data|ALU|ShiftLeft0~97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~97_combout\ = (!\tL|Data|RegBMux|output[0]~50_combout\ & \tL|Data|ALU|ShiftRight0~75_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|RegBMux|output[0]~50_combout\,
	datad => \tL|Data|ALU|ShiftRight0~75_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~97_combout\);

-- Location: LCCOMB_X39_Y8_N30
\tL|Data|ALU|ShiftRight0~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~35_combout\ = (!\tL|Control|WideOr3~combout\ & (\tL|Control|WideOr2~4_combout\ & \tL|Data|ALU|ShiftRight0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr3~combout\,
	datab => \tL|Control|WideOr2~4_combout\,
	datad => \tL|Data|ALU|ShiftRight0~24_combout\,
	combout => \tL|Data|ALU|ShiftRight0~35_combout\);

-- Location: LCCOMB_X39_Y8_N28
\tL|Data|ALU|ShiftRight0~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~36_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftRight0~35_combout\) # ((\tL|Data|RegBMux|output[18]~48_combout\)))) # (!\tL|Data|InstReg|out15_to_0\(8) & (((\tL|Data|ALU|ShiftRight0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(8),
	datab => \tL|Data|ALU|ShiftRight0~35_combout\,
	datac => \tL|Data|ALU|ShiftRight0~17_combout\,
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|ALU|ShiftRight0~36_combout\);

-- Location: LCCOMB_X35_Y10_N4
\tL|Data|ALU|ShiftRight0~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~86_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|ALU|ShiftRight0~97_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[18]~48_combout\,
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|ALU|ShiftRight0~97_combout\,
	combout => \tL|Data|ALU|ShiftRight0~86_combout\);

-- Location: LCCOMB_X38_Y10_N22
\tL|Data|ALU|ShiftRight0~87\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~87_combout\ = (\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|ALU|ShiftRight0~86_combout\))) # (!\tL|Data|InstReg|out15_to_0\(9) & (\tL|Data|ALU|ShiftRight0~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(9),
	datac => \tL|Data|ALU|ShiftRight0~36_combout\,
	datad => \tL|Data|ALU|ShiftRight0~86_combout\,
	combout => \tL|Data|ALU|ShiftRight0~87_combout\);

-- Location: LCCOMB_X39_Y9_N16
\tL|Data|ALU|ShiftRight0~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~31_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegBMux|output[11]~27_combout\)) # (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegBMux|output[9]~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(7),
	datab => \tL|Data|RegBMux|output[11]~27_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(6),
	datad => \tL|Data|RegBMux|output[9]~25_combout\,
	combout => \tL|Data|ALU|ShiftRight0~31_combout\);

-- Location: LCCOMB_X39_Y9_N0
\tL|Data|ALU|ShiftRight0~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~33_combout\ = (\tL|Data|ALU|ShiftRight0~31_combout\) # ((!\tL|Data|InstReg|out15_to_0\(6) & \tL|Data|ALU|ShiftRight0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|ALU|ShiftRight0~32_combout\,
	datad => \tL|Data|ALU|ShiftRight0~31_combout\,
	combout => \tL|Data|ALU|ShiftRight0~33_combout\);

-- Location: LCCOMB_X38_Y10_N8
\tL|Data|ALU|ShiftRight0~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~34_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftRight0~19_combout\))) # (!\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftRight0~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|ALU|ShiftRight0~33_combout\,
	datad => \tL|Data|ALU|ShiftRight0~19_combout\,
	combout => \tL|Data|ALU|ShiftRight0~34_combout\);

-- Location: LCCOMB_X40_Y15_N26
\tL|Data|ALU|ShiftRight0~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~88_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|RegBMux|output[7]~19_combout\)) # (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|RegBMux|output[6]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datab => \tL|Data|RegBMux|output[7]~19_combout\,
	datac => \tL|Data|RegBMux|output[6]~15_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(7),
	combout => \tL|Data|ALU|ShiftRight0~88_combout\);

-- Location: LCCOMB_X35_Y13_N20
\tL|Data|ALU|ShiftRight1~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~73_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|RegBMux|output[5]~17_combout\)) # (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|RegBMux|output[4]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegBMux|output[5]~17_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(6),
	datad => \tL|Data|RegBMux|output[4]~13_combout\,
	combout => \tL|Data|ALU|ShiftRight1~73_combout\);

-- Location: LCCOMB_X36_Y13_N12
\tL|Data|ALU|ShiftRight0~89\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~89_combout\ = (\tL|Data|ALU|ShiftRight0~88_combout\) # ((!\tL|Data|InstReg|out15_to_0\(7) & \tL|Data|ALU|ShiftRight1~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(7),
	datac => \tL|Data|ALU|ShiftRight0~88_combout\,
	datad => \tL|Data|ALU|ShiftRight1~73_combout\,
	combout => \tL|Data|ALU|ShiftRight0~89_combout\);

-- Location: LCCOMB_X32_Y14_N30
\tL|Data|ALU|ShiftRight0~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~90_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|RegBMux|output[1]~29_combout\)) # (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|RegBMux|output[0]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datab => \tL|Data|RegBMux|output[1]~29_combout\,
	datad => \tL|Data|RegBMux|output[0]~28_combout\,
	combout => \tL|Data|ALU|ShiftRight0~90_combout\);

-- Location: LCCOMB_X35_Y13_N18
\tL|Data|ALU|ShiftRight1~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~74_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|RegBMux|output[3]~33_combout\))) # (!\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|RegBMux|output[2]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[2]~31_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(6),
	datad => \tL|Data|RegBMux|output[3]~33_combout\,
	combout => \tL|Data|ALU|ShiftRight1~74_combout\);

-- Location: LCCOMB_X35_Y13_N4
\tL|Data|ALU|ShiftRight0~91\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~91_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & (((\tL|Data|ALU|ShiftRight1~74_combout\)))) # (!\tL|Data|InstReg|out15_to_0\(7) & (!\tL|Control|WideOr3~combout\ & (\tL|Data|ALU|ShiftRight0~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr3~combout\,
	datab => \tL|Data|InstReg|out15_to_0\(7),
	datac => \tL|Data|ALU|ShiftRight0~90_combout\,
	datad => \tL|Data|ALU|ShiftRight1~74_combout\,
	combout => \tL|Data|ALU|ShiftRight0~91_combout\);

-- Location: LCCOMB_X38_Y10_N20
\tL|Data|ALU|Mux31~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux31~2_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftRight0~89_combout\)) # (!\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftRight0~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|ALU|ShiftRight0~89_combout\,
	datad => \tL|Data|ALU|ShiftRight0~91_combout\,
	combout => \tL|Data|ALU|Mux31~2_combout\);

-- Location: LCCOMB_X38_Y10_N2
\tL|Data|ALU|Mux31~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux31~3_combout\ = (\tL|Data|InstReg|out15_to_0\(9) & (\tL|Data|ALU|ShiftRight0~34_combout\)) # (!\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|ALU|Mux31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(9),
	datac => \tL|Data|ALU|ShiftRight0~34_combout\,
	datad => \tL|Data|ALU|Mux31~2_combout\,
	combout => \tL|Data|ALU|Mux31~3_combout\);

-- Location: LCCOMB_X38_Y10_N16
\tL|Data|ALU|Mux31~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux31~4_combout\ = (\tL|Data|InstReg|out15_to_0\(10) & ((\tL|Data|ALU|ShiftRight0~87_combout\) # ((!\tL|Data|ALUCtrl|Mux17~3_combout\)))) # (!\tL|Data|InstReg|out15_to_0\(10) & (((\tL|Data|ALU|Mux31~3_combout\ & 
-- \tL|Data|ALUCtrl|Mux17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~87_combout\,
	datab => \tL|Data|ALU|Mux31~3_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(10),
	datad => \tL|Data|ALUCtrl|Mux17~3_combout\,
	combout => \tL|Data|ALU|Mux31~4_combout\);

-- Location: LCCOMB_X38_Y10_N30
\tL|Data|ALU|Mux31~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux31~5_combout\ = (\tL|Data|ALUCtrl|Mux17~3_combout\ & (((!\tL|Data|ALU|Mux21~9_combout\ & \tL|Data|ALU|Mux31~4_combout\)))) # (!\tL|Data|ALUCtrl|Mux17~3_combout\ & ((\tL|Data|ALU|Mux21~9_combout\) # ((\tL|Data|ALU|ShiftLeft0~97_combout\ & 
-- !\tL|Data|ALU|Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~97_combout\,
	datab => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datac => \tL|Data|ALU|Mux21~9_combout\,
	datad => \tL|Data|ALU|Mux31~4_combout\,
	combout => \tL|Data|ALU|Mux31~5_combout\);

-- Location: LCCOMB_X42_Y11_N14
\tL|Data|ALU|Mux31~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux31~6_combout\ = (\tL|Data|ALU|Mux21~9_combout\ & ((\tL|Data|ALU|Mux31~5_combout\ & ((\tL|Data|ALU|LessThan1~62_combout\))) # (!\tL|Data|ALU|Mux31~5_combout\ & (\tL|Data|ALU|LessThan2~62_combout\)))) # (!\tL|Data|ALU|Mux21~9_combout\ & 
-- (((\tL|Data|ALU|Mux31~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~9_combout\,
	datab => \tL|Data|ALU|LessThan2~62_combout\,
	datac => \tL|Data|ALU|LessThan1~62_combout\,
	datad => \tL|Data|ALU|Mux31~5_combout\,
	combout => \tL|Data|ALU|Mux31~6_combout\);

-- Location: LCCOMB_X39_Y11_N22
\tL|Data|ALU|Mux31~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux31~18_combout\ = (\tL|Data|ALU|Mux21~30_combout\ & ((\tL|Data|RegBMux|output[0]~50_combout\ & (\tL|Data|RegAMux|output[0]~12_combout\)) # (!\tL|Data|RegBMux|output[0]~50_combout\ & ((!\tL|Data|ALUCtrl|Mux17~3_combout\) # 
-- (!\tL|Data|RegAMux|output[0]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[0]~50_combout\,
	datab => \tL|Data|ALU|Mux21~30_combout\,
	datac => \tL|Data|RegAMux|output[0]~12_combout\,
	datad => \tL|Data|ALUCtrl|Mux17~3_combout\,
	combout => \tL|Data|ALU|Mux31~18_combout\);

-- Location: LCCOMB_X38_Y10_N24
\tL|Data|ALU|ShiftRight0~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~92_combout\ = (!\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftRight0~89_combout\)) # (!\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftRight0~91_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datab => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|ALU|ShiftRight0~89_combout\,
	datad => \tL|Data|ALU|ShiftRight0~91_combout\,
	combout => \tL|Data|ALU|ShiftRight0~92_combout\);

-- Location: LCCOMB_X38_Y10_N18
\tL|Data|ALU|Add0~195\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~195_combout\ = (\tL|Data|ALUCtrl|Mux17~3_combout\ & ((\tL|Data|ALU|ShiftRight0~92_combout\) # ((\tL|Data|InstReg|out15_to_0\(9) & \tL|Data|ALU|ShiftRight0~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datab => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datac => \tL|Data|ALU|ShiftRight0~34_combout\,
	datad => \tL|Data|ALU|ShiftRight0~92_combout\,
	combout => \tL|Data|ALU|Add0~195_combout\);

-- Location: LCCOMB_X38_Y10_N26
\tL|Data|ALU|Mux31~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux31~13_combout\ = (\tL|Data|InstReg|out15_to_0\(10) & (\tL|Data|ALU|ShiftRight0~87_combout\)) # (!\tL|Data|InstReg|out15_to_0\(10) & (((\tL|Data|ALU|ShiftLeft0~97_combout\ & !\tL|Data|ALU|Add0~195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~87_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(10),
	datac => \tL|Data|ALU|ShiftLeft0~97_combout\,
	datad => \tL|Data|ALU|Add0~195_combout\,
	combout => \tL|Data|ALU|Mux31~13_combout\);

-- Location: LCCOMB_X38_Y10_N12
\tL|Data|ALU|Mux31~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux31~12_combout\ = (\tL|Data|InstReg|out15_to_0\(10) & (\tL|Data|ALU|ShiftRight0~87_combout\)) # (!\tL|Data|InstReg|out15_to_0\(10) & ((\tL|Data|ALU|Add0~195_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(10),
	datac => \tL|Data|ALU|ShiftRight0~87_combout\,
	datad => \tL|Data|ALU|Add0~195_combout\,
	combout => \tL|Data|ALU|Mux31~12_combout\);

-- Location: LCCOMB_X38_Y10_N0
\tL|Data|ALU|Mux31~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux31~14_combout\ = (\tL|Data|ALUCtrl|Mux16~4_combout\ & (\tL|Data|ALU|Mux31~12_combout\ $ (((!\tL|Data|ALUCtrl|Mux17~3_combout\ & \tL|Data|ALU|Mux31~13_combout\))))) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- (\tL|Data|ALUCtrl|Mux17~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Mux31~13_combout\,
	datad => \tL|Data|ALU|Mux31~12_combout\,
	combout => \tL|Data|ALU|Mux31~14_combout\);

-- Location: LCCOMB_X42_Y11_N30
\tL|Data|ALU|Mux31~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux31~15_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & (\tL|Data|ALUCtrl|Mux16~4_combout\ & ((\tL|Data|ALU|Add0~36_combout\)))) # (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (((\tL|Data|ALU|Mux31~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Mux31~14_combout\,
	datad => \tL|Data|ALU|Add0~36_combout\,
	combout => \tL|Data|ALU|Mux31~15_combout\);

-- Location: LCCOMB_X39_Y11_N4
\tL|Data|ALU|Mux31~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux31~10_combout\ = (\tL|Data|ALUCtrl|Mux17~3_combout\ & ((\tL|Data|RegBMux|output[0]~50_combout\))) # (!\tL|Data|ALUCtrl|Mux17~3_combout\ & (\tL|Data|RegAMux|output[0]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datac => \tL|Data|RegAMux|output[0]~12_combout\,
	datad => \tL|Data|RegBMux|output[0]~50_combout\,
	combout => \tL|Data|ALU|Mux31~10_combout\);

-- Location: LCCOMB_X38_Y10_N6
\tL|Data|ALU|Mux31~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux31~20_combout\ = (!\tL|Data|InstReg|out15_to_0\(10) & ((\tL|Data|ALU|Add0~195_combout\) # ((\tL|Data|ALU|ShiftRight0~75_combout\ & !\tL|Data|RegBMux|output[0]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~75_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(10),
	datac => \tL|Data|RegBMux|output[0]~50_combout\,
	datad => \tL|Data|ALU|Add0~195_combout\,
	combout => \tL|Data|ALU|Mux31~20_combout\);

-- Location: LCCOMB_X42_Y11_N18
\tL|Data|ALU|Mux31~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux31~9_combout\ = (\tL|Data|ALUCtrl|Mux16~4_combout\ & (\tL|Data|ALU|Mux31~20_combout\)) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & ((\tL|Data|ALU|Add0~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux31~20_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datad => \tL|Data|ALU|Add0~36_combout\,
	combout => \tL|Data|ALU|Mux31~9_combout\);

-- Location: LCCOMB_X42_Y11_N22
\tL|Data|ALU|Mux31~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux31~11_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & (\tL|Data|ALUCtrl|Mux17~3_combout\ $ ((\tL|Data|ALU|Mux31~10_combout\)))) # (!\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALUCtrl|Mux17~3_combout\) # 
-- ((\tL|Data|ALU|Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datac => \tL|Data|ALU|Mux31~10_combout\,
	datad => \tL|Data|ALU|Mux31~9_combout\,
	combout => \tL|Data|ALU|Mux31~11_combout\);

-- Location: LCCOMB_X43_Y11_N0
\tL|Data|ALU|LessThan0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~1_cout\ = CARRY((!\tL|Data|RegBMux|output[0]~50_combout\ & !\tL|Data|RegAMux|output[0]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[0]~50_combout\,
	datab => \tL|Data|RegAMux|output[0]~12_combout\,
	datad => VCC,
	cout => \tL|Data|ALU|LessThan0~1_cout\);

-- Location: LCCOMB_X43_Y11_N2
\tL|Data|ALU|LessThan0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~3_cout\ = CARRY((\tL|Data|RegAMux|output[1]~10_combout\ & ((\tL|Data|RegBMux|output[1]~49_combout\) # (!\tL|Data|ALU|LessThan0~1_cout\))) # (!\tL|Data|RegAMux|output[1]~10_combout\ & (\tL|Data|RegBMux|output[1]~49_combout\ & 
-- !\tL|Data|ALU|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[1]~10_combout\,
	datab => \tL|Data|RegBMux|output[1]~49_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan0~1_cout\,
	cout => \tL|Data|ALU|LessThan0~3_cout\);

-- Location: LCCOMB_X43_Y11_N4
\tL|Data|ALU|LessThan0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~5_cout\ = CARRY((\tL|Data|RegAMux|output[2]~9_combout\ & (\tL|Data|RegBMux|output[2]~31_combout\ & !\tL|Data|ALU|LessThan0~3_cout\)) # (!\tL|Data|RegAMux|output[2]~9_combout\ & ((\tL|Data|RegBMux|output[2]~31_combout\) # 
-- (!\tL|Data|ALU|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[2]~9_combout\,
	datab => \tL|Data|RegBMux|output[2]~31_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan0~3_cout\,
	cout => \tL|Data|ALU|LessThan0~5_cout\);

-- Location: LCCOMB_X43_Y11_N6
\tL|Data|ALU|LessThan0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~7_cout\ = CARRY((\tL|Data|RegBMux|output[3]~33_combout\ & (\tL|Data|RegAMux|output[3]~8_combout\ & !\tL|Data|ALU|LessThan0~5_cout\)) # (!\tL|Data|RegBMux|output[3]~33_combout\ & ((\tL|Data|RegAMux|output[3]~8_combout\) # 
-- (!\tL|Data|ALU|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[3]~33_combout\,
	datab => \tL|Data|RegAMux|output[3]~8_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan0~5_cout\,
	cout => \tL|Data|ALU|LessThan0~7_cout\);

-- Location: LCCOMB_X43_Y11_N8
\tL|Data|ALU|LessThan0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~9_cout\ = CARRY((\tL|Data|RegBMux|output[4]~13_combout\ & ((!\tL|Data|ALU|LessThan0~7_cout\) # (!\tL|Data|RegAMux|output[4]~7_combout\))) # (!\tL|Data|RegBMux|output[4]~13_combout\ & (!\tL|Data|RegAMux|output[4]~7_combout\ & 
-- !\tL|Data|ALU|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[4]~13_combout\,
	datab => \tL|Data|RegAMux|output[4]~7_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan0~7_cout\,
	cout => \tL|Data|ALU|LessThan0~9_cout\);

-- Location: LCCOMB_X43_Y11_N10
\tL|Data|ALU|LessThan0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~11_cout\ = CARRY((\tL|Data|RegAMux|output[5]~6_combout\ & ((!\tL|Data|ALU|LessThan0~9_cout\) # (!\tL|Data|RegBMux|output[5]~17_combout\))) # (!\tL|Data|RegAMux|output[5]~6_combout\ & (!\tL|Data|RegBMux|output[5]~17_combout\ & 
-- !\tL|Data|ALU|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[5]~6_combout\,
	datab => \tL|Data|RegBMux|output[5]~17_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan0~9_cout\,
	cout => \tL|Data|ALU|LessThan0~11_cout\);

-- Location: LCCOMB_X43_Y11_N12
\tL|Data|ALU|LessThan0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~13_cout\ = CARRY((\tL|Data|RegBMux|output[6]~15_combout\ & ((!\tL|Data|ALU|LessThan0~11_cout\) # (!\tL|Data|RegAMux|output[6]~5_combout\))) # (!\tL|Data|RegBMux|output[6]~15_combout\ & (!\tL|Data|RegAMux|output[6]~5_combout\ & 
-- !\tL|Data|ALU|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[6]~15_combout\,
	datab => \tL|Data|RegAMux|output[6]~5_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan0~11_cout\,
	cout => \tL|Data|ALU|LessThan0~13_cout\);

-- Location: LCCOMB_X43_Y11_N14
\tL|Data|ALU|LessThan0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~15_cout\ = CARRY((\tL|Data|RegBMux|output[7]~19_combout\ & (\tL|Data|RegAMux|output[7]~4_combout\ & !\tL|Data|ALU|LessThan0~13_cout\)) # (!\tL|Data|RegBMux|output[7]~19_combout\ & ((\tL|Data|RegAMux|output[7]~4_combout\) # 
-- (!\tL|Data|ALU|LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[7]~19_combout\,
	datab => \tL|Data|RegAMux|output[7]~4_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan0~13_cout\,
	cout => \tL|Data|ALU|LessThan0~15_cout\);

-- Location: LCCOMB_X43_Y11_N16
\tL|Data|ALU|LessThan0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~17_cout\ = CARRY((\tL|Data|RegBMux|output[8]~21_combout\ & ((!\tL|Data|ALU|LessThan0~15_cout\) # (!\tL|Data|RegAMux|output[8]~3_combout\))) # (!\tL|Data|RegBMux|output[8]~21_combout\ & (!\tL|Data|RegAMux|output[8]~3_combout\ & 
-- !\tL|Data|ALU|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[8]~21_combout\,
	datab => \tL|Data|RegAMux|output[8]~3_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan0~15_cout\,
	cout => \tL|Data|ALU|LessThan0~17_cout\);

-- Location: LCCOMB_X43_Y11_N18
\tL|Data|ALU|LessThan0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~19_cout\ = CARRY((\tL|Data|RegBMux|output[9]~25_combout\ & (\tL|Data|RegAMux|output[9]~2_combout\ & !\tL|Data|ALU|LessThan0~17_cout\)) # (!\tL|Data|RegBMux|output[9]~25_combout\ & ((\tL|Data|RegAMux|output[9]~2_combout\) # 
-- (!\tL|Data|ALU|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[9]~25_combout\,
	datab => \tL|Data|RegAMux|output[9]~2_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan0~17_cout\,
	cout => \tL|Data|ALU|LessThan0~19_cout\);

-- Location: LCCOMB_X43_Y11_N20
\tL|Data|ALU|LessThan0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~21_cout\ = CARRY((\tL|Data|RegAMux|output[10]~1_combout\ & (\tL|Data|RegBMux|output[10]~23_combout\ & !\tL|Data|ALU|LessThan0~19_cout\)) # (!\tL|Data|RegAMux|output[10]~1_combout\ & ((\tL|Data|RegBMux|output[10]~23_combout\) # 
-- (!\tL|Data|ALU|LessThan0~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[10]~1_combout\,
	datab => \tL|Data|RegBMux|output[10]~23_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan0~19_cout\,
	cout => \tL|Data|ALU|LessThan0~21_cout\);

-- Location: LCCOMB_X43_Y11_N22
\tL|Data|ALU|LessThan0~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~23_cout\ = CARRY((\tL|Data|RegBMux|output[11]~27_combout\ & (\tL|Data|RegAMux|output[11]~0_combout\ & !\tL|Data|ALU|LessThan0~21_cout\)) # (!\tL|Data|RegBMux|output[11]~27_combout\ & ((\tL|Data|RegAMux|output[11]~0_combout\) # 
-- (!\tL|Data|ALU|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[11]~27_combout\,
	datab => \tL|Data|RegAMux|output[11]~0_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan0~21_cout\,
	cout => \tL|Data|ALU|LessThan0~23_cout\);

-- Location: LCCOMB_X43_Y11_N24
\tL|Data|ALU|LessThan0~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~25_cout\ = CARRY((\tL|Data|RegBMux|output[12]~45_combout\ & ((!\tL|Data|ALU|LessThan0~23_cout\) # (!\tL|Data|RegAMux|output[12]~13_combout\))) # (!\tL|Data|RegBMux|output[12]~45_combout\ & (!\tL|Data|RegAMux|output[12]~13_combout\ & 
-- !\tL|Data|ALU|LessThan0~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[12]~45_combout\,
	datab => \tL|Data|RegAMux|output[12]~13_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan0~23_cout\,
	cout => \tL|Data|ALU|LessThan0~25_cout\);

-- Location: LCCOMB_X43_Y11_N26
\tL|Data|ALU|LessThan0~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~27_cout\ = CARRY((\tL|Data|RegAMux|output[13]~32_combout\ & ((!\tL|Data|ALU|LessThan0~25_cout\) # (!\tL|Data|RegBMux|output[13]~47_combout\))) # (!\tL|Data|RegAMux|output[13]~32_combout\ & (!\tL|Data|RegBMux|output[13]~47_combout\ & 
-- !\tL|Data|ALU|LessThan0~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[13]~32_combout\,
	datab => \tL|Data|RegBMux|output[13]~47_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan0~25_cout\,
	cout => \tL|Data|ALU|LessThan0~27_cout\);

-- Location: LCCOMB_X43_Y11_N28
\tL|Data|ALU|LessThan0~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~29_cout\ = CARRY((\tL|Data|RegBMux|output[14]~43_combout\ & ((!\tL|Data|ALU|LessThan0~27_cout\) # (!\tL|Data|RegAMux|output[14]~31_combout\))) # (!\tL|Data|RegBMux|output[14]~43_combout\ & (!\tL|Data|RegAMux|output[14]~31_combout\ & 
-- !\tL|Data|ALU|LessThan0~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[14]~43_combout\,
	datab => \tL|Data|RegAMux|output[14]~31_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan0~27_cout\,
	cout => \tL|Data|ALU|LessThan0~29_cout\);

-- Location: LCCOMB_X43_Y11_N30
\tL|Data|ALU|LessThan0~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~31_cout\ = CARRY((\tL|Data|RegAMux|output[15]~30_combout\ & ((!\tL|Data|ALU|LessThan0~29_cout\) # (!\tL|Data|RegBMux|output[15]~41_combout\))) # (!\tL|Data|RegAMux|output[15]~30_combout\ & (!\tL|Data|RegBMux|output[15]~41_combout\ & 
-- !\tL|Data|ALU|LessThan0~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[15]~30_combout\,
	datab => \tL|Data|RegBMux|output[15]~41_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan0~29_cout\,
	cout => \tL|Data|ALU|LessThan0~31_cout\);

-- Location: LCCOMB_X43_Y10_N0
\tL|Data|ALU|LessThan0~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~33_cout\ = CARRY((\tL|Data|RegBMux|output[16]~37_combout\ & (!\tL|Data|RegAMux|output[16]~29_combout\ & !\tL|Data|ALU|LessThan0~31_cout\)) # (!\tL|Data|RegBMux|output[16]~37_combout\ & ((!\tL|Data|ALU|LessThan0~31_cout\) # 
-- (!\tL|Data|RegAMux|output[16]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[16]~37_combout\,
	datab => \tL|Data|RegAMux|output[16]~29_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan0~31_cout\,
	cout => \tL|Data|ALU|LessThan0~33_cout\);

-- Location: LCCOMB_X43_Y10_N2
\tL|Data|ALU|LessThan0~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~35_cout\ = CARRY((\tL|Data|RegBMux|output[17]~39_combout\ & (\tL|Data|RegAMux|output[17]~28_combout\ & !\tL|Data|ALU|LessThan0~33_cout\)) # (!\tL|Data|RegBMux|output[17]~39_combout\ & ((\tL|Data|RegAMux|output[17]~28_combout\) # 
-- (!\tL|Data|ALU|LessThan0~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[17]~39_combout\,
	datab => \tL|Data|RegAMux|output[17]~28_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan0~33_cout\,
	cout => \tL|Data|ALU|LessThan0~35_cout\);

-- Location: LCCOMB_X43_Y10_N4
\tL|Data|ALU|LessThan0~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~37_cout\ = CARRY((\tL|Data|RegBMux|output[18]~34_combout\ & ((!\tL|Data|ALU|LessThan0~35_cout\) # (!\tL|Data|RegAMux|output[18]~27_combout\))) # (!\tL|Data|RegBMux|output[18]~34_combout\ & (!\tL|Data|RegAMux|output[18]~27_combout\ & 
-- !\tL|Data|ALU|LessThan0~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[18]~34_combout\,
	datab => \tL|Data|RegAMux|output[18]~27_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan0~35_cout\,
	cout => \tL|Data|ALU|LessThan0~37_cout\);

-- Location: LCCOMB_X43_Y10_N6
\tL|Data|ALU|LessThan0~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~39_cout\ = CARRY((\tL|Data|RegAMux|output[19]~26_combout\ & ((!\tL|Data|ALU|LessThan0~37_cout\) # (!\tL|Data|RegBMux|output[19]~63_combout\))) # (!\tL|Data|RegAMux|output[19]~26_combout\ & (!\tL|Data|RegBMux|output[19]~63_combout\ & 
-- !\tL|Data|ALU|LessThan0~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[19]~26_combout\,
	datab => \tL|Data|RegBMux|output[19]~63_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan0~37_cout\,
	cout => \tL|Data|ALU|LessThan0~39_cout\);

-- Location: LCCOMB_X43_Y10_N8
\tL|Data|ALU|LessThan0~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~41_cout\ = CARRY((\tL|Data|RegBMux|output[20]~62_combout\ & ((!\tL|Data|ALU|LessThan0~39_cout\) # (!\tL|Data|RegAMux|output[20]~25_combout\))) # (!\tL|Data|RegBMux|output[20]~62_combout\ & (!\tL|Data|RegAMux|output[20]~25_combout\ & 
-- !\tL|Data|ALU|LessThan0~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[20]~62_combout\,
	datab => \tL|Data|RegAMux|output[20]~25_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan0~39_cout\,
	cout => \tL|Data|ALU|LessThan0~41_cout\);

-- Location: LCCOMB_X43_Y10_N10
\tL|Data|ALU|LessThan0~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~43_cout\ = CARRY((\tL|Data|RegBMux|output[21]~61_combout\ & (\tL|Data|RegAMux|output[21]~24_combout\ & !\tL|Data|ALU|LessThan0~41_cout\)) # (!\tL|Data|RegBMux|output[21]~61_combout\ & ((\tL|Data|RegAMux|output[21]~24_combout\) # 
-- (!\tL|Data|ALU|LessThan0~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[21]~61_combout\,
	datab => \tL|Data|RegAMux|output[21]~24_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan0~41_cout\,
	cout => \tL|Data|ALU|LessThan0~43_cout\);

-- Location: LCCOMB_X43_Y10_N12
\tL|Data|ALU|LessThan0~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~45_cout\ = CARRY((\tL|Data|RegBMux|output[22]~60_combout\ & ((!\tL|Data|ALU|LessThan0~43_cout\) # (!\tL|Data|RegAMux|output[22]~23_combout\))) # (!\tL|Data|RegBMux|output[22]~60_combout\ & (!\tL|Data|RegAMux|output[22]~23_combout\ & 
-- !\tL|Data|ALU|LessThan0~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[22]~60_combout\,
	datab => \tL|Data|RegAMux|output[22]~23_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan0~43_cout\,
	cout => \tL|Data|ALU|LessThan0~45_cout\);

-- Location: LCCOMB_X43_Y10_N14
\tL|Data|ALU|LessThan0~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~47_cout\ = CARRY((\tL|Data|RegBMux|output[23]~59_combout\ & (\tL|Data|RegAMux|output[23]~22_combout\ & !\tL|Data|ALU|LessThan0~45_cout\)) # (!\tL|Data|RegBMux|output[23]~59_combout\ & ((\tL|Data|RegAMux|output[23]~22_combout\) # 
-- (!\tL|Data|ALU|LessThan0~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[23]~59_combout\,
	datab => \tL|Data|RegAMux|output[23]~22_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan0~45_cout\,
	cout => \tL|Data|ALU|LessThan0~47_cout\);

-- Location: LCCOMB_X43_Y10_N16
\tL|Data|ALU|LessThan0~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~49_cout\ = CARRY((\tL|Data|RegAMux|output[24]~21_combout\ & (\tL|Data|RegBMux|output[24]~58_combout\ & !\tL|Data|ALU|LessThan0~47_cout\)) # (!\tL|Data|RegAMux|output[24]~21_combout\ & ((\tL|Data|RegBMux|output[24]~58_combout\) # 
-- (!\tL|Data|ALU|LessThan0~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[24]~21_combout\,
	datab => \tL|Data|RegBMux|output[24]~58_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan0~47_cout\,
	cout => \tL|Data|ALU|LessThan0~49_cout\);

-- Location: LCCOMB_X43_Y10_N18
\tL|Data|ALU|LessThan0~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~51_cout\ = CARRY((\tL|Data|RegBMux|output[25]~57_combout\ & (\tL|Data|RegAMux|output[25]~20_combout\ & !\tL|Data|ALU|LessThan0~49_cout\)) # (!\tL|Data|RegBMux|output[25]~57_combout\ & ((\tL|Data|RegAMux|output[25]~20_combout\) # 
-- (!\tL|Data|ALU|LessThan0~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[25]~57_combout\,
	datab => \tL|Data|RegAMux|output[25]~20_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan0~49_cout\,
	cout => \tL|Data|ALU|LessThan0~51_cout\);

-- Location: LCCOMB_X43_Y10_N20
\tL|Data|ALU|LessThan0~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~53_cout\ = CARRY((\tL|Data|RegBMux|output[26]~56_combout\ & ((!\tL|Data|ALU|LessThan0~51_cout\) # (!\tL|Data|RegAMux|output[26]~19_combout\))) # (!\tL|Data|RegBMux|output[26]~56_combout\ & (!\tL|Data|RegAMux|output[26]~19_combout\ & 
-- !\tL|Data|ALU|LessThan0~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[26]~56_combout\,
	datab => \tL|Data|RegAMux|output[26]~19_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan0~51_cout\,
	cout => \tL|Data|ALU|LessThan0~53_cout\);

-- Location: LCCOMB_X43_Y10_N22
\tL|Data|ALU|LessThan0~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~55_cout\ = CARRY((\tL|Data|RegAMux|output[27]~18_combout\ & ((!\tL|Data|ALU|LessThan0~53_cout\) # (!\tL|Data|RegBMux|output[27]~55_combout\))) # (!\tL|Data|RegAMux|output[27]~18_combout\ & (!\tL|Data|RegBMux|output[27]~55_combout\ & 
-- !\tL|Data|ALU|LessThan0~53_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[27]~18_combout\,
	datab => \tL|Data|RegBMux|output[27]~55_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan0~53_cout\,
	cout => \tL|Data|ALU|LessThan0~55_cout\);

-- Location: LCCOMB_X43_Y10_N24
\tL|Data|ALU|LessThan0~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~57_cout\ = CARRY((\tL|Data|RegAMux|output[28]~17_combout\ & (\tL|Data|RegBMux|output[28]~54_combout\ & !\tL|Data|ALU|LessThan0~55_cout\)) # (!\tL|Data|RegAMux|output[28]~17_combout\ & ((\tL|Data|RegBMux|output[28]~54_combout\) # 
-- (!\tL|Data|ALU|LessThan0~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[28]~17_combout\,
	datab => \tL|Data|RegBMux|output[28]~54_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan0~55_cout\,
	cout => \tL|Data|ALU|LessThan0~57_cout\);

-- Location: LCCOMB_X43_Y10_N26
\tL|Data|ALU|LessThan0~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~59_cout\ = CARRY((\tL|Data|RegAMux|output[29]~16_combout\ & ((!\tL|Data|ALU|LessThan0~57_cout\) # (!\tL|Data|RegBMux|output[29]~53_combout\))) # (!\tL|Data|RegAMux|output[29]~16_combout\ & (!\tL|Data|RegBMux|output[29]~53_combout\ & 
-- !\tL|Data|ALU|LessThan0~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[29]~16_combout\,
	datab => \tL|Data|RegBMux|output[29]~53_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan0~57_cout\,
	cout => \tL|Data|ALU|LessThan0~59_cout\);

-- Location: LCCOMB_X43_Y10_N28
\tL|Data|ALU|LessThan0~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~61_cout\ = CARRY((\tL|Data|RegAMux|output[30]~15_combout\ & (\tL|Data|RegBMux|output[30]~52_combout\ & !\tL|Data|ALU|LessThan0~59_cout\)) # (!\tL|Data|RegAMux|output[30]~15_combout\ & ((\tL|Data|RegBMux|output[30]~52_combout\) # 
-- (!\tL|Data|ALU|LessThan0~59_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[30]~15_combout\,
	datab => \tL|Data|RegBMux|output[30]~52_combout\,
	datad => VCC,
	cin => \tL|Data|ALU|LessThan0~59_cout\,
	cout => \tL|Data|ALU|LessThan0~61_cout\);

-- Location: LCCOMB_X43_Y10_N30
\tL|Data|ALU|LessThan0~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|LessThan0~62_combout\ = (\tL|Data|RegBMux|output[31]~51_combout\ & (\tL|Data|ALU|LessThan0~61_cout\ & \tL|Data|RegAMux|output[31]~14_combout\)) # (!\tL|Data|RegBMux|output[31]~51_combout\ & ((\tL|Data|ALU|LessThan0~61_cout\) # 
-- (\tL|Data|RegAMux|output[31]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[31]~51_combout\,
	datad => \tL|Data|RegAMux|output[31]~14_combout\,
	cin => \tL|Data|ALU|LessThan0~61_cout\,
	combout => \tL|Data|ALU|LessThan0~62_combout\);

-- Location: LCCOMB_X42_Y11_N28
\tL|Data|ALU|Mux31~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux31~16_combout\ = (\tL|Data|ALUCtrl|Mux16~4_combout\ & (\tL|Data|ALU|Mux31~15_combout\)) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & (\tL|Data|ALU|Mux31~11_combout\ & ((\tL|Data|ALU|LessThan0~62_combout\) # (!\tL|Data|ALU|Mux31~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux31~15_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Mux31~11_combout\,
	datad => \tL|Data|ALU|LessThan0~62_combout\,
	combout => \tL|Data|ALU|Mux31~16_combout\);

-- Location: LCCOMB_X40_Y10_N26
\tL|Data|ALU|Add0~179\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~179_combout\ = (\tL|Data|RegAMux|output[12]~13_combout\ & (\tL|Data|RegBMux|output[12]~45_combout\ & (\tL|Data|RegBMux|output[11]~27_combout\ $ (!\tL|Data|RegAMux|output[11]~0_combout\)))) # (!\tL|Data|RegAMux|output[12]~13_combout\ & 
-- (!\tL|Data|RegBMux|output[12]~45_combout\ & (\tL|Data|RegBMux|output[11]~27_combout\ $ (!\tL|Data|RegAMux|output[11]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[12]~13_combout\,
	datab => \tL|Data|RegBMux|output[11]~27_combout\,
	datac => \tL|Data|RegAMux|output[11]~0_combout\,
	datad => \tL|Data|RegBMux|output[12]~45_combout\,
	combout => \tL|Data|ALU|Add0~179_combout\);

-- Location: LCCOMB_X40_Y10_N16
\tL|Data|ALU|Add0~176\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~176_combout\ = (\tL|Data|RegBMux|output[5]~17_combout\ & (\tL|Data|RegAMux|output[5]~6_combout\ & (\tL|Data|RegAMux|output[6]~5_combout\ $ (!\tL|Data|RegBMux|output[6]~15_combout\)))) # (!\tL|Data|RegBMux|output[5]~17_combout\ & 
-- (!\tL|Data|RegAMux|output[5]~6_combout\ & (\tL|Data|RegAMux|output[6]~5_combout\ $ (!\tL|Data|RegBMux|output[6]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[5]~17_combout\,
	datab => \tL|Data|RegAMux|output[6]~5_combout\,
	datac => \tL|Data|RegBMux|output[6]~15_combout\,
	datad => \tL|Data|RegAMux|output[5]~6_combout\,
	combout => \tL|Data|ALU|Add0~176_combout\);

-- Location: LCCOMB_X40_Y10_N4
\tL|Data|ALU|Add0~178\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~178_combout\ = (\tL|Data|RegAMux|output[9]~2_combout\ & (\tL|Data|RegBMux|output[9]~25_combout\ & (\tL|Data|RegAMux|output[10]~1_combout\ $ (!\tL|Data|RegBMux|output[10]~23_combout\)))) # (!\tL|Data|RegAMux|output[9]~2_combout\ & 
-- (!\tL|Data|RegBMux|output[9]~25_combout\ & (\tL|Data|RegAMux|output[10]~1_combout\ $ (!\tL|Data|RegBMux|output[10]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[9]~2_combout\,
	datab => \tL|Data|RegBMux|output[9]~25_combout\,
	datac => \tL|Data|RegAMux|output[10]~1_combout\,
	datad => \tL|Data|RegBMux|output[10]~23_combout\,
	combout => \tL|Data|ALU|Add0~178_combout\);

-- Location: LCCOMB_X40_Y10_N2
\tL|Data|ALU|Add0~177\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~177_combout\ = (\tL|Data|RegBMux|output[8]~21_combout\ & (\tL|Data|RegAMux|output[8]~3_combout\ & (\tL|Data|RegAMux|output[7]~4_combout\ $ (!\tL|Data|RegBMux|output[7]~19_combout\)))) # (!\tL|Data|RegBMux|output[8]~21_combout\ & 
-- (!\tL|Data|RegAMux|output[8]~3_combout\ & (\tL|Data|RegAMux|output[7]~4_combout\ $ (!\tL|Data|RegBMux|output[7]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[8]~21_combout\,
	datab => \tL|Data|RegAMux|output[7]~4_combout\,
	datac => \tL|Data|RegAMux|output[8]~3_combout\,
	datad => \tL|Data|RegBMux|output[7]~19_combout\,
	combout => \tL|Data|ALU|Add0~177_combout\);

-- Location: LCCOMB_X40_Y10_N12
\tL|Data|ALU|Add0~180\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~180_combout\ = (\tL|Data|ALU|Add0~179_combout\ & (\tL|Data|ALU|Add0~176_combout\ & (\tL|Data|ALU|Add0~178_combout\ & \tL|Data|ALU|Add0~177_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~179_combout\,
	datab => \tL|Data|ALU|Add0~176_combout\,
	datac => \tL|Data|ALU|Add0~178_combout\,
	datad => \tL|Data|ALU|Add0~177_combout\,
	combout => \tL|Data|ALU|Add0~180_combout\);

-- Location: LCCOMB_X42_Y9_N10
\tL|Data|ALU|Add0~188\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~188_combout\ = (\tL|Data|RegBMux|output[3]~33_combout\ & (\tL|Data|RegAMux|output[3]~8_combout\ & (\tL|Data|RegAMux|output[4]~7_combout\ $ (!\tL|Data|RegBMux|output[4]~13_combout\)))) # (!\tL|Data|RegBMux|output[3]~33_combout\ & 
-- (!\tL|Data|RegAMux|output[3]~8_combout\ & (\tL|Data|RegAMux|output[4]~7_combout\ $ (!\tL|Data|RegBMux|output[4]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[3]~33_combout\,
	datab => \tL|Data|RegAMux|output[4]~7_combout\,
	datac => \tL|Data|RegBMux|output[4]~13_combout\,
	datad => \tL|Data|RegAMux|output[3]~8_combout\,
	combout => \tL|Data|ALU|Add0~188_combout\);

-- Location: LCCOMB_X44_Y12_N20
\tL|Data|ALU|Add0~189\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~189_combout\ = (\tL|Data|RegBMux|output[14]~43_combout\ & (\tL|Data|RegAMux|output[14]~31_combout\ & (\tL|Data|RegBMux|output[13]~47_combout\ $ (!\tL|Data|RegAMux|output[13]~32_combout\)))) # (!\tL|Data|RegBMux|output[14]~43_combout\ & 
-- (!\tL|Data|RegAMux|output[14]~31_combout\ & (\tL|Data|RegBMux|output[13]~47_combout\ $ (!\tL|Data|RegAMux|output[13]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[14]~43_combout\,
	datab => \tL|Data|RegBMux|output[13]~47_combout\,
	datac => \tL|Data|RegAMux|output[13]~32_combout\,
	datad => \tL|Data|RegAMux|output[14]~31_combout\,
	combout => \tL|Data|ALU|Add0~189_combout\);

-- Location: LCCOMB_X46_Y14_N10
\tL|Data|ALU|SIG_Result_Low~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~12_combout\ = \tL|Data|RegAMux|output[19]~26_combout\ $ (((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegFile|rd_data1\(19) & \tL|Data|RegBMux|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[19]~26_combout\,
	datab => \tL|Data|RegFile|rd_data1\(19),
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|ALU|SIG_Result_Low~12_combout\);

-- Location: LCCOMB_X42_Y12_N10
\tL|Data|ALU|Add0~190\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~190_combout\ = (\tL|Data|ALU|Add0~188_combout\ & (\tL|Data|ALU|Add0~189_combout\ & (!\tL|Data|ALU|SIG_Result_Low~12_combout\ & \tL|Data|ALU|Equal0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~188_combout\,
	datab => \tL|Data|ALU|Add0~189_combout\,
	datac => \tL|Data|ALU|SIG_Result_Low~12_combout\,
	datad => \tL|Data|ALU|Equal0~35_combout\,
	combout => \tL|Data|ALU|Add0~190_combout\);

-- Location: LCCOMB_X39_Y10_N14
\tL|Data|ALU|Add0~183\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~183_combout\ = (\tL|Data|RegAMux|output[20]~25_combout\ & (\tL|Data|RegBMux|output[20]~62_combout\ & (\tL|Data|RegAMux|output[21]~24_combout\ $ (!\tL|Data|RegBMux|output[21]~61_combout\)))) # (!\tL|Data|RegAMux|output[20]~25_combout\ & 
-- (!\tL|Data|RegBMux|output[20]~62_combout\ & (\tL|Data|RegAMux|output[21]~24_combout\ $ (!\tL|Data|RegBMux|output[21]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[20]~25_combout\,
	datab => \tL|Data|RegBMux|output[20]~62_combout\,
	datac => \tL|Data|RegAMux|output[21]~24_combout\,
	datad => \tL|Data|RegBMux|output[21]~61_combout\,
	combout => \tL|Data|ALU|Add0~183_combout\);

-- Location: LCCOMB_X39_Y10_N12
\tL|Data|ALU|Add0~181\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~181_combout\ = (\tL|Data|RegAMux|output[16]~29_combout\ & (!\tL|Data|RegBMux|output[16]~37_combout\ & (\tL|Data|RegBMux|output[2]~31_combout\ $ (!\tL|Data|RegAMux|output[2]~9_combout\)))) # (!\tL|Data|RegAMux|output[16]~29_combout\ & 
-- (\tL|Data|RegBMux|output[16]~37_combout\ & (\tL|Data|RegBMux|output[2]~31_combout\ $ (!\tL|Data|RegAMux|output[2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[16]~29_combout\,
	datab => \tL|Data|RegBMux|output[2]~31_combout\,
	datac => \tL|Data|RegAMux|output[2]~9_combout\,
	datad => \tL|Data|RegBMux|output[16]~37_combout\,
	combout => \tL|Data|ALU|Add0~181_combout\);

-- Location: LCCOMB_X42_Y10_N24
\tL|Data|ALU|Add0~182\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~182_combout\ = (\tL|Data|ALU|Add0~181_combout\ & (!\tL|Data|ALU|Equal0~5_combout\ & (\tL|Data|RegAMux|output[18]~27_combout\ $ (!\tL|Data|RegBMux|output[18]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[18]~27_combout\,
	datab => \tL|Data|ALU|Add0~181_combout\,
	datac => \tL|Data|RegBMux|output[18]~34_combout\,
	datad => \tL|Data|ALU|Equal0~5_combout\,
	combout => \tL|Data|ALU|Add0~182_combout\);

-- Location: LCCOMB_X42_Y10_N26
\tL|Data|ALU|Add0~184\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~184_combout\ = (\tL|Data|ALU|Add0~183_combout\ & (!\tL|Data|ALU|Equal0~7_combout\ & (!\tL|Data|ALU|Equal0~6_combout\ & \tL|Data|ALU|Add0~182_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~183_combout\,
	datab => \tL|Data|ALU|Equal0~7_combout\,
	datac => \tL|Data|ALU|Equal0~6_combout\,
	datad => \tL|Data|ALU|Add0~182_combout\,
	combout => \tL|Data|ALU|Add0~184_combout\);

-- Location: LCCOMB_X44_Y16_N14
\tL|Data|ALU|Equal0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Equal0~13_combout\ = \tL|Data|RegAMux|output[31]~14_combout\ $ (((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegFile|rd_data1\(31) & \tL|Data|RegBMux|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(31),
	datab => \tL|Data|RegBMux|output[18]~48_combout\,
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|RegAMux|output[31]~14_combout\,
	combout => \tL|Data|ALU|Equal0~13_combout\);

-- Location: LCCOMB_X44_Y16_N20
\tL|Data|ALU|Add0~186\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~186_combout\ = (!\tL|Data|ALU|Equal0~3_combout\ & (!\tL|Data|ALU|Equal0~12_combout\ & (!\tL|Data|ALU|Equal0~13_combout\ & !\tL|Data|ALU|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Equal0~3_combout\,
	datab => \tL|Data|ALU|Equal0~12_combout\,
	datac => \tL|Data|ALU|Equal0~13_combout\,
	datad => \tL|Data|ALU|Equal0~4_combout\,
	combout => \tL|Data|ALU|Add0~186_combout\);

-- Location: LCCOMB_X45_Y12_N22
\tL|Data|ALU|Add0~185\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~185_combout\ = (!\tL|Data|ALU|Equal0~8_combout\ & (!\tL|Data|ALU|Equal0~9_combout\ & (!\tL|Data|ALU|Equal0~10_combout\ & !\tL|Data|ALU|Equal0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Equal0~8_combout\,
	datab => \tL|Data|ALU|Equal0~9_combout\,
	datac => \tL|Data|ALU|Equal0~10_combout\,
	datad => \tL|Data|ALU|Equal0~11_combout\,
	combout => \tL|Data|ALU|Add0~185_combout\);

-- Location: LCCOMB_X44_Y12_N10
\tL|Data|ALU|Add0~187\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~187_combout\ = (\tL|Data|ALU|Add0~186_combout\ & (\tL|Data|ALU|Add0~185_combout\ & (\tL|Data|RegBMux|output[15]~41_combout\ $ (!\tL|Data|RegAMux|output[15]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[15]~41_combout\,
	datab => \tL|Data|RegAMux|output[15]~30_combout\,
	datac => \tL|Data|ALU|Add0~186_combout\,
	datad => \tL|Data|ALU|Add0~185_combout\,
	combout => \tL|Data|ALU|Add0~187_combout\);

-- Location: LCCOMB_X42_Y10_N0
\tL|Data|ALU|Add0~191\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~191_combout\ = (\tL|Data|ALU|Add0~180_combout\ & (\tL|Data|ALU|Add0~190_combout\ & (\tL|Data|ALU|Add0~184_combout\ & \tL|Data|ALU|Add0~187_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~180_combout\,
	datab => \tL|Data|ALU|Add0~190_combout\,
	datac => \tL|Data|ALU|Add0~184_combout\,
	datad => \tL|Data|ALU|Add0~187_combout\,
	combout => \tL|Data|ALU|Add0~191_combout\);

-- Location: LCCOMB_X42_Y11_N26
\tL|Data|ALU|Add0~192\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~192_combout\ = (\tL|Data|ALUCtrl|Mux17~3_combout\ & (!\tL|Data|RegAMux|output[0]~12_combout\)) # (!\tL|Data|ALUCtrl|Mux17~3_combout\ & (\tL|Data|ALU|Add0~191_combout\ & (\tL|Data|RegAMux|output[0]~12_combout\ $ 
-- (\tL|Data|RegBMux|output[0]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[0]~12_combout\,
	datab => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datac => \tL|Data|RegBMux|output[0]~50_combout\,
	datad => \tL|Data|ALU|Add0~191_combout\,
	combout => \tL|Data|ALU|Add0~192_combout\);

-- Location: LCCOMB_X42_Y11_N24
\tL|Data|ALU|Add0~193\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~193_combout\ = (\tL|Data|ALUCtrl|Mux17~3_combout\ & \tL|Data|ALU|Mult0|auto_generated|w513w\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|w513w\(0),
	combout => \tL|Data|ALU|Add0~193_combout\);

-- Location: LCCOMB_X42_Y11_N16
\tL|Data|ALU|Mux31~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux31~7_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\) # ((\tL|Data|ALU|Add0~192_combout\)))) # (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- ((\tL|Data|ALU|Add0~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Add0~192_combout\,
	datad => \tL|Data|ALU|Add0~193_combout\,
	combout => \tL|Data|ALU|Mux31~7_combout\);

-- Location: LCCOMB_X42_Y11_N8
\tL|Data|ALU|Add0~194\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~194_combout\ = (\tL|Data|ALUCtrl|Mux17~3_combout\ & ((\tL|Data|ALU|Add0~36_combout\))) # (!\tL|Data|ALUCtrl|Mux17~3_combout\ & (\tL|Data|RegBMux|output[0]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datac => \tL|Data|RegBMux|output[0]~50_combout\,
	datad => \tL|Data|ALU|Add0~36_combout\,
	combout => \tL|Data|ALU|Add0~194_combout\);

-- Location: LCCOMB_X42_Y11_N0
\tL|Data|ALU|Add0~175\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~175_combout\ = (\tL|Data|ALUCtrl|Mux17~3_combout\ & (\tL|Data|RegAMux|output[0]~12_combout\ & (!\tL|Data|RegBMux|output[0]~50_combout\))) # (!\tL|Data|ALUCtrl|Mux17~3_combout\ & (((\tL|Data|ALU|Mult1|auto_generated|w569w\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[0]~12_combout\,
	datab => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datac => \tL|Data|RegBMux|output[0]~50_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|w569w\(0),
	combout => \tL|Data|ALU|Add0~175_combout\);

-- Location: LCCOMB_X42_Y11_N10
\tL|Data|ALU|Mux31~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux31~8_combout\ = (\tL|Data|ALU|Mux31~7_combout\ & (((\tL|Data|ALU|Add0~194_combout\)) # (!\tL|Data|ALUCtrl|Mux16~4_combout\))) # (!\tL|Data|ALU|Mux31~7_combout\ & (\tL|Data|ALUCtrl|Mux16~4_combout\ & ((\tL|Data|ALU|Add0~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux31~7_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Add0~194_combout\,
	datad => \tL|Data|ALU|Add0~175_combout\,
	combout => \tL|Data|ALU|Mux31~8_combout\);

-- Location: LCCOMB_X42_Y11_N2
\tL|Data|ALU|Mux31~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux31~17_combout\ = (\tL|Data|ALUCtrl|Mux14~2_combout\ & (\tL|Data|ALUCtrl|Mux13~2_combout\)) # (!\tL|Data|ALUCtrl|Mux14~2_combout\ & ((\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Data|ALU|Mux31~8_combout\))) # 
-- (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (\tL|Data|ALU|Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux14~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|ALU|Mux31~16_combout\,
	datad => \tL|Data|ALU|Mux31~8_combout\,
	combout => \tL|Data|ALU|Mux31~17_combout\);

-- Location: LCCOMB_X42_Y11_N4
\tL|Data|ALU|Mux31~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux31~19_combout\ = (\tL|Data|ALUCtrl|Mux14~2_combout\ & ((\tL|Data|ALU|Mux31~17_combout\ & ((\tL|Data|ALU|Mux31~18_combout\))) # (!\tL|Data|ALU|Mux31~17_combout\ & (\tL|Data|ALU|Mux31~6_combout\)))) # (!\tL|Data|ALUCtrl|Mux14~2_combout\ & 
-- (((\tL|Data|ALU|Mux31~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux14~2_combout\,
	datab => \tL|Data|ALU|Mux31~6_combout\,
	datac => \tL|Data|ALU|Mux31~18_combout\,
	datad => \tL|Data|ALU|Mux31~17_combout\,
	combout => \tL|Data|ALU|Mux31~19_combout\);

-- Location: FF_X42_Y11_N5
\tL|Data|ALUOut|output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux31~19_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(0));

-- Location: FF_X42_Y11_N19
\tL|Data|ScuffedOut|output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|ALUOut|output\(0),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(0));

-- Location: LCCOMB_X38_Y14_N18
\tL|Data|PCSourceMux|output[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCSourceMux|output[0]~1_combout\ = (\tL|Data|PCSourceMux|Equal1~0_combout\ & (\tL|Control|curr_state.branch_2~q\ & (\tL|Data|ScuffedOut|output\(0)))) # (!\tL|Data|PCSourceMux|Equal1~0_combout\ & ((\tL|Data|ALU|Mux31~19_combout\) # 
-- ((\tL|Control|curr_state.branch_2~q\ & \tL|Data|ScuffedOut|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCSourceMux|Equal1~0_combout\,
	datab => \tL|Control|curr_state.branch_2~q\,
	datac => \tL|Data|ScuffedOut|output\(0),
	datad => \tL|Data|ALU|Mux31~19_combout\,
	combout => \tL|Data|PCSourceMux|output[0]~1_combout\);

-- Location: FF_X38_Y14_N19
\tL|Data|PCReg|output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCSourceMux|output[0]~1_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|PCEnable~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(0));

-- Location: LCCOMB_X38_Y14_N2
\tL|Data|RegAMux|output[0]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[0]~11_combout\ = (\tL|Control|WideOr2~0_combout\ & ((\tL|Control|curr_state.decode~q\ & (\tL|Data|PCReg|output\(0))) # (!\tL|Control|curr_state.decode~q\ & ((\tL|Data|RegFile|rd_data0\(0)))))) # (!\tL|Control|WideOr2~0_combout\ & 
-- (\tL|Data|PCReg|output\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr2~0_combout\,
	datab => \tL|Data|PCReg|output\(0),
	datac => \tL|Data|RegFile|rd_data0\(0),
	datad => \tL|Control|curr_state.decode~q\,
	combout => \tL|Data|RegAMux|output[0]~11_combout\);

-- Location: LCCOMB_X38_Y14_N4
\tL|Data|RegAMux|output[0]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[0]~12_combout\ = (\tL|Data|PCReg|output[31]~31_combout\ & ((\tL|Control|WideOr2~1_combout\ & ((\tL|Data|RegAMux|output[0]~11_combout\))) # (!\tL|Control|WideOr2~1_combout\ & (\tL|Data|PCReg|output\(0))))) # 
-- (!\tL|Data|PCReg|output[31]~31_combout\ & (\tL|Data|PCReg|output\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output[31]~31_combout\,
	datab => \tL|Data|PCReg|output\(0),
	datac => \tL|Control|WideOr2~1_combout\,
	datad => \tL|Data|RegAMux|output[0]~11_combout\,
	combout => \tL|Data|RegAMux|output[0]~12_combout\);

-- Location: LCCOMB_X34_Y14_N24
\tL|Data|ALU|Mux50~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux50~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~56_combout\))) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- (\tL|Data|ALU|Mult0|auto_generated|op_1~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mult0|auto_generated|op_1~56_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|RegHigh|output[19]~1_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|op_1~56_combout\,
	combout => \tL|Data|ALU|Mux50~0_combout\);

-- Location: FF_X34_Y14_N25
\tL|Data|RegHigh|output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux50~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(14));

-- Location: LCCOMB_X41_Y17_N4
\tL|Data|RegLow|output[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegLow|output[14]~feeder_combout\ = \tL|Data|RegFile|regs[31][14]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][14]~11_combout\,
	combout => \tL|Data|RegLow|output[14]~feeder_combout\);

-- Location: FF_X41_Y17_N5
\tL|Data|RegLow|output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegLow|output[14]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(14));

-- Location: FF_X42_Y16_N23
\tL|Data|MemDataReg|output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[14]~29_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(14));

-- Location: LCCOMB_X38_Y17_N0
\tL|Data|MemtoRegMux|output[14]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[14]~33_combout\ = (\tL|Data|ALUMux|Equal1~0_combout\ & (((\tL|Data|MemtoRegMux|output[20]~0_combout\)))) # (!\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|MemtoRegMux|output[20]~0_combout\ & (\tL|Data|MemDataReg|output\(14))) 
-- # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|RegFile|regs[31][14]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemDataReg|output\(14),
	datab => \tL|Data|ALUMux|Equal1~0_combout\,
	datac => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datad => \tL|Data|RegFile|regs[31][14]~11_combout\,
	combout => \tL|Data|MemtoRegMux|output[14]~33_combout\);

-- Location: LCCOMB_X38_Y17_N2
\tL|Data|MemtoRegMux|output[14]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[14]~34_combout\ = (\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|MemtoRegMux|output[14]~33_combout\ & ((\tL|Data|RegLow|output\(14)))) # (!\tL|Data|MemtoRegMux|output[14]~33_combout\ & (\tL|Data|RegHigh|output\(14))))) # 
-- (!\tL|Data|ALUMux|Equal1~0_combout\ & (((\tL|Data|MemtoRegMux|output[14]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output\(14),
	datab => \tL|Data|ALUMux|Equal1~0_combout\,
	datac => \tL|Data|RegLow|output\(14),
	datad => \tL|Data|MemtoRegMux|output[14]~33_combout\,
	combout => \tL|Data|MemtoRegMux|output[14]~34_combout\);

-- Location: FF_X37_Y20_N11
\tL|Data|RegFile|regs[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[14]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][14]~q\);

-- Location: LCCOMB_X43_Y19_N14
\tL|Data|RegFile|Mux49~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux49~19_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|regs[13][14]~q\) # (\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[12][14]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[12][14]~q\,
	datac => \tL|Data|RegFile|regs[13][14]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux49~19_combout\);

-- Location: LCCOMB_X37_Y20_N16
\tL|Data|RegFile|Mux49~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux49~20_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux49~19_combout\ & ((\tL|Data|RegFile|regs[15][14]~q\))) # (!\tL|Data|RegFile|Mux49~19_combout\ & (\tL|Data|RegFile|regs[14][14]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|Mux49~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[14][14]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|Mux49~19_combout\,
	datad => \tL|Data|RegFile|regs[15][14]~q\,
	combout => \tL|Data|RegFile|Mux49~20_combout\);

-- Location: LCCOMB_X46_Y24_N24
\tL|Data|RegFile|Mux49~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux49~2_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[22][14]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[18][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|RegFile|regs[18][14]~q\,
	datac => \tL|Data|RegFile|regs[22][14]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux49~2_combout\);

-- Location: LCCOMB_X45_Y24_N10
\tL|Data|RegFile|Mux49~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux49~3_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|Mux49~2_combout\ & ((\tL|Data|RegFile|regs[30][14]~q\))) # (!\tL|Data|RegFile|Mux49~2_combout\ & (\tL|Data|RegFile|regs[26][14]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|Mux49~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|RegFile|regs[26][14]~q\,
	datac => \tL|Data|RegFile|regs[30][14]~q\,
	datad => \tL|Data|RegFile|Mux49~2_combout\,
	combout => \tL|Data|RegFile|Mux49~3_combout\);

-- Location: LCCOMB_X42_Y24_N24
\tL|Data|RegFile|Mux49~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux49~6_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|InstReg|out20_to_16\(3))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[24][14]~q\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[16][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[24][14]~q\,
	datad => \tL|Data|RegFile|regs[16][14]~q\,
	combout => \tL|Data|RegFile|Mux49~6_combout\);

-- Location: LCCOMB_X43_Y25_N18
\tL|Data|RegFile|Mux49~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux49~7_combout\ = (\tL|Data|RegFile|Mux49~6_combout\ & (((\tL|Data|RegFile|regs[28][14]~q\)) # (!\tL|Data|InstReg|out20_to_16\(2)))) # (!\tL|Data|RegFile|Mux49~6_combout\ & (\tL|Data|InstReg|out20_to_16\(2) & 
-- (\tL|Data|RegFile|regs[20][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux49~6_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[20][14]~q\,
	datad => \tL|Data|RegFile|regs[28][14]~q\,
	combout => \tL|Data|RegFile|Mux49~7_combout\);

-- Location: LCCOMB_X39_Y23_N8
\tL|Data|RegFile|Mux49~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux49~4_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[25][14]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[17][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|regs[17][14]~q\,
	datac => \tL|Data|RegFile|regs[25][14]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux49~4_combout\);

-- Location: LCCOMB_X40_Y23_N6
\tL|Data|RegFile|Mux49~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux49~5_combout\ = (\tL|Data|RegFile|Mux49~4_combout\ & ((\tL|Data|RegFile|regs[29][14]~q\) # ((!\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|RegFile|Mux49~4_combout\ & (((\tL|Data|RegFile|regs[21][14]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux49~4_combout\,
	datab => \tL|Data|RegFile|regs[29][14]~q\,
	datac => \tL|Data|RegFile|regs[21][14]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux49~5_combout\);

-- Location: LCCOMB_X41_Y23_N26
\tL|Data|RegFile|Mux49~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux49~8_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|Mux49~5_combout\) # (\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|Mux49~7_combout\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux49~7_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|Mux49~5_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux49~8_combout\);

-- Location: LCCOMB_X39_Y20_N16
\tL|Data|RegFile|Mux49~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux49~9_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|regs[23][14]~q\) # (\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[19][14]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[19][14]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[23][14]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux49~9_combout\);

-- Location: LCCOMB_X40_Y19_N10
\tL|Data|RegFile|Mux49~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux49~10_combout\ = (\tL|Data|RegFile|Mux49~9_combout\ & ((\tL|Data|RegFile|regs[31][14]~q\) # ((!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux49~9_combout\ & (((\tL|Data|RegFile|regs[27][14]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[31][14]~q\,
	datab => \tL|Data|RegFile|regs[27][14]~q\,
	datac => \tL|Data|RegFile|Mux49~9_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux49~10_combout\);

-- Location: LCCOMB_X41_Y20_N14
\tL|Data|RegFile|Mux49~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux49~11_combout\ = (\tL|Data|RegFile|Mux49~8_combout\ & (((\tL|Data|RegFile|Mux49~10_combout\) # (!\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|RegFile|Mux49~8_combout\ & (\tL|Data|RegFile|Mux49~3_combout\ & 
-- (\tL|Data|InstReg|out20_to_16\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux49~3_combout\,
	datab => \tL|Data|RegFile|Mux49~8_combout\,
	datac => \tL|Data|InstReg|out20_to_16\(1),
	datad => \tL|Data|RegFile|Mux49~10_combout\,
	combout => \tL|Data|RegFile|Mux49~11_combout\);

-- Location: LCCOMB_X46_Y17_N20
\tL|Data|RegFile|Mux49~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux49~14_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|regs[5][14]~q\) # (\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[4][14]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[4][14]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[5][14]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux49~14_combout\);

-- Location: LCCOMB_X46_Y17_N10
\tL|Data|RegFile|Mux49~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux49~15_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux49~14_combout\ & ((\tL|Data|RegFile|regs[7][14]~q\))) # (!\tL|Data|RegFile|Mux49~14_combout\ & (\tL|Data|RegFile|regs[6][14]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|Mux49~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|Mux49~14_combout\,
	datac => \tL|Data|RegFile|regs[6][14]~q\,
	datad => \tL|Data|RegFile|regs[7][14]~q\,
	combout => \tL|Data|RegFile|Mux49~15_combout\);

-- Location: LCCOMB_X45_Y20_N24
\tL|Data|RegFile|Mux49~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux49~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~6_combout\ & ((\tL|Data|RegFile|rd_data1[17]~2_combout\) # ((\tL|Data|RegFile|regs[2][14]~q\)))) # (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & (!\tL|Data|RegFile|rd_data1[17]~2_combout\ 
-- & ((\tL|Data|RegFile|regs[1][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datac => \tL|Data|RegFile|regs[2][14]~q\,
	datad => \tL|Data|RegFile|regs[1][14]~q\,
	combout => \tL|Data|RegFile|Mux49~16_combout\);

-- Location: LCCOMB_X46_Y17_N22
\tL|Data|RegFile|Mux49~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux49~17_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & ((\tL|Data|RegFile|Mux49~16_combout\ & ((\tL|Data|RegFile|regs[3][14]~q\))) # (!\tL|Data|RegFile|Mux49~16_combout\ & (\tL|Data|RegFile|Mux49~15_combout\)))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & (((\tL|Data|RegFile|Mux49~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux49~15_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datac => \tL|Data|RegFile|regs[3][14]~q\,
	datad => \tL|Data|RegFile|Mux49~16_combout\,
	combout => \tL|Data|RegFile|Mux49~17_combout\);

-- Location: LCCOMB_X41_Y22_N2
\tL|Data|RegFile|Mux49~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux49~12_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|InstReg|out20_to_16\(1))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[10][14]~q\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|regs[8][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[10][14]~q\,
	datad => \tL|Data|RegFile|regs[8][14]~q\,
	combout => \tL|Data|RegFile|Mux49~12_combout\);

-- Location: LCCOMB_X40_Y22_N18
\tL|Data|RegFile|Mux49~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux49~13_combout\ = (\tL|Data|RegFile|Mux49~12_combout\ & ((\tL|Data|RegFile|regs[11][14]~q\) # ((!\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|RegFile|Mux49~12_combout\ & (((\tL|Data|RegFile|regs[9][14]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux49~12_combout\,
	datab => \tL|Data|RegFile|regs[11][14]~q\,
	datac => \tL|Data|RegFile|regs[9][14]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux49~13_combout\);

-- Location: LCCOMB_X39_Y17_N30
\tL|Data|RegFile|Mux49~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux49~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~4_combout\ & (((\tL|Data|RegFile|rd_data1[17]~5_combout\) # (\tL|Data|RegFile|Mux49~13_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & (\tL|Data|RegFile|Mux49~17_combout\ & 
-- (!\tL|Data|RegFile|rd_data1[17]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datab => \tL|Data|RegFile|Mux49~17_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datad => \tL|Data|RegFile|Mux49~13_combout\,
	combout => \tL|Data|RegFile|Mux49~18_combout\);

-- Location: LCCOMB_X38_Y17_N16
\tL|Data|RegFile|Mux49~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux49~21_combout\ = (\tL|Data|RegFile|Mux49~18_combout\ & ((\tL|Data|RegFile|Mux49~20_combout\) # ((!\tL|Data|RegFile|rd_data1[17]~5_combout\)))) # (!\tL|Data|RegFile|Mux49~18_combout\ & (((\tL|Data|RegFile|Mux49~11_combout\ & 
-- \tL|Data|RegFile|rd_data1[17]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux49~20_combout\,
	datab => \tL|Data|RegFile|Mux49~11_combout\,
	datac => \tL|Data|RegFile|Mux49~18_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	combout => \tL|Data|RegFile|Mux49~21_combout\);

-- Location: LCCOMB_X39_Y17_N8
\tL|Data|RegFile|Mux49~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux49~22_combout\ = (\tL|Data|RegFile|Mux49~21_combout\ & ((\tL|Data|InstReg|out20_to_16\(0)) # ((\tL|Data|RegFile|rd_data1[17]~3_combout\) # (\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	datac => \tL|Data|RegFile|Mux49~21_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux49~22_combout\);

-- Location: FF_X39_Y17_N9
\tL|Data|RegFile|rd_data1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux49~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(14));

-- Location: LCCOMB_X34_Y16_N20
\tL|Data|RegB|output[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegB|output[14]~feeder_combout\ = \tL|Data|RegFile|rd_data1\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|rd_data1\(14),
	combout => \tL|Data|RegB|output[14]~feeder_combout\);

-- Location: FF_X34_Y16_N21
\tL|Data|RegB|output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegB|output[14]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(14));

-- Location: LCCOMB_X34_Y16_N12
\tL|Data|Mem|dataOut[15]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[15]~26_combout\ = (\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(15) & \tL|Data|Mem|SIG_outPort_en~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(15),
	datad => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	combout => \tL|Data|Mem|dataOut[15]~26_combout\);

-- Location: LCCOMB_X41_Y16_N4
\tL|Data|Mem|dataOut[15]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[15]~27_combout\ = (\tL|Data|Mem|dataOut[15]~26_combout\ & ((\tL|Data|Mem|process_0~10_combout\) # ((\tL|Data|Mem|process_0~2_combout\) # (\tL|Data|Mem|process_0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|dataOut[15]~26_combout\,
	datab => \tL|Data|Mem|process_0~10_combout\,
	datac => \tL|Data|Mem|process_0~2_combout\,
	datad => \tL|Data|Mem|process_0~5_combout\,
	combout => \tL|Data|Mem|dataOut[15]~27_combout\);

-- Location: FF_X41_Y16_N7
\tL|Data|InstReg|out15_to_0[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|Mem|dataOut[15]~27_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out15_to_0\(15));

-- Location: LCCOMB_X41_Y16_N8
\tL|Data|RegBMux|output[17]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[17]~38_combout\ = (\tL|Data|InstReg|out15_to_0\(15) & (!\tL|Control|WideOr2~4_combout\ & ((\tL|Control|curr_state.slti_1~q\) # (\tL|Control|WideOr3~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(15),
	datab => \tL|Control|curr_state.slti_1~q\,
	datac => \tL|Control|WideOr3~combout\,
	datad => \tL|Control|WideOr2~4_combout\,
	combout => \tL|Data|RegBMux|output[17]~38_combout\);

-- Location: LCCOMB_X41_Y16_N14
\tL|Data|RegBMux|output[17]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[17]~39_combout\ = (\tL|Data|RegBMux|output[17]~38_combout\) # ((\tL|Data|RegFile|rd_data1\(17) & \tL|Data|RegBMux|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegFile|rd_data1\(17),
	datac => \tL|Data|RegBMux|output[17]~38_combout\,
	datad => \tL|Data|RegBMux|Equal2~2_combout\,
	combout => \tL|Data|RegBMux|output[17]~39_combout\);

-- Location: LCCOMB_X39_Y8_N18
\tL|Data|ALU|ShiftLeft0~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~48_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|InstReg|out15_to_0\(6) & ((!\tL|Data|RegBMux|output[16]~37_combout\))) # (!\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|RegBMux|output[17]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datab => \tL|Data|RegBMux|output[17]~39_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|RegBMux|output[16]~37_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~48_combout\);

-- Location: LCCOMB_X39_Y8_N2
\tL|Data|ALU|ShiftLeft0~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~50_combout\ = (\tL|Data|ALU|ShiftLeft0~48_combout\) # ((!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegBMux|output[18]~48_combout\) # (\tL|Data|ALU|ShiftLeft0~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(7),
	datab => \tL|Data|RegBMux|output[18]~48_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~49_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~48_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~50_combout\);

-- Location: LCCOMB_X35_Y8_N0
\tL|Data|ALU|ShiftLeft0~95\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~95_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftLeft0~46_combout\))) # (!\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftLeft0~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|ALU|ShiftLeft0~50_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~46_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~95_combout\);

-- Location: LCCOMB_X35_Y8_N24
\tL|Data|ALU|Mux12~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux12~9_combout\ = (\tL|Data|ALU|Mux12~8_combout\ & ((\tL|Data|ALU|ShiftLeft0~12_combout\) # ((\tL|Data|ALU|Mux14~3_combout\)))) # (!\tL|Data|ALU|Mux12~8_combout\ & (((!\tL|Data|ALU|Mux14~3_combout\ & \tL|Data|ALU|ShiftLeft0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux12~8_combout\,
	datab => \tL|Data|ALU|ShiftLeft0~12_combout\,
	datac => \tL|Data|ALU|Mux14~3_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~95_combout\,
	combout => \tL|Data|ALU|Mux12~9_combout\);

-- Location: LCCOMB_X46_Y14_N22
\tL|Data|ALU|SIG_Result_Low~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~11_combout\ = (\tL|Data|RegAMux|output[19]~26_combout\) # ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegFile|rd_data1\(19) & \tL|Data|RegBMux|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[19]~26_combout\,
	datab => \tL|Data|RegFile|rd_data1\(19),
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|ALU|SIG_Result_Low~11_combout\);

-- Location: LCCOMB_X37_Y9_N22
\tL|Data|ALU|ShiftRight1~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~88_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|InstReg|out15_to_0\(9) & (\tL|Data|RegFile|rd_data1\(31))) # (!\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|ALU|ShiftRight1~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(31),
	datab => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|InstReg|out15_to_0\(9),
	datad => \tL|Data|ALU|ShiftRight1~21_combout\,
	combout => \tL|Data|ALU|ShiftRight1~88_combout\);

-- Location: LCCOMB_X37_Y9_N24
\tL|Data|ALU|ShiftRight1~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~75_combout\ = (!\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|ALU|ShiftRight1~26_combout\))) # (!\tL|Data|InstReg|out15_to_0\(9) & (\tL|Data|ALU|ShiftRight1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datab => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|ALU|ShiftRight1~23_combout\,
	datad => \tL|Data|ALU|ShiftRight1~26_combout\,
	combout => \tL|Data|ALU|ShiftRight1~75_combout\);

-- Location: LCCOMB_X37_Y9_N10
\tL|Data|ALU|ShiftRight1~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~76_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & ((\tL|Data|ALU|ShiftRight1~88_combout\) # (\tL|Data|ALU|ShiftRight1~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight1~88_combout\,
	datab => \tL|Data|RegBMux|output[18]~48_combout\,
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|ALU|ShiftRight1~75_combout\,
	combout => \tL|Data|ALU|ShiftRight1~76_combout\);

-- Location: LCCOMB_X46_Y14_N20
\tL|Data|ALU|Mux12~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux12~1_combout\ = (\tL|Data|ALU|Mux21~4_combout\ & ((\tL|Data|ALU|SIG_Result_Low~11_combout\) # ((\tL|Data|ALU|Mux14~0_combout\)))) # (!\tL|Data|ALU|Mux21~4_combout\ & (((!\tL|Data|ALU|Mux14~0_combout\ & 
-- \tL|Data|ALU|ShiftRight1~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|SIG_Result_Low~11_combout\,
	datab => \tL|Data|ALU|Mux21~4_combout\,
	datac => \tL|Data|ALU|Mux14~0_combout\,
	datad => \tL|Data|ALU|ShiftRight1~76_combout\,
	combout => \tL|Data|ALU|Mux12~1_combout\);

-- Location: LCCOMB_X46_Y14_N12
\tL|Data|ALU|Mux12~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux12~2_combout\ = (\tL|Data|ALU|Mux12~1_combout\ & (((\tL|Data|ALU|SIG_Result_Low~12_combout\) # (!\tL|Data|ALU|Mux14~0_combout\)))) # (!\tL|Data|ALU|Mux12~1_combout\ & (\tL|Data|RegBMux|output[31]~51_combout\ & 
-- (\tL|Data|ALU|Mux14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[31]~51_combout\,
	datab => \tL|Data|ALU|Mux12~1_combout\,
	datac => \tL|Data|ALU|Mux14~0_combout\,
	datad => \tL|Data|ALU|SIG_Result_Low~12_combout\,
	combout => \tL|Data|ALU|Mux12~2_combout\);

-- Location: LCCOMB_X46_Y14_N30
\tL|Data|ALU|Add0~173\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~173_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\ & (!\tL|Data|RegAMux|output[19]~26_combout\)) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Data|RegBMux|output[19]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[19]~26_combout\,
	datac => \tL|Data|RegBMux|output[19]~63_combout\,
	datad => \tL|Data|ALUCtrl|Mux13~2_combout\,
	combout => \tL|Data|ALU|Add0~173_combout\);

-- Location: LCCOMB_X44_Y13_N18
\tL|Data|ALU|Add0~174\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~174_combout\ = (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(19))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output\(19),
	datab => \tL|Data|RegFile|rd_data0\(19),
	datac => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datad => \tL|Control|WideOr8~combout\,
	combout => \tL|Data|ALU|Add0~174_combout\);

-- Location: LCCOMB_X46_Y14_N28
\tL|Data|ALU|SIG_Result_Low~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~13_combout\ = (\tL|Data|RegAMux|output[19]~26_combout\ & ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegFile|rd_data1\(19) & \tL|Data|RegBMux|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[19]~26_combout\,
	datab => \tL|Data|RegFile|rd_data1\(19),
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|ALU|SIG_Result_Low~13_combout\);

-- Location: LCCOMB_X46_Y14_N26
\tL|Data|ALU|Mux12~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux12~3_combout\ = (\tL|Data|ALU|Mux21~11_combout\ & (((\tL|Data|ALU|Mult0|auto_generated|op_1~2_combout\ & \tL|Data|ALU|Mux21~10_combout\)))) # (!\tL|Data|ALU|Mux21~11_combout\ & (((!\tL|Data|ALU|Mux21~10_combout\)) # 
-- (!\tL|Data|RegBMux|output[19]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~11_combout\,
	datab => \tL|Data|RegBMux|output[19]~63_combout\,
	datac => \tL|Data|ALU|Mult0|auto_generated|op_1~2_combout\,
	datad => \tL|Data|ALU|Mux21~10_combout\,
	combout => \tL|Data|ALU|Mux12~3_combout\);

-- Location: LCCOMB_X46_Y14_N0
\tL|Data|ALU|Mux12~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux12~4_combout\ = (\tL|Data|ALU|Mux21~9_combout\ & ((\tL|Data|ALU|Mux12~3_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~2_combout\))) # (!\tL|Data|ALU|Mux12~3_combout\ & (\tL|Data|ALU|SIG_Result_Low~13_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~9_combout\ & (((\tL|Data|ALU|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~9_combout\,
	datab => \tL|Data|ALU|SIG_Result_Low~13_combout\,
	datac => \tL|Data|ALU|Mux12~3_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|op_1~2_combout\,
	combout => \tL|Data|ALU|Mux12~4_combout\);

-- Location: LCCOMB_X46_Y14_N2
\tL|Data|ALU|Mux12~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux12~5_combout\ = (\tL|Data|ALU|Mux21~12_combout\ & (((\tL|Data|ALU|Mux21~13_combout\) # (\tL|Data|ALU|Mux12~4_combout\)))) # (!\tL|Data|ALU|Mux21~12_combout\ & (\tL|Data|ALU|Add0~174_combout\ & (!\tL|Data|ALU|Mux21~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~12_combout\,
	datab => \tL|Data|ALU|Add0~174_combout\,
	datac => \tL|Data|ALU|Mux21~13_combout\,
	datad => \tL|Data|ALU|Mux12~4_combout\,
	combout => \tL|Data|ALU|Mux12~5_combout\);

-- Location: LCCOMB_X46_Y14_N16
\tL|Data|ALU|Mux12~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux12~6_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux12~5_combout\ & ((\tL|Data|ALU|Add0~127_combout\))) # (!\tL|Data|ALU|Mux12~5_combout\ & (\tL|Data|ALU|Add0~173_combout\)))) # (!\tL|Data|ALU|Mux21~13_combout\ & 
-- (((\tL|Data|ALU|Mux12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~173_combout\,
	datab => \tL|Data|ALU|Add0~127_combout\,
	datac => \tL|Data|ALU|Mux21~13_combout\,
	datad => \tL|Data|ALU|Mux12~5_combout\,
	combout => \tL|Data|ALU|Mux12~6_combout\);

-- Location: LCCOMB_X46_Y14_N18
\tL|Data|ALU|Mux12~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux12~7_combout\ = (\tL|Data|ALU|Mux12~2_combout\ & ((\tL|Data|ALU|Mux14~2_combout\) # ((!\tL|Data|ALUCtrl|Mux14~2_combout\ & \tL|Data|ALU|Mux12~6_combout\)))) # (!\tL|Data|ALU|Mux12~2_combout\ & (!\tL|Data|ALUCtrl|Mux14~2_combout\ & 
-- ((\tL|Data|ALU|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux12~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux14~2_combout\,
	datac => \tL|Data|ALU|Mux14~2_combout\,
	datad => \tL|Data|ALU|Mux12~6_combout\,
	combout => \tL|Data|ALU|Mux12~7_combout\);

-- Location: LCCOMB_X46_Y14_N4
\tL|Data|RegFile|regs[31][19]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][19]~16_combout\ = (\tL|Data|ALU|Mux14~1_combout\ & (\tL|Data|ALU|Mux12~9_combout\)) # (!\tL|Data|ALU|Mux14~1_combout\ & ((\tL|Data|ALU|Mux12~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux14~1_combout\,
	datac => \tL|Data|ALU|Mux12~9_combout\,
	datad => \tL|Data|ALU|Mux12~7_combout\,
	combout => \tL|Data|RegFile|regs[31][19]~16_combout\);

-- Location: LCCOMB_X44_Y17_N4
\tL|Data|RegLow|output[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegLow|output[19]~feeder_combout\ = \tL|Data|RegFile|regs[31][19]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][19]~16_combout\,
	combout => \tL|Data|RegLow|output[19]~feeder_combout\);

-- Location: FF_X44_Y17_N5
\tL|Data|RegLow|output[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegLow|output[19]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(19));

-- Location: FF_X46_Y16_N3
\tL|Data|MemDataReg|output[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[19]~54_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(19));

-- Location: LCCOMB_X46_Y11_N30
\tL|Data|ALU|Mux45~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux45~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~66_combout\))) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- (\tL|Data|ALU|Mult0|auto_generated|op_1~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datab => \tL|Data|RegHigh|output[19]~1_combout\,
	datac => \tL|Data|ALU|Mult0|auto_generated|op_1~66_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|op_1~66_combout\,
	combout => \tL|Data|ALU|Mux45~0_combout\);

-- Location: FF_X46_Y11_N31
\tL|Data|RegHigh|output[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux45~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(19));

-- Location: LCCOMB_X46_Y14_N24
\tL|Data|MemtoRegMux|output[19]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[19]~49_combout\ = (\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|MemtoRegMux|output[20]~0_combout\) # ((\tL|Data|RegHigh|output\(19))))) # (!\tL|Data|ALUMux|Equal1~0_combout\ & (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & 
-- (\tL|Data|RegFile|regs[31][19]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUMux|Equal1~0_combout\,
	datab => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datac => \tL|Data|RegFile|regs[31][19]~16_combout\,
	datad => \tL|Data|RegHigh|output\(19),
	combout => \tL|Data|MemtoRegMux|output[19]~49_combout\);

-- Location: LCCOMB_X45_Y17_N28
\tL|Data|MemtoRegMux|output[19]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[19]~50_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|MemtoRegMux|output[19]~49_combout\ & (\tL|Data|RegLow|output\(19))) # (!\tL|Data|MemtoRegMux|output[19]~49_combout\ & 
-- ((\tL|Data|MemDataReg|output\(19)))))) # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & (((\tL|Data|MemtoRegMux|output[19]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegLow|output\(19),
	datab => \tL|Data|MemDataReg|output\(19),
	datac => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datad => \tL|Data|MemtoRegMux|output[19]~49_combout\,
	combout => \tL|Data|MemtoRegMux|output[19]~50_combout\);

-- Location: FF_X43_Y18_N7
\tL|Data|RegFile|regs[11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[11][19]~q\);

-- Location: FF_X43_Y18_N25
\tL|Data|RegFile|regs[10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[10][19]~q\);

-- Location: FF_X44_Y18_N5
\tL|Data|RegFile|regs[8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][19]~q\);

-- Location: FF_X44_Y18_N3
\tL|Data|RegFile|regs[9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][19]~q\);

-- Location: LCCOMB_X44_Y18_N2
\tL|Data|RegFile|Mux44~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux44~2_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|regs[9][19]~q\) # (\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[8][19]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[8][19]~q\,
	datac => \tL|Data|RegFile|regs[9][19]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux44~2_combout\);

-- Location: LCCOMB_X43_Y18_N24
\tL|Data|RegFile|Mux44~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux44~3_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux44~2_combout\ & (\tL|Data|RegFile|regs[11][19]~q\)) # (!\tL|Data|RegFile|Mux44~2_combout\ & ((\tL|Data|RegFile|regs[10][19]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|Mux44~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[11][19]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[10][19]~q\,
	datad => \tL|Data|RegFile|Mux44~2_combout\,
	combout => \tL|Data|RegFile|Mux44~3_combout\);

-- Location: FF_X45_Y17_N31
\tL|Data|RegFile|regs[13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][19]~q\);

-- Location: FF_X44_Y19_N21
\tL|Data|RegFile|regs[12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][19]~q\);

-- Location: FF_X44_Y19_N23
\tL|Data|RegFile|regs[14][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[14][19]~q\);

-- Location: LCCOMB_X44_Y19_N22
\tL|Data|RegFile|Mux44~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux44~19_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|regs[14][19]~q\) # (\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[12][19]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|regs[12][19]~q\,
	datac => \tL|Data|RegFile|regs[14][19]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux44~19_combout\);

-- Location: FF_X45_Y17_N29
\tL|Data|RegFile|regs[15][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][19]~q\);

-- Location: LCCOMB_X45_Y17_N26
\tL|Data|RegFile|Mux44~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux44~20_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux44~19_combout\ & ((\tL|Data|RegFile|regs[15][19]~q\))) # (!\tL|Data|RegFile|Mux44~19_combout\ & (\tL|Data|RegFile|regs[13][19]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|Mux44~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[13][19]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|Mux44~19_combout\,
	datad => \tL|Data|RegFile|regs[15][19]~q\,
	combout => \tL|Data|RegFile|Mux44~20_combout\);

-- Location: FF_X46_Y19_N19
\tL|Data|RegFile|regs[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[1][19]~q\);

-- Location: FF_X47_Y17_N31
\tL|Data|RegFile|regs[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][19]~q\);

-- Location: FF_X49_Y17_N29
\tL|Data|RegFile|regs[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[4][19]~q\);

-- Location: FF_X49_Y17_N19
\tL|Data|RegFile|regs[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[6][19]~q\);

-- Location: LCCOMB_X49_Y17_N18
\tL|Data|RegFile|Mux44~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux44~14_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|regs[6][19]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[4][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[4][19]~q\,
	datac => \tL|Data|RegFile|regs[6][19]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux44~14_combout\);

-- Location: FF_X47_Y17_N13
\tL|Data|RegFile|regs[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[5][19]~q\);

-- Location: LCCOMB_X47_Y17_N12
\tL|Data|RegFile|Mux44~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux44~15_combout\ = (\tL|Data|RegFile|Mux44~14_combout\ & ((\tL|Data|RegFile|regs[7][19]~q\) # ((!\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|RegFile|Mux44~14_combout\ & (((\tL|Data|RegFile|regs[5][19]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[7][19]~q\,
	datab => \tL|Data|RegFile|Mux44~14_combout\,
	datac => \tL|Data|RegFile|regs[5][19]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux44~15_combout\);

-- Location: LCCOMB_X47_Y19_N22
\tL|Data|RegFile|Mux44~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux44~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & (((\tL|Data|RegFile|Mux44~15_combout\) # (\tL|Data|RegFile|rd_data1[17]~6_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & (\tL|Data|RegFile|regs[1][19]~q\ & 
-- ((!\tL|Data|RegFile|rd_data1[17]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[1][19]~q\,
	datab => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datac => \tL|Data|RegFile|Mux44~15_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	combout => \tL|Data|RegFile|Mux44~16_combout\);

-- Location: FF_X45_Y19_N29
\tL|Data|RegFile|regs[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[2][19]~q\);

-- Location: FF_X45_Y19_N3
\tL|Data|RegFile|regs[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[3][19]~q\);

-- Location: LCCOMB_X45_Y19_N28
\tL|Data|RegFile|Mux44~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux44~17_combout\ = (\tL|Data|RegFile|rd_data1[17]~6_combout\ & ((\tL|Data|RegFile|Mux44~16_combout\ & ((\tL|Data|RegFile|regs[3][19]~q\))) # (!\tL|Data|RegFile|Mux44~16_combout\ & (\tL|Data|RegFile|regs[2][19]~q\)))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & (\tL|Data|RegFile|Mux44~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	datab => \tL|Data|RegFile|Mux44~16_combout\,
	datac => \tL|Data|RegFile|regs[2][19]~q\,
	datad => \tL|Data|RegFile|regs[3][19]~q\,
	combout => \tL|Data|RegFile|Mux44~17_combout\);

-- Location: FF_X46_Y22_N19
\tL|Data|RegFile|regs[30][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[30][19]~q\);

-- Location: FF_X44_Y24_N3
\tL|Data|RegFile|regs[18][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[18][19]~q\);

-- Location: FF_X44_Y24_N5
\tL|Data|RegFile|regs[22][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[22][19]~q\);

-- Location: LCCOMB_X44_Y24_N4
\tL|Data|RegFile|Mux44~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux44~6_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[22][19]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[18][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|RegFile|regs[18][19]~q\,
	datac => \tL|Data|RegFile|regs[22][19]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux44~6_combout\);

-- Location: FF_X46_Y22_N29
\tL|Data|RegFile|regs[26][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[26][19]~q\);

-- Location: LCCOMB_X46_Y22_N28
\tL|Data|RegFile|Mux44~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux44~7_combout\ = (\tL|Data|RegFile|Mux44~6_combout\ & ((\tL|Data|RegFile|regs[30][19]~q\) # ((!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux44~6_combout\ & (((\tL|Data|RegFile|regs[26][19]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[30][19]~q\,
	datab => \tL|Data|RegFile|Mux44~6_combout\,
	datac => \tL|Data|RegFile|regs[26][19]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux44~7_combout\);

-- Location: FF_X42_Y24_N13
\tL|Data|RegFile|regs[24][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[24][19]~q\);

-- Location: FF_X42_Y24_N11
\tL|Data|RegFile|regs[16][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[16][19]~q\);

-- Location: LCCOMB_X42_Y24_N10
\tL|Data|RegFile|Mux44~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux44~8_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[24][19]~q\) # ((\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|regs[16][19]~q\ & 
-- !\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[24][19]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[16][19]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux44~8_combout\);

-- Location: FF_X43_Y20_N9
\tL|Data|RegFile|regs[20][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[20][19]~q\);

-- Location: FF_X43_Y20_N7
\tL|Data|RegFile|regs[28][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[28][19]~q\);

-- Location: LCCOMB_X43_Y20_N8
\tL|Data|RegFile|Mux44~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux44~9_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|Mux44~8_combout\ & ((\tL|Data|RegFile|regs[28][19]~q\))) # (!\tL|Data|RegFile|Mux44~8_combout\ & (\tL|Data|RegFile|regs[20][19]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|Mux44~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|Mux44~8_combout\,
	datac => \tL|Data|RegFile|regs[20][19]~q\,
	datad => \tL|Data|RegFile|regs[28][19]~q\,
	combout => \tL|Data|RegFile|Mux44~9_combout\);

-- Location: LCCOMB_X45_Y18_N30
\tL|Data|RegFile|Mux44~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux44~10_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|Mux44~7_combout\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux44~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|Mux44~7_combout\,
	datac => \tL|Data|InstReg|out20_to_16\(1),
	datad => \tL|Data|RegFile|Mux44~9_combout\,
	combout => \tL|Data|RegFile|Mux44~10_combout\);

-- Location: FF_X46_Y21_N27
\tL|Data|RegFile|regs[27][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[27][19]~q\);

-- Location: LCCOMB_X44_Y17_N12
\tL|Data|RegFile|regs[31][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][19]~feeder_combout\ = \tL|Data|RegFile|regs[31][19]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][19]~16_combout\,
	combout => \tL|Data|RegFile|regs[31][19]~feeder_combout\);

-- Location: FF_X44_Y17_N13
\tL|Data|RegFile|regs[31][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][19]~feeder_combout\,
	asdata => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Control|ALT_INV_curr_state.jal_2~q\,
	ena => \tL|Data|RegFile|regs[31][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[31][19]~q\);

-- Location: FF_X45_Y21_N13
\tL|Data|RegFile|regs[19][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[19][19]~q\);

-- Location: FF_X45_Y21_N31
\tL|Data|RegFile|regs[23][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[23][19]~q\);

-- Location: LCCOMB_X45_Y21_N30
\tL|Data|RegFile|Mux44~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux44~11_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[23][19]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[19][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[19][19]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[23][19]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux44~11_combout\);

-- Location: LCCOMB_X46_Y21_N28
\tL|Data|RegFile|Mux44~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux44~12_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|Mux44~11_combout\ & ((\tL|Data|RegFile|regs[31][19]~q\))) # (!\tL|Data|RegFile|Mux44~11_combout\ & (\tL|Data|RegFile|regs[27][19]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|Mux44~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[27][19]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[31][19]~q\,
	datad => \tL|Data|RegFile|Mux44~11_combout\,
	combout => \tL|Data|RegFile|Mux44~12_combout\);

-- Location: FF_X38_Y19_N23
\tL|Data|RegFile|regs[29][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[29][19]~q\);

-- Location: FF_X38_Y19_N21
\tL|Data|RegFile|regs[21][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[21][19]~q\);

-- Location: FF_X37_Y19_N27
\tL|Data|RegFile|regs[17][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[17][19]~q\);

-- Location: FF_X37_Y19_N29
\tL|Data|RegFile|regs[25][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[19]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[25][19]~q\);

-- Location: LCCOMB_X37_Y19_N28
\tL|Data|RegFile|Mux44~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux44~4_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|regs[25][19]~q\) # (\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[17][19]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[17][19]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[25][19]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux44~4_combout\);

-- Location: LCCOMB_X38_Y19_N20
\tL|Data|RegFile|Mux44~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux44~5_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|Mux44~4_combout\ & (\tL|Data|RegFile|regs[29][19]~q\)) # (!\tL|Data|RegFile|Mux44~4_combout\ & ((\tL|Data|RegFile|regs[21][19]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|Mux44~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[29][19]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[21][19]~q\,
	datad => \tL|Data|RegFile|Mux44~4_combout\,
	combout => \tL|Data|RegFile|Mux44~5_combout\);

-- Location: LCCOMB_X45_Y18_N8
\tL|Data|RegFile|Mux44~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux44~13_combout\ = (\tL|Data|RegFile|Mux44~10_combout\ & ((\tL|Data|RegFile|Mux44~12_combout\) # ((!\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|RegFile|Mux44~10_combout\ & (((\tL|Data|InstReg|out20_to_16\(0) & 
-- \tL|Data|RegFile|Mux44~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux44~10_combout\,
	datab => \tL|Data|RegFile|Mux44~12_combout\,
	datac => \tL|Data|InstReg|out20_to_16\(0),
	datad => \tL|Data|RegFile|Mux44~5_combout\,
	combout => \tL|Data|RegFile|Mux44~13_combout\);

-- Location: LCCOMB_X45_Y18_N10
\tL|Data|RegFile|Mux44~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux44~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~4_combout\ & (\tL|Data|RegFile|rd_data1[17]~5_combout\)) # (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & ((\tL|Data|RegFile|rd_data1[17]~5_combout\ & 
-- ((\tL|Data|RegFile|Mux44~13_combout\))) # (!\tL|Data|RegFile|rd_data1[17]~5_combout\ & (\tL|Data|RegFile|Mux44~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datac => \tL|Data|RegFile|Mux44~17_combout\,
	datad => \tL|Data|RegFile|Mux44~13_combout\,
	combout => \tL|Data|RegFile|Mux44~18_combout\);

-- Location: LCCOMB_X45_Y18_N4
\tL|Data|RegFile|Mux44~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux44~21_combout\ = (\tL|Data|RegFile|rd_data1[17]~4_combout\ & ((\tL|Data|RegFile|Mux44~18_combout\ & ((\tL|Data|RegFile|Mux44~20_combout\))) # (!\tL|Data|RegFile|Mux44~18_combout\ & (\tL|Data|RegFile|Mux44~3_combout\)))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & (((\tL|Data|RegFile|Mux44~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux44~3_combout\,
	datab => \tL|Data|RegFile|Mux44~20_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datad => \tL|Data|RegFile|Mux44~18_combout\,
	combout => \tL|Data|RegFile|Mux44~21_combout\);

-- Location: LCCOMB_X46_Y14_N14
\tL|Data|RegFile|Mux44~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux44~22_combout\ = (\tL|Data|RegFile|Mux44~21_combout\ & ((\tL|Data|RegFile|rd_data1[17]~3_combout\) # ((\tL|Data|InstReg|out20_to_16\(0)) # (\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|Mux44~21_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux44~22_combout\);

-- Location: FF_X46_Y14_N15
\tL|Data|RegFile|rd_data1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux44~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(19));

-- Location: FF_X34_Y13_N15
\tL|Data|RegB|output[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|RegFile|rd_data1\(19),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(19));

-- Location: LCCOMB_X39_Y16_N26
\tL|Data|Mem|dataOut[21]~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[21]~63_combout\ = (\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(21) & \tL|Data|Mem|SIG_outPort_en~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(21),
	datad => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	combout => \tL|Data|Mem|dataOut[21]~63_combout\);

-- Location: LCCOMB_X41_Y20_N10
\tL|Data|Mem|dataOut[21]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[21]~64_combout\ = (\tL|Data|Mem|dataOut[21]~63_combout\ & ((\tL|Data|Mem|process_0~2_combout\) # ((\tL|Data|Mem|process_0~5_combout\) # (\tL|Data|Mem|process_0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|dataOut[21]~63_combout\,
	datab => \tL|Data|Mem|process_0~2_combout\,
	datac => \tL|Data|Mem|process_0~5_combout\,
	datad => \tL|Data|Mem|process_0~10_combout\,
	combout => \tL|Data|Mem|dataOut[21]~64_combout\);

-- Location: LCCOMB_X41_Y20_N8
\tL|Data|InstReg|out25_to_21[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|InstReg|out25_to_21[0]~feeder_combout\ = \tL|Data|Mem|dataOut[21]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|Mem|dataOut[21]~64_combout\,
	combout => \tL|Data|InstReg|out25_to_21[0]~feeder_combout\);

-- Location: FF_X41_Y20_N9
\tL|Data|InstReg|out25_to_21[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|InstReg|out25_to_21[0]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out25_to_21\(0));

-- Location: LCCOMB_X45_Y21_N12
\tL|Data|RegFile|Mux12~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux12~11_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[23][19]~q\) # ((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|regs[19][19]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[23][19]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[19][19]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux12~11_combout\);

-- Location: LCCOMB_X46_Y21_N26
\tL|Data|RegFile|Mux12~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux12~12_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|Mux12~11_combout\ & (\tL|Data|RegFile|regs[31][19]~q\)) # (!\tL|Data|RegFile|Mux12~11_combout\ & ((\tL|Data|RegFile|regs[27][19]~q\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|Mux12~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[31][19]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(3),
	datac => \tL|Data|RegFile|regs[27][19]~q\,
	datad => \tL|Data|RegFile|Mux12~11_combout\,
	combout => \tL|Data|RegFile|Mux12~12_combout\);

-- Location: LCCOMB_X37_Y19_N26
\tL|Data|RegFile|Mux12~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux12~4_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[25][19]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[17][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[25][19]~q\,
	datac => \tL|Data|RegFile|regs[17][19]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux12~4_combout\);

-- Location: LCCOMB_X38_Y19_N22
\tL|Data|RegFile|Mux12~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux12~5_combout\ = (\tL|Data|RegFile|Mux12~4_combout\ & (((\tL|Data|RegFile|regs[29][19]~q\)) # (!\tL|Data|InstReg|out25_to_21\(2)))) # (!\tL|Data|RegFile|Mux12~4_combout\ & (\tL|Data|InstReg|out25_to_21\(2) & 
-- ((\tL|Data|RegFile|regs[21][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux12~4_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[29][19]~q\,
	datad => \tL|Data|RegFile|regs[21][19]~q\,
	combout => \tL|Data|RegFile|Mux12~5_combout\);

-- Location: LCCOMB_X42_Y24_N12
\tL|Data|RegFile|Mux12~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux12~8_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|regs[24][19]~q\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (\tL|Data|RegFile|regs[16][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[16][19]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[24][19]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux12~8_combout\);

-- Location: LCCOMB_X43_Y20_N6
\tL|Data|RegFile|Mux12~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux12~9_combout\ = (\tL|Data|RegFile|Mux12~8_combout\ & (((\tL|Data|RegFile|regs[28][19]~q\)) # (!\tL|Data|InstReg|out25_to_21\(2)))) # (!\tL|Data|RegFile|Mux12~8_combout\ & (\tL|Data|InstReg|out25_to_21\(2) & 
-- ((\tL|Data|RegFile|regs[20][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux12~8_combout\,
	datab => \tL|Data|InstReg|out25_to_21\(2),
	datac => \tL|Data|RegFile|regs[28][19]~q\,
	datad => \tL|Data|RegFile|regs[20][19]~q\,
	combout => \tL|Data|RegFile|Mux12~9_combout\);

-- Location: LCCOMB_X44_Y24_N2
\tL|Data|RegFile|Mux12~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux12~6_combout\ = (\tL|Data|InstReg|out25_to_21\(2) & ((\tL|Data|RegFile|regs[22][19]~q\) # ((\tL|Data|InstReg|out25_to_21\(3))))) # (!\tL|Data|InstReg|out25_to_21\(2) & (((\tL|Data|RegFile|regs[18][19]~q\ & 
-- !\tL|Data|InstReg|out25_to_21\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(2),
	datab => \tL|Data|RegFile|regs[22][19]~q\,
	datac => \tL|Data|RegFile|regs[18][19]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(3),
	combout => \tL|Data|RegFile|Mux12~6_combout\);

-- Location: LCCOMB_X46_Y22_N18
\tL|Data|RegFile|Mux12~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux12~7_combout\ = (\tL|Data|InstReg|out25_to_21\(3) & ((\tL|Data|RegFile|Mux12~6_combout\ & ((\tL|Data|RegFile|regs[30][19]~q\))) # (!\tL|Data|RegFile|Mux12~6_combout\ & (\tL|Data|RegFile|regs[26][19]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(3) & (((\tL|Data|RegFile|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(3),
	datab => \tL|Data|RegFile|regs[26][19]~q\,
	datac => \tL|Data|RegFile|regs[30][19]~q\,
	datad => \tL|Data|RegFile|Mux12~6_combout\,
	combout => \tL|Data|RegFile|Mux12~7_combout\);

-- Location: LCCOMB_X46_Y22_N16
\tL|Data|RegFile|Mux12~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux12~10_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|Mux12~7_combout\))) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|Mux12~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|Mux12~9_combout\,
	datac => \tL|Data|InstReg|out25_to_21\(1),
	datad => \tL|Data|RegFile|Mux12~7_combout\,
	combout => \tL|Data|RegFile|Mux12~10_combout\);

-- Location: LCCOMB_X46_Y22_N14
\tL|Data|RegFile|Mux12~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux12~13_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux12~10_combout\ & (\tL|Data|RegFile|Mux12~12_combout\)) # (!\tL|Data|RegFile|Mux12~10_combout\ & ((\tL|Data|RegFile|Mux12~5_combout\))))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|RegFile|Mux12~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|Mux12~12_combout\,
	datac => \tL|Data|RegFile|Mux12~5_combout\,
	datad => \tL|Data|RegFile|Mux12~10_combout\,
	combout => \tL|Data|RegFile|Mux12~13_combout\);

-- Location: LCCOMB_X49_Y17_N28
\tL|Data|RegFile|Mux12~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux12~14_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0)) # ((\tL|Data|RegFile|regs[6][19]~q\)))) # (!\tL|Data|InstReg|out25_to_21\(1) & (!\tL|Data|InstReg|out25_to_21\(0) & 
-- (\tL|Data|RegFile|regs[4][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[4][19]~q\,
	datad => \tL|Data|RegFile|regs[6][19]~q\,
	combout => \tL|Data|RegFile|Mux12~14_combout\);

-- Location: LCCOMB_X47_Y17_N30
\tL|Data|RegFile|Mux12~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux12~15_combout\ = (\tL|Data|RegFile|Mux12~14_combout\ & (((\tL|Data|RegFile|regs[7][19]~q\) # (!\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|RegFile|Mux12~14_combout\ & (\tL|Data|RegFile|regs[5][19]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[5][19]~q\,
	datab => \tL|Data|RegFile|Mux12~14_combout\,
	datac => \tL|Data|RegFile|regs[7][19]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux12~15_combout\);

-- Location: LCCOMB_X46_Y19_N18
\tL|Data|RegFile|Mux12~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux12~16_combout\ = (\tL|Data|RegFile|rd_data0[8]~4_combout\ & ((\tL|Data|RegFile|Mux12~15_combout\) # ((\tL|Data|RegFile|rd_data0[8]~5_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~4_combout\ & (((\tL|Data|RegFile|regs[1][19]~q\ & 
-- !\tL|Data|RegFile|rd_data0[8]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux12~15_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~4_combout\,
	datac => \tL|Data|RegFile|regs[1][19]~q\,
	datad => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	combout => \tL|Data|RegFile|Mux12~16_combout\);

-- Location: LCCOMB_X45_Y19_N2
\tL|Data|RegFile|Mux12~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux12~17_combout\ = (\tL|Data|RegFile|Mux12~16_combout\ & (((\tL|Data|RegFile|regs[3][19]~q\)) # (!\tL|Data|RegFile|rd_data0[8]~5_combout\))) # (!\tL|Data|RegFile|Mux12~16_combout\ & (\tL|Data|RegFile|rd_data0[8]~5_combout\ & 
-- ((\tL|Data|RegFile|regs[2][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux12~16_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~5_combout\,
	datac => \tL|Data|RegFile|regs[3][19]~q\,
	datad => \tL|Data|RegFile|regs[2][19]~q\,
	combout => \tL|Data|RegFile|Mux12~17_combout\);

-- Location: LCCOMB_X45_Y22_N12
\tL|Data|RegFile|Mux12~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux12~18_combout\ = (\tL|Data|RegFile|rd_data0[8]~3_combout\ & (((\tL|Data|RegFile|rd_data0[8]~2_combout\)))) # (!\tL|Data|RegFile|rd_data0[8]~3_combout\ & ((\tL|Data|RegFile|rd_data0[8]~2_combout\ & (\tL|Data|RegFile|Mux12~13_combout\)) 
-- # (!\tL|Data|RegFile|rd_data0[8]~2_combout\ & ((\tL|Data|RegFile|Mux12~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datab => \tL|Data|RegFile|Mux12~13_combout\,
	datac => \tL|Data|RegFile|rd_data0[8]~2_combout\,
	datad => \tL|Data|RegFile|Mux12~17_combout\,
	combout => \tL|Data|RegFile|Mux12~18_combout\);

-- Location: LCCOMB_X44_Y19_N20
\tL|Data|RegFile|Mux12~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux12~19_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & (((\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|InstReg|out25_to_21\(1) & (\tL|Data|RegFile|regs[14][19]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|RegFile|regs[12][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[14][19]~q\,
	datab => \tL|Data|InstReg|out25_to_21\(0),
	datac => \tL|Data|RegFile|regs[12][19]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux12~19_combout\);

-- Location: LCCOMB_X45_Y17_N30
\tL|Data|RegFile|Mux12~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux12~20_combout\ = (\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|Mux12~19_combout\ & ((\tL|Data|RegFile|regs[15][19]~q\))) # (!\tL|Data|RegFile|Mux12~19_combout\ & (\tL|Data|RegFile|regs[13][19]~q\)))) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|Mux12~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|Mux12~19_combout\,
	datac => \tL|Data|RegFile|regs[13][19]~q\,
	datad => \tL|Data|RegFile|regs[15][19]~q\,
	combout => \tL|Data|RegFile|Mux12~20_combout\);

-- Location: LCCOMB_X44_Y18_N4
\tL|Data|RegFile|Mux12~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux12~2_combout\ = (\tL|Data|InstReg|out25_to_21\(1) & (((\tL|Data|InstReg|out25_to_21\(0))))) # (!\tL|Data|InstReg|out25_to_21\(1) & ((\tL|Data|InstReg|out25_to_21\(0) & (\tL|Data|RegFile|regs[9][19]~q\)) # 
-- (!\tL|Data|InstReg|out25_to_21\(0) & ((\tL|Data|RegFile|regs[8][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(1),
	datab => \tL|Data|RegFile|regs[9][19]~q\,
	datac => \tL|Data|RegFile|regs[8][19]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(0),
	combout => \tL|Data|RegFile|Mux12~2_combout\);

-- Location: LCCOMB_X43_Y18_N6
\tL|Data|RegFile|Mux12~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux12~3_combout\ = (\tL|Data|RegFile|Mux12~2_combout\ & (((\tL|Data|RegFile|regs[11][19]~q\) # (!\tL|Data|InstReg|out25_to_21\(1))))) # (!\tL|Data|RegFile|Mux12~2_combout\ & (\tL|Data|RegFile|regs[10][19]~q\ & 
-- ((\tL|Data|InstReg|out25_to_21\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux12~2_combout\,
	datab => \tL|Data|RegFile|regs[10][19]~q\,
	datac => \tL|Data|RegFile|regs[11][19]~q\,
	datad => \tL|Data|InstReg|out25_to_21\(1),
	combout => \tL|Data|RegFile|Mux12~3_combout\);

-- Location: LCCOMB_X44_Y17_N24
\tL|Data|RegFile|Mux12~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux12~21_combout\ = (\tL|Data|RegFile|Mux12~18_combout\ & (((\tL|Data|RegFile|Mux12~20_combout\)) # (!\tL|Data|RegFile|rd_data0[8]~3_combout\))) # (!\tL|Data|RegFile|Mux12~18_combout\ & (\tL|Data|RegFile|rd_data0[8]~3_combout\ & 
-- ((\tL|Data|RegFile|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux12~18_combout\,
	datab => \tL|Data|RegFile|rd_data0[8]~3_combout\,
	datac => \tL|Data|RegFile|Mux12~20_combout\,
	datad => \tL|Data|RegFile|Mux12~3_combout\,
	combout => \tL|Data|RegFile|Mux12~21_combout\);

-- Location: LCCOMB_X44_Y13_N26
\tL|Data|RegFile|Mux12~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux12~22_combout\ = (\tL|Data|RegFile|Mux12~21_combout\ & ((\tL|Data|InstReg|out25_to_21\(0)) # ((\tL|Data|RegFile|rd_data0[8]~6_combout\) # (\tL|Data|InstReg|out25_to_21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out25_to_21\(0),
	datab => \tL|Data|RegFile|rd_data0[8]~6_combout\,
	datac => \tL|Data|InstReg|out25_to_21\(2),
	datad => \tL|Data|RegFile|Mux12~21_combout\,
	combout => \tL|Data|RegFile|Mux12~22_combout\);

-- Location: FF_X44_Y13_N27
\tL|Data|RegFile|rd_data0[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux12~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data0\(19));

-- Location: LCCOMB_X44_Y13_N16
\tL|Data|RegAMux|output[19]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[19]~26_combout\ = (\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(19)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0\(19),
	datac => \tL|Data|PCReg|output\(19),
	datad => \tL|Control|WideOr8~combout\,
	combout => \tL|Data|RegAMux|output[19]~26_combout\);

-- Location: LCCOMB_X34_Y14_N28
\tL|Data|ALU|Mux46~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux46~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~64_combout\)) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- ((\tL|Data|ALU|Mult0|auto_generated|op_1~64_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output[19]~1_combout\,
	datab => \tL|Data|ALU|Mult1|auto_generated|op_1~64_combout\,
	datac => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|op_1~64_combout\,
	combout => \tL|Data|ALU|Mux46~0_combout\);

-- Location: FF_X34_Y14_N29
\tL|Data|RegHigh|output[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux46~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(18));

-- Location: FF_X46_Y16_N19
\tL|Data|MemDataReg|output[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[18]~50_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(18));

-- Location: LCCOMB_X42_Y17_N16
\tL|Data|MemtoRegMux|output[18]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[18]~25_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|MemDataReg|output\(18)) # ((\tL|Data|ALUMux|Equal1~0_combout\)))) # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & (((!\tL|Data|ALUMux|Equal1~0_combout\ 
-- & \tL|Data|RegFile|regs[31][18]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemDataReg|output\(18),
	datab => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datac => \tL|Data|ALUMux|Equal1~0_combout\,
	datad => \tL|Data|RegFile|regs[31][18]~15_combout\,
	combout => \tL|Data|MemtoRegMux|output[18]~25_combout\);

-- Location: LCCOMB_X42_Y17_N0
\tL|Data|MemtoRegMux|output[18]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[18]~26_combout\ = (\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|MemtoRegMux|output[18]~25_combout\ & (\tL|Data|RegLow|output\(18))) # (!\tL|Data|MemtoRegMux|output[18]~25_combout\ & ((\tL|Data|RegHigh|output\(18)))))) # 
-- (!\tL|Data|ALUMux|Equal1~0_combout\ & (((\tL|Data|MemtoRegMux|output[18]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegLow|output\(18),
	datab => \tL|Data|RegHigh|output\(18),
	datac => \tL|Data|ALUMux|Equal1~0_combout\,
	datad => \tL|Data|MemtoRegMux|output[18]~25_combout\,
	combout => \tL|Data|MemtoRegMux|output[18]~26_combout\);

-- Location: FF_X47_Y17_N17
\tL|Data|RegFile|regs[7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[18]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][18]~q\);

-- Location: LCCOMB_X43_Y17_N20
\tL|Data|RegFile|Mux45~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux45~14_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|regs[5][18]~q\) # (\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[4][18]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[4][18]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[5][18]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux45~14_combout\);

-- Location: LCCOMB_X46_Y17_N14
\tL|Data|RegFile|Mux45~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux45~15_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux45~14_combout\ & (\tL|Data|RegFile|regs[7][18]~q\)) # (!\tL|Data|RegFile|Mux45~14_combout\ & ((\tL|Data|RegFile|regs[6][18]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|Mux45~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|regs[7][18]~q\,
	datac => \tL|Data|RegFile|regs[6][18]~q\,
	datad => \tL|Data|RegFile|Mux45~14_combout\,
	combout => \tL|Data|RegFile|Mux45~15_combout\);

-- Location: LCCOMB_X49_Y21_N6
\tL|Data|RegFile|Mux45~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux45~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & (((\tL|Data|RegFile|rd_data1[17]~6_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & ((\tL|Data|RegFile|rd_data1[17]~6_combout\ & 
-- ((\tL|Data|RegFile|regs[2][18]~q\))) # (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & (\tL|Data|RegFile|regs[1][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datab => \tL|Data|RegFile|regs[1][18]~q\,
	datac => \tL|Data|RegFile|regs[2][18]~q\,
	datad => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	combout => \tL|Data|RegFile|Mux45~16_combout\);

-- Location: LCCOMB_X46_Y20_N16
\tL|Data|RegFile|Mux45~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux45~17_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & ((\tL|Data|RegFile|Mux45~16_combout\ & ((\tL|Data|RegFile|regs[3][18]~q\))) # (!\tL|Data|RegFile|Mux45~16_combout\ & (\tL|Data|RegFile|Mux45~15_combout\)))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & (((\tL|Data|RegFile|Mux45~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux45~15_combout\,
	datab => \tL|Data|RegFile|regs[3][18]~q\,
	datac => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datad => \tL|Data|RegFile|Mux45~16_combout\,
	combout => \tL|Data|RegFile|Mux45~17_combout\);

-- Location: LCCOMB_X41_Y22_N30
\tL|Data|RegFile|Mux45~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux45~12_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|regs[10][18]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[8][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[8][18]~q\,
	datac => \tL|Data|RegFile|regs[10][18]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux45~12_combout\);

-- Location: LCCOMB_X40_Y22_N2
\tL|Data|RegFile|Mux45~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux45~13_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux45~12_combout\ & (\tL|Data|RegFile|regs[11][18]~q\)) # (!\tL|Data|RegFile|Mux45~12_combout\ & ((\tL|Data|RegFile|regs[9][18]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|Mux45~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[11][18]~q\,
	datac => \tL|Data|RegFile|regs[9][18]~q\,
	datad => \tL|Data|RegFile|Mux45~12_combout\,
	combout => \tL|Data|RegFile|Mux45~13_combout\);

-- Location: LCCOMB_X38_Y20_N4
\tL|Data|RegFile|Mux45~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux45~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~5_combout\ & (((\tL|Data|RegFile|rd_data1[17]~4_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~5_combout\ & ((\tL|Data|RegFile|rd_data1[17]~4_combout\ & 
-- ((\tL|Data|RegFile|Mux45~13_combout\))) # (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & (\tL|Data|RegFile|Mux45~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datab => \tL|Data|RegFile|Mux45~17_combout\,
	datac => \tL|Data|RegFile|Mux45~13_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	combout => \tL|Data|RegFile|Mux45~18_combout\);

-- Location: LCCOMB_X41_Y23_N14
\tL|Data|RegFile|Mux45~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux45~9_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[23][18]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[19][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|RegFile|regs[19][18]~q\,
	datac => \tL|Data|RegFile|regs[23][18]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux45~9_combout\);

-- Location: LCCOMB_X41_Y23_N18
\tL|Data|RegFile|Mux45~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux45~10_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|Mux45~9_combout\ & (\tL|Data|RegFile|regs[31][18]~q\)) # (!\tL|Data|RegFile|Mux45~9_combout\ & ((\tL|Data|RegFile|regs[27][18]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|Mux45~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|RegFile|regs[31][18]~q\,
	datac => \tL|Data|RegFile|regs[27][18]~q\,
	datad => \tL|Data|RegFile|Mux45~9_combout\,
	combout => \tL|Data|RegFile|Mux45~10_combout\);

-- Location: LCCOMB_X40_Y25_N28
\tL|Data|RegFile|Mux45~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux45~2_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[22][18]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[18][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[18][18]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[22][18]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux45~2_combout\);

-- Location: LCCOMB_X41_Y26_N18
\tL|Data|RegFile|Mux45~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux45~3_combout\ = (\tL|Data|RegFile|Mux45~2_combout\ & (((\tL|Data|RegFile|regs[30][18]~q\) # (!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux45~2_combout\ & (\tL|Data|RegFile|regs[26][18]~q\ & 
-- ((\tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux45~2_combout\,
	datab => \tL|Data|RegFile|regs[26][18]~q\,
	datac => \tL|Data|RegFile|regs[30][18]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux45~3_combout\);

-- Location: LCCOMB_X40_Y24_N8
\tL|Data|RegFile|Mux45~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux45~6_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[24][18]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[16][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|regs[16][18]~q\,
	datac => \tL|Data|RegFile|regs[24][18]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux45~6_combout\);

-- Location: LCCOMB_X41_Y24_N14
\tL|Data|RegFile|Mux45~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux45~7_combout\ = (\tL|Data|RegFile|Mux45~6_combout\ & (((\tL|Data|RegFile|regs[28][18]~q\)) # (!\tL|Data|InstReg|out20_to_16\(2)))) # (!\tL|Data|RegFile|Mux45~6_combout\ & (\tL|Data|InstReg|out20_to_16\(2) & 
-- (\tL|Data|RegFile|regs[20][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux45~6_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[20][18]~q\,
	datad => \tL|Data|RegFile|regs[28][18]~q\,
	combout => \tL|Data|RegFile|Mux45~7_combout\);

-- Location: LCCOMB_X39_Y23_N20
\tL|Data|RegFile|Mux45~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux45~4_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[25][18]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[17][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[17][18]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[25][18]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux45~4_combout\);

-- Location: LCCOMB_X37_Y23_N0
\tL|Data|RegFile|Mux45~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux45~5_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|Mux45~4_combout\ & (\tL|Data|RegFile|regs[29][18]~q\)) # (!\tL|Data|RegFile|Mux45~4_combout\ & ((\tL|Data|RegFile|regs[21][18]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|Mux45~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[29][18]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[21][18]~q\,
	datad => \tL|Data|RegFile|Mux45~4_combout\,
	combout => \tL|Data|RegFile|Mux45~5_combout\);

-- Location: LCCOMB_X37_Y24_N18
\tL|Data|RegFile|Mux45~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux45~8_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1)) # ((\tL|Data|RegFile|Mux45~5_combout\)))) # (!\tL|Data|InstReg|out20_to_16\(0) & (!\tL|Data|InstReg|out20_to_16\(1) & 
-- (\tL|Data|RegFile|Mux45~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|Mux45~7_combout\,
	datad => \tL|Data|RegFile|Mux45~5_combout\,
	combout => \tL|Data|RegFile|Mux45~8_combout\);

-- Location: LCCOMB_X37_Y24_N28
\tL|Data|RegFile|Mux45~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux45~11_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux45~8_combout\ & (\tL|Data|RegFile|Mux45~10_combout\)) # (!\tL|Data|RegFile|Mux45~8_combout\ & ((\tL|Data|RegFile|Mux45~3_combout\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|Mux45~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux45~10_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|Mux45~3_combout\,
	datad => \tL|Data|RegFile|Mux45~8_combout\,
	combout => \tL|Data|RegFile|Mux45~11_combout\);

-- Location: LCCOMB_X37_Y24_N10
\tL|Data|RegFile|Mux45~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux45~19_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|regs[13][18]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[12][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[12][18]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[13][18]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux45~19_combout\);

-- Location: LCCOMB_X38_Y24_N26
\tL|Data|RegFile|Mux45~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux45~20_combout\ = (\tL|Data|RegFile|Mux45~19_combout\ & ((\tL|Data|RegFile|regs[15][18]~q\) # ((!\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|RegFile|Mux45~19_combout\ & (((\tL|Data|InstReg|out20_to_16\(1) & 
-- \tL|Data|RegFile|regs[14][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[15][18]~q\,
	datab => \tL|Data|RegFile|Mux45~19_combout\,
	datac => \tL|Data|InstReg|out20_to_16\(1),
	datad => \tL|Data|RegFile|regs[14][18]~q\,
	combout => \tL|Data|RegFile|Mux45~20_combout\);

-- Location: LCCOMB_X37_Y24_N14
\tL|Data|RegFile|Mux45~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux45~21_combout\ = (\tL|Data|RegFile|Mux45~18_combout\ & (((\tL|Data|RegFile|Mux45~20_combout\) # (!\tL|Data|RegFile|rd_data1[17]~5_combout\)))) # (!\tL|Data|RegFile|Mux45~18_combout\ & (\tL|Data|RegFile|Mux45~11_combout\ & 
-- (\tL|Data|RegFile|rd_data1[17]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux45~18_combout\,
	datab => \tL|Data|RegFile|Mux45~11_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datad => \tL|Data|RegFile|Mux45~20_combout\,
	combout => \tL|Data|RegFile|Mux45~21_combout\);

-- Location: LCCOMB_X36_Y14_N24
\tL|Data|RegFile|Mux45~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux45~22_combout\ = (\tL|Data|RegFile|Mux45~21_combout\ & ((\tL|Data|RegFile|rd_data1[17]~3_combout\) # ((\tL|Data|InstReg|out20_to_16\(2)) # (\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	datab => \tL|Data|RegFile|Mux45~21_combout\,
	datac => \tL|Data|InstReg|out20_to_16\(2),
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux45~22_combout\);

-- Location: FF_X36_Y14_N25
\tL|Data|RegFile|rd_data1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux45~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(18));

-- Location: FF_X34_Y13_N1
\tL|Data|RegB|output[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|RegFile|rd_data1\(18),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(18));

-- Location: LCCOMB_X34_Y16_N28
\tL|Data|Mem|dataOut[12]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[12]~32_combout\ = (\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(12) & \tL|Data|Mem|SIG_outPort_en~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(12),
	datad => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	combout => \tL|Data|Mem|dataOut[12]~32_combout\);

-- Location: LCCOMB_X41_Y15_N6
\tL|Data|Mem|dataOut[12]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[12]~33_combout\ = (\tL|Data|Mem|dataOut[12]~32_combout\ & ((\tL|Data|Mem|process_0~2_combout\) # ((\tL|Data|Mem|process_0~5_combout\) # (\tL|Data|Mem|process_0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|dataOut[12]~32_combout\,
	datab => \tL|Data|Mem|process_0~2_combout\,
	datac => \tL|Data|Mem|process_0~5_combout\,
	datad => \tL|Data|Mem|process_0~10_combout\,
	combout => \tL|Data|Mem|dataOut[12]~33_combout\);

-- Location: FF_X41_Y15_N25
\tL|Data|InstReg|out15_to_0[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|Mem|dataOut[12]~33_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out15_to_0\(12));

-- Location: LCCOMB_X41_Y15_N24
\tL|Data|RegBMux|output[12]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[12]~44_combout\ = (\tL|Control|WideOr3~combout\ & (\tL|Data|InstReg|out15_to_0\(10))) # (!\tL|Control|WideOr3~combout\ & ((\tL|Data|InstReg|out15_to_0\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(10),
	datac => \tL|Data|InstReg|out15_to_0\(12),
	datad => \tL|Control|WideOr3~combout\,
	combout => \tL|Data|RegBMux|output[12]~44_combout\);

-- Location: LCCOMB_X41_Y15_N22
\tL|Data|RegBMux|output[12]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[12]~45_combout\ = (\tL|Control|WideOr2~4_combout\ & (\tL|Data|RegFile|rd_data1\(12) & ((!\tL|Control|WideOr3~combout\)))) # (!\tL|Control|WideOr2~4_combout\ & (((\tL|Data|RegBMux|output[12]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(12),
	datab => \tL|Data|RegBMux|output[12]~44_combout\,
	datac => \tL|Control|WideOr2~4_combout\,
	datad => \tL|Control|WideOr3~combout\,
	combout => \tL|Data|RegBMux|output[12]~45_combout\);

-- Location: LCCOMB_X39_Y8_N14
\tL|Data|ALU|ShiftRight1~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~45_combout\ = (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegBMux|output[12]~45_combout\))) # (!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegBMux|output[10]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datab => \tL|Data|RegBMux|output[10]~23_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|RegBMux|output[12]~45_combout\,
	combout => \tL|Data|ALU|ShiftRight1~45_combout\);

-- Location: LCCOMB_X39_Y8_N20
\tL|Data|ALU|ShiftRight1~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~46_combout\ = (\tL|Data|ALU|ShiftRight1~45_combout\) # ((\tL|Data|InstReg|out15_to_0\(6) & \tL|Data|ALU|ShiftRight1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|ALU|ShiftRight1~45_combout\,
	datad => \tL|Data|ALU|ShiftRight1~18_combout\,
	combout => \tL|Data|ALU|ShiftRight1~46_combout\);

-- Location: LCCOMB_X35_Y13_N10
\tL|Data|ALU|ShiftRight0~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~65_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftRight1~56_combout\))) # (!\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftRight1~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|ALU|ShiftRight1~46_combout\,
	datad => \tL|Data|ALU|ShiftRight1~56_combout\,
	combout => \tL|Data|ALU|ShiftRight0~65_combout\);

-- Location: LCCOMB_X36_Y11_N8
\tL|Data|ALU|ShiftRight0~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~69_combout\ = (!\tL|Data|InstReg|out15_to_0\(9) & \tL|Data|ALU|ShiftRight0~68_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|InstReg|out15_to_0\(9),
	datad => \tL|Data|ALU|ShiftRight0~68_combout\,
	combout => \tL|Data|ALU|ShiftRight0~69_combout\);

-- Location: LCCOMB_X44_Y14_N20
\tL|Data|ALU|Add0~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~72_combout\ = (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(10)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr8~combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|RegFile|rd_data0\(10),
	datad => \tL|Data|PCReg|output\(10),
	combout => \tL|Data|ALU|Add0~72_combout\);

-- Location: LCCOMB_X42_Y13_N26
\tL|Data|ALU|Mux21~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux21~22_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALUCtrl|Mux13~2_combout\ & (!\tL|Data|RegAMux|output[10]~1_combout\)) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Data|RegBMux|output[10]~23_combout\))))) # 
-- (!\tL|Data|ALU|Mux21~13_combout\ & (((\tL|Data|RegAMux|output[10]~1_combout\ & \tL|Data|RegBMux|output[10]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datab => \tL|Data|RegAMux|output[10]~1_combout\,
	datac => \tL|Data|RegBMux|output[10]~23_combout\,
	datad => \tL|Data|ALU|Mux21~13_combout\,
	combout => \tL|Data|ALU|Mux21~22_combout\);

-- Location: LCCOMB_X42_Y13_N30
\tL|Data|ALU|Mux21~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux21~24_combout\ = (\tL|Data|ALU|Mux21~12_combout\ & (((\tL|Data|ALU|Add0~56_combout\) # (!\tL|Data|ALU|Mux21~13_combout\)))) # (!\tL|Data|ALU|Mux21~12_combout\ & (\tL|Data|ALU|Mux21~22_combout\ & ((\tL|Data|ALU|Mux21~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~22_combout\,
	datab => \tL|Data|ALU|Mux21~12_combout\,
	datac => \tL|Data|ALU|Add0~56_combout\,
	datad => \tL|Data|ALU|Mux21~13_combout\,
	combout => \tL|Data|ALU|Mux21~24_combout\);

-- Location: LCCOMB_X42_Y13_N28
\tL|Data|ALU|Mux21~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux21~21_combout\ = (\tL|Data|ALU|Mux21~10_combout\ & ((\tL|Data|ALU|Mux21~11_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|w513w\(10)))) # (!\tL|Data|ALU|Mux21~11_combout\ & (!\tL|Data|RegBMux|output[10]~23_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~10_combout\ & (!\tL|Data|ALU|Mux21~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~10_combout\,
	datab => \tL|Data|ALU|Mux21~11_combout\,
	datac => \tL|Data|RegBMux|output[10]~23_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|w513w\(10),
	combout => \tL|Data|ALU|Mux21~21_combout\);

-- Location: LCCOMB_X42_Y13_N0
\tL|Data|ALU|Mux21~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux21~23_combout\ = (\tL|Data|ALU|Mux21~9_combout\ & ((\tL|Data|ALU|Mux21~21_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|w569w\(10)))) # (!\tL|Data|ALU|Mux21~21_combout\ & (\tL|Data|ALU|Mux21~22_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~9_combout\ & (((\tL|Data|ALU|Mux21~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~22_combout\,
	datab => \tL|Data|ALU|Mux21~9_combout\,
	datac => \tL|Data|ALU|Mult1|auto_generated|w569w\(10),
	datad => \tL|Data|ALU|Mux21~21_combout\,
	combout => \tL|Data|ALU|Mux21~23_combout\);

-- Location: LCCOMB_X42_Y13_N8
\tL|Data|ALU|Mux21~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux21~25_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & (((\tL|Data|ALU|Mux21~24_combout\)))) # (!\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux21~24_combout\ & ((\tL|Data|ALU|Mux21~23_combout\))) # (!\tL|Data|ALU|Mux21~24_combout\ & 
-- (\tL|Data|ALU|Add0~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~13_combout\,
	datab => \tL|Data|ALU|Add0~72_combout\,
	datac => \tL|Data|ALU|Mux21~24_combout\,
	datad => \tL|Data|ALU|Mux21~23_combout\,
	combout => \tL|Data|ALU|Mux21~25_combout\);

-- Location: LCCOMB_X38_Y13_N18
\tL|Data|ALU|Mux21~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux21~26_combout\ = (\tL|Data|ALU|Mux21~15_combout\ & (\tL|Data|ALU|ShiftRight1~63_combout\ & ((\tL|Data|ALU|Mux21~31_combout\)))) # (!\tL|Data|ALU|Mux21~15_combout\ & (((\tL|Data|ALU|Mux21~25_combout\) # (!\tL|Data|ALU|Mux21~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~15_combout\,
	datab => \tL|Data|ALU|ShiftRight1~63_combout\,
	datac => \tL|Data|ALU|Mux21~25_combout\,
	datad => \tL|Data|ALU|Mux21~31_combout\,
	combout => \tL|Data|ALU|Mux21~26_combout\);

-- Location: LCCOMB_X38_Y13_N28
\tL|Data|ALU|Mux21~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux21~27_combout\ = (\tL|Data|ALU|Mux21~16_combout\ & (((\tL|Data|ALU|Mux21~26_combout\)))) # (!\tL|Data|ALU|Mux21~16_combout\ & ((\tL|Data|RegAMux|output[10]~1_combout\ & ((\tL|Data|ALU|Mux21~26_combout\) # 
-- (!\tL|Data|RegBMux|output[10]~23_combout\))) # (!\tL|Data|RegAMux|output[10]~1_combout\ & (\tL|Data|RegBMux|output[10]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[10]~1_combout\,
	datab => \tL|Data|RegBMux|output[10]~23_combout\,
	datac => \tL|Data|ALU|Mux21~16_combout\,
	datad => \tL|Data|ALU|Mux21~26_combout\,
	combout => \tL|Data|ALU|Mux21~27_combout\);

-- Location: LCCOMB_X38_Y13_N2
\tL|Data|ALU|Mux21~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux21~28_combout\ = (\tL|Data|ALU|Mux21~18_combout\ & ((\tL|Data|ALU|Mux21~17_combout\ & (\tL|Data|ALU|ShiftRight0~69_combout\)) # (!\tL|Data|ALU|Mux21~17_combout\ & ((\tL|Data|ALU|Mux21~27_combout\))))) # (!\tL|Data|ALU|Mux21~18_combout\ & 
-- (((\tL|Data|ALU|Mux21~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~18_combout\,
	datab => \tL|Data|ALU|ShiftRight0~69_combout\,
	datac => \tL|Data|ALU|Mux21~17_combout\,
	datad => \tL|Data|ALU|Mux21~27_combout\,
	combout => \tL|Data|ALU|Mux21~28_combout\);

-- Location: LCCOMB_X38_Y13_N12
\tL|Data|ALU|Mux21~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux21~29_combout\ = (\tL|Data|ALU|Mux21~8_combout\ & (((\tL|Data|ALU|Mux21~28_combout\)))) # (!\tL|Data|ALU|Mux21~8_combout\ & ((\tL|Data|ALU|Mux21~28_combout\ & (\tL|Data|ALU|ShiftRight0~66_combout\)) # (!\tL|Data|ALU|Mux21~28_combout\ & 
-- ((\tL|Data|ALU|ShiftRight0~65_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~8_combout\,
	datab => \tL|Data|ALU|ShiftRight0~66_combout\,
	datac => \tL|Data|ALU|ShiftRight0~65_combout\,
	datad => \tL|Data|ALU|Mux21~28_combout\,
	combout => \tL|Data|ALU|Mux21~29_combout\);

-- Location: LCCOMB_X38_Y13_N16
\tL|Data|RegFile|regs[31][10]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][10]~2_combout\ = (\tL|Data|ALU|Mux21~19_combout\ & ((\tL|Data|ALU|Mux21~29_combout\))) # (!\tL|Data|ALU|Mux21~19_combout\ & (\tL|Data|ALU|Mux21~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~20_combout\,
	datab => \tL|Data|ALU|Mux21~19_combout\,
	datad => \tL|Data|ALU|Mux21~29_combout\,
	combout => \tL|Data|RegFile|regs[31][10]~2_combout\);

-- Location: LCCOMB_X41_Y17_N14
\tL|Data|RegLow|output[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegLow|output[10]~feeder_combout\ = \tL|Data|RegFile|regs[31][10]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][10]~2_combout\,
	combout => \tL|Data|RegLow|output[10]~feeder_combout\);

-- Location: FF_X41_Y17_N15
\tL|Data|RegLow|output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegLow|output[10]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(10));

-- Location: FF_X41_Y15_N9
\tL|Data|MemDataReg|output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[10]~17_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(10));

-- Location: LCCOMB_X34_Y14_N12
\tL|Data|ALU|Mux54~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux54~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~48_combout\)) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- ((\tL|Data|ALU|Mult0|auto_generated|op_1~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output[19]~1_combout\,
	datab => \tL|Data|ALU|Mult1|auto_generated|op_1~48_combout\,
	datac => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|op_1~48_combout\,
	combout => \tL|Data|ALU|Mux54~0_combout\);

-- Location: FF_X34_Y14_N13
\tL|Data|RegHigh|output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux54~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(10));

-- Location: LCCOMB_X40_Y18_N2
\tL|Data|MemtoRegMux|output[10]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[10]~11_combout\ = (\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|RegHigh|output\(10)) # ((\tL|Data|MemtoRegMux|output[20]~0_combout\)))) # (!\tL|Data|ALUMux|Equal1~0_combout\ & (((!\tL|Data|MemtoRegMux|output[20]~0_combout\ & 
-- \tL|Data|RegFile|regs[31][10]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output\(10),
	datab => \tL|Data|ALUMux|Equal1~0_combout\,
	datac => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datad => \tL|Data|RegFile|regs[31][10]~2_combout\,
	combout => \tL|Data|MemtoRegMux|output[10]~11_combout\);

-- Location: LCCOMB_X40_Y18_N22
\tL|Data|MemtoRegMux|output[10]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[10]~12_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|MemtoRegMux|output[10]~11_combout\ & (\tL|Data|RegLow|output\(10))) # (!\tL|Data|MemtoRegMux|output[10]~11_combout\ & 
-- ((\tL|Data|MemDataReg|output\(10)))))) # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & (((\tL|Data|MemtoRegMux|output[10]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegLow|output\(10),
	datab => \tL|Data|MemDataReg|output\(10),
	datac => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datad => \tL|Data|MemtoRegMux|output[10]~11_combout\,
	combout => \tL|Data|MemtoRegMux|output[10]~12_combout\);

-- Location: FF_X39_Y22_N31
\tL|Data|RegFile|regs[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[10]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[13][10]~q\);

-- Location: LCCOMB_X44_Y22_N8
\tL|Data|RegFile|Mux53~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux53~19_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0)) # ((\tL|Data|RegFile|regs[14][10]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(1) & (!\tL|Data|InstReg|out20_to_16\(0) & 
-- ((\tL|Data|RegFile|regs[12][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[14][10]~q\,
	datad => \tL|Data|RegFile|regs[12][10]~q\,
	combout => \tL|Data|RegFile|Mux53~19_combout\);

-- Location: LCCOMB_X39_Y22_N2
\tL|Data|RegFile|Mux53~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux53~20_combout\ = (\tL|Data|RegFile|Mux53~19_combout\ & (((\tL|Data|RegFile|regs[15][10]~q\) # (!\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|RegFile|Mux53~19_combout\ & (\tL|Data|RegFile|regs[13][10]~q\ & 
-- ((\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[13][10]~q\,
	datab => \tL|Data|RegFile|Mux53~19_combout\,
	datac => \tL|Data|RegFile|regs[15][10]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux53~20_combout\);

-- Location: LCCOMB_X40_Y22_N30
\tL|Data|RegFile|Mux53~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux53~2_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1)) # ((\tL|Data|RegFile|regs[9][10]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(0) & (!\tL|Data|InstReg|out20_to_16\(1) & 
-- ((\tL|Data|RegFile|regs[8][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[9][10]~q\,
	datad => \tL|Data|RegFile|regs[8][10]~q\,
	combout => \tL|Data|RegFile|Mux53~2_combout\);

-- Location: LCCOMB_X38_Y18_N4
\tL|Data|RegFile|Mux53~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux53~3_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux53~2_combout\ & (\tL|Data|RegFile|regs[11][10]~q\)) # (!\tL|Data|RegFile|Mux53~2_combout\ & ((\tL|Data|RegFile|regs[10][10]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|Mux53~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|regs[11][10]~q\,
	datac => \tL|Data|RegFile|regs[10][10]~q\,
	datad => \tL|Data|RegFile|Mux53~2_combout\,
	combout => \tL|Data|RegFile|Mux53~3_combout\);

-- Location: LCCOMB_X51_Y20_N20
\tL|Data|RegFile|Mux53~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux53~14_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|regs[6][10]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[4][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[4][10]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[6][10]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux53~14_combout\);

-- Location: LCCOMB_X50_Y20_N28
\tL|Data|RegFile|Mux53~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux53~15_combout\ = (\tL|Data|RegFile|Mux53~14_combout\ & ((\tL|Data|RegFile|regs[7][10]~q\) # ((!\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|RegFile|Mux53~14_combout\ & (((\tL|Data|RegFile|regs[5][10]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux53~14_combout\,
	datab => \tL|Data|RegFile|regs[7][10]~q\,
	datac => \tL|Data|RegFile|regs[5][10]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux53~15_combout\);

-- Location: LCCOMB_X45_Y19_N18
\tL|Data|RegFile|Mux53~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux53~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & (((\tL|Data|RegFile|Mux53~15_combout\) # (\tL|Data|RegFile|rd_data1[17]~6_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & (\tL|Data|RegFile|regs[1][10]~q\ & 
-- ((!\tL|Data|RegFile|rd_data1[17]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[1][10]~q\,
	datab => \tL|Data|RegFile|Mux53~15_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	combout => \tL|Data|RegFile|Mux53~16_combout\);

-- Location: LCCOMB_X45_Y19_N8
\tL|Data|RegFile|Mux53~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux53~17_combout\ = (\tL|Data|RegFile|rd_data1[17]~6_combout\ & ((\tL|Data|RegFile|Mux53~16_combout\ & (\tL|Data|RegFile|regs[3][10]~q\)) # (!\tL|Data|RegFile|Mux53~16_combout\ & ((\tL|Data|RegFile|regs[2][10]~q\))))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & (((\tL|Data|RegFile|Mux53~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	datab => \tL|Data|RegFile|regs[3][10]~q\,
	datac => \tL|Data|RegFile|regs[2][10]~q\,
	datad => \tL|Data|RegFile|Mux53~16_combout\,
	combout => \tL|Data|RegFile|Mux53~17_combout\);

-- Location: LCCOMB_X35_Y21_N20
\tL|Data|RegFile|Mux53~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux53~11_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[23][10]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[19][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[19][10]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[23][10]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux53~11_combout\);

-- Location: LCCOMB_X34_Y21_N22
\tL|Data|RegFile|Mux53~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux53~12_combout\ = (\tL|Data|RegFile|Mux53~11_combout\ & (((\tL|Data|RegFile|regs[31][10]~q\) # (!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux53~11_combout\ & (\tL|Data|RegFile|regs[27][10]~q\ & 
-- ((\tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[27][10]~q\,
	datab => \tL|Data|RegFile|Mux53~11_combout\,
	datac => \tL|Data|RegFile|regs[31][10]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux53~12_combout\);

-- Location: LCCOMB_X36_Y21_N30
\tL|Data|RegFile|Mux53~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux53~4_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|InstReg|out20_to_16\(3))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[25][10]~q\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[17][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[25][10]~q\,
	datad => \tL|Data|RegFile|regs[17][10]~q\,
	combout => \tL|Data|RegFile|Mux53~4_combout\);

-- Location: LCCOMB_X43_Y21_N8
\tL|Data|RegFile|Mux53~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux53~5_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|Mux53~4_combout\ & (\tL|Data|RegFile|regs[29][10]~q\)) # (!\tL|Data|RegFile|Mux53~4_combout\ & ((\tL|Data|RegFile|regs[21][10]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|Mux53~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[29][10]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[21][10]~q\,
	datad => \tL|Data|RegFile|Mux53~4_combout\,
	combout => \tL|Data|RegFile|Mux53~5_combout\);

-- Location: LCCOMB_X38_Y21_N28
\tL|Data|RegFile|Mux53~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux53~8_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|regs[24][10]~q\) # (\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[16][10]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[16][10]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[24][10]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux53~8_combout\);

-- Location: LCCOMB_X37_Y21_N8
\tL|Data|RegFile|Mux53~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux53~9_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|Mux53~8_combout\ & (\tL|Data|RegFile|regs[28][10]~q\)) # (!\tL|Data|RegFile|Mux53~8_combout\ & ((\tL|Data|RegFile|regs[20][10]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|Mux53~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|regs[28][10]~q\,
	datac => \tL|Data|RegFile|regs[20][10]~q\,
	datad => \tL|Data|RegFile|Mux53~8_combout\,
	combout => \tL|Data|RegFile|Mux53~9_combout\);

-- Location: LCCOMB_X42_Y23_N16
\tL|Data|RegFile|Mux53~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux53~6_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|regs[22][10]~q\) # (\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[18][10]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|regs[18][10]~q\,
	datac => \tL|Data|RegFile|regs[22][10]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux53~6_combout\);

-- Location: LCCOMB_X38_Y25_N20
\tL|Data|RegFile|Mux53~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux53~7_combout\ = (\tL|Data|RegFile|Mux53~6_combout\ & (((\tL|Data|RegFile|regs[30][10]~q\)) # (!\tL|Data|InstReg|out20_to_16\(3)))) # (!\tL|Data|RegFile|Mux53~6_combout\ & (\tL|Data|InstReg|out20_to_16\(3) & 
-- (\tL|Data|RegFile|regs[26][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux53~6_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[26][10]~q\,
	datad => \tL|Data|RegFile|regs[30][10]~q\,
	combout => \tL|Data|RegFile|Mux53~7_combout\);

-- Location: LCCOMB_X39_Y22_N20
\tL|Data|RegFile|Mux53~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux53~10_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux53~7_combout\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|Mux53~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|Mux53~9_combout\,
	datac => \tL|Data|InstReg|out20_to_16\(1),
	datad => \tL|Data|RegFile|Mux53~7_combout\,
	combout => \tL|Data|RegFile|Mux53~10_combout\);

-- Location: LCCOMB_X42_Y22_N4
\tL|Data|RegFile|Mux53~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux53~13_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux53~10_combout\ & (\tL|Data|RegFile|Mux53~12_combout\)) # (!\tL|Data|RegFile|Mux53~10_combout\ & ((\tL|Data|RegFile|Mux53~5_combout\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|Mux53~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux53~12_combout\,
	datab => \tL|Data|RegFile|Mux53~5_combout\,
	datac => \tL|Data|InstReg|out20_to_16\(0),
	datad => \tL|Data|RegFile|Mux53~10_combout\,
	combout => \tL|Data|RegFile|Mux53~13_combout\);

-- Location: LCCOMB_X42_Y22_N10
\tL|Data|RegFile|Mux53~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux53~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~4_combout\ & (((\tL|Data|RegFile|rd_data1[17]~5_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & ((\tL|Data|RegFile|rd_data1[17]~5_combout\ & 
-- ((\tL|Data|RegFile|Mux53~13_combout\))) # (!\tL|Data|RegFile|rd_data1[17]~5_combout\ & (\tL|Data|RegFile|Mux53~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datab => \tL|Data|RegFile|Mux53~17_combout\,
	datac => \tL|Data|RegFile|Mux53~13_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	combout => \tL|Data|RegFile|Mux53~18_combout\);

-- Location: LCCOMB_X40_Y22_N4
\tL|Data|RegFile|Mux53~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux53~21_combout\ = (\tL|Data|RegFile|rd_data1[17]~4_combout\ & ((\tL|Data|RegFile|Mux53~18_combout\ & (\tL|Data|RegFile|Mux53~20_combout\)) # (!\tL|Data|RegFile|Mux53~18_combout\ & ((\tL|Data|RegFile|Mux53~3_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & (((\tL|Data|RegFile|Mux53~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux53~20_combout\,
	datab => \tL|Data|RegFile|Mux53~3_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datad => \tL|Data|RegFile|Mux53~18_combout\,
	combout => \tL|Data|RegFile|Mux53~21_combout\);

-- Location: LCCOMB_X40_Y17_N20
\tL|Data|RegFile|Mux53~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux53~22_combout\ = (\tL|Data|RegFile|Mux53~21_combout\ & ((\tL|Data|InstReg|out20_to_16\(2)) # ((\tL|Data|RegFile|rd_data1[17]~3_combout\) # (\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|Mux53~21_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux53~22_combout\);

-- Location: FF_X40_Y17_N21
\tL|Data|RegFile|rd_data1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux53~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(10));

-- Location: LCCOMB_X41_Y15_N28
\tL|Data|RegBMux|output[10]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[10]~22_combout\ = (\tL|Control|WideOr3~combout\ & (\tL|Data|InstReg|out15_to_0\(8))) # (!\tL|Control|WideOr3~combout\ & ((\tL|Data|InstReg|out15_to_0\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|InstReg|out15_to_0\(10),
	datad => \tL|Control|WideOr3~combout\,
	combout => \tL|Data|RegBMux|output[10]~22_combout\);

-- Location: LCCOMB_X41_Y15_N18
\tL|Data|RegBMux|output[10]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[10]~23_combout\ = (\tL|Control|WideOr2~4_combout\ & (!\tL|Control|WideOr3~combout\ & (\tL|Data|RegFile|rd_data1\(10)))) # (!\tL|Control|WideOr2~4_combout\ & (((\tL|Data|RegBMux|output[10]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr3~combout\,
	datab => \tL|Data|RegFile|rd_data1\(10),
	datac => \tL|Control|WideOr2~4_combout\,
	datad => \tL|Data|RegBMux|output[10]~22_combout\,
	combout => \tL|Data|RegBMux|output[10]~23_combout\);

-- Location: LCCOMB_X39_Y9_N4
\tL|Data|ALU|ShiftLeft0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~9_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegBMux|output[8]~21_combout\))) # (!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegBMux|output[10]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(7),
	datac => \tL|Data|RegBMux|output[10]~23_combout\,
	datad => \tL|Data|RegBMux|output[8]~21_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~9_combout\);

-- Location: LCCOMB_X39_Y9_N6
\tL|Data|ALU|ShiftLeft0~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~37_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|ALU|ShiftLeft0~36_combout\))) # (!\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|ALU|ShiftLeft0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|ALU|ShiftLeft0~9_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~36_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~37_combout\);

-- Location: LCCOMB_X38_Y9_N0
\tL|Data|ALU|ShiftLeft0~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~38_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftLeft0~35_combout\)) # (!\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftLeft0~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|ALU|ShiftLeft0~35_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~37_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~38_combout\);

-- Location: LCCOMB_X38_Y9_N24
\tL|Data|ALU|Mux13~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux13~8_combout\ = (\tL|Data|ALU|Mux13~7_combout\ & ((\tL|Data|ALU|ShiftLeft0~38_combout\) # ((\tL|Data|ALU|Mux14~3_combout\)))) # (!\tL|Data|ALU|Mux13~7_combout\ & (((!\tL|Data|ALU|Mux14~3_combout\ & \tL|Data|ALU|ShiftLeft0~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux13~7_combout\,
	datab => \tL|Data|ALU|ShiftLeft0~38_combout\,
	datac => \tL|Data|ALU|Mux14~3_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~110_combout\,
	combout => \tL|Data|ALU|Mux13~8_combout\);

-- Location: LCCOMB_X36_Y10_N26
\tL|Data|ALU|ShiftRight1~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~71_combout\ = (\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|ALU|ShiftRight1~61_combout\) # ((!\tL|Data|InstReg|out15_to_0\(8) & \tL|Data|ALU|ShiftRight1~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datab => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|ALU|ShiftRight1~61_combout\,
	datad => \tL|Data|ALU|ShiftRight1~49_combout\,
	combout => \tL|Data|ALU|ShiftRight1~71_combout\);

-- Location: LCCOMB_X36_Y10_N16
\tL|Data|ALU|ShiftRight1~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~72_combout\ = (\tL|Data|RegBMux|Equal2~2_combout\ & ((\tL|Data|ALU|ShiftRight1~71_combout\) # ((!\tL|Data|InstReg|out15_to_0\(9) & \tL|Data|ALU|ShiftRight1~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datab => \tL|Data|ALU|ShiftRight1~71_combout\,
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|ALU|ShiftRight1~60_combout\,
	combout => \tL|Data|ALU|ShiftRight1~72_combout\);

-- Location: LCCOMB_X36_Y14_N8
\tL|Data|ALU|ShiftRight1~87\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~87_combout\ = (\tL|Data|ALU|ShiftRight1~72_combout\) # ((\tL|Control|curr_state.slti_1~q\ & (\tL|Data|InstReg|out15_to_0\(15) & !\tL|Control|WideOr2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.slti_1~q\,
	datab => \tL|Data|InstReg|out15_to_0\(15),
	datac => \tL|Control|WideOr2~4_combout\,
	datad => \tL|Data|ALU|ShiftRight1~72_combout\,
	combout => \tL|Data|ALU|ShiftRight1~87_combout\);

-- Location: LCCOMB_X43_Y13_N8
\tL|Data|ALU|Mux13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux13~0_combout\ = (\tL|Data|ALU|Mux21~4_combout\ & (\tL|Data|ALU|Mux14~0_combout\)) # (!\tL|Data|ALU|Mux21~4_combout\ & ((\tL|Data|ALU|Mux14~0_combout\ & ((\tL|Data|RegBMux|output[31]~51_combout\))) # (!\tL|Data|ALU|Mux14~0_combout\ & 
-- (\tL|Data|ALU|ShiftRight1~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~4_combout\,
	datab => \tL|Data|ALU|Mux14~0_combout\,
	datac => \tL|Data|ALU|ShiftRight1~87_combout\,
	datad => \tL|Data|RegBMux|output[31]~51_combout\,
	combout => \tL|Data|ALU|Mux13~0_combout\);

-- Location: LCCOMB_X43_Y13_N22
\tL|Data|ALU|Mux13~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux13~1_combout\ = (\tL|Data|ALU|Mux21~4_combout\ & ((\tL|Data|RegAMux|output[18]~27_combout\ & ((!\tL|Data|RegBMux|output[18]~34_combout\) # (!\tL|Data|ALU|Mux13~0_combout\))) # (!\tL|Data|RegAMux|output[18]~27_combout\ & 
-- ((\tL|Data|RegBMux|output[18]~34_combout\))))) # (!\tL|Data|ALU|Mux21~4_combout\ & (((\tL|Data|ALU|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~4_combout\,
	datab => \tL|Data|RegAMux|output[18]~27_combout\,
	datac => \tL|Data|ALU|Mux13~0_combout\,
	datad => \tL|Data|RegBMux|output[18]~34_combout\,
	combout => \tL|Data|ALU|Mux13~1_combout\);

-- Location: LCCOMB_X43_Y13_N26
\tL|Data|ALU|Add0~213\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~213_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\ & ((!\tL|Data|RegAMux|output[18]~27_combout\))) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (\tL|Data|RegBMux|output[18]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[18]~34_combout\,
	datac => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datad => \tL|Data|RegAMux|output[18]~27_combout\,
	combout => \tL|Data|ALU|Add0~213_combout\);

-- Location: LCCOMB_X43_Y13_N4
\tL|Data|ALU|Add0~214\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~214_combout\ = (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(18))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr8~combout\,
	datab => \tL|Data|PCReg|output\(18),
	datac => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datad => \tL|Data|RegFile|rd_data0\(18),
	combout => \tL|Data|ALU|Add0~214_combout\);

-- Location: LCCOMB_X43_Y13_N10
\tL|Data|ALU|Mux13~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux13~4_combout\ = (\tL|Data|ALU|Mux21~12_combout\ & (((\tL|Data|ALU|Mux21~13_combout\)))) # (!\tL|Data|ALU|Mux21~12_combout\ & ((\tL|Data|ALU|Mux21~13_combout\ & (\tL|Data|ALU|Add0~213_combout\)) # (!\tL|Data|ALU|Mux21~13_combout\ & 
-- ((\tL|Data|ALU|Add0~214_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~213_combout\,
	datab => \tL|Data|ALU|Mux21~12_combout\,
	datac => \tL|Data|ALU|Add0~214_combout\,
	datad => \tL|Data|ALU|Mux21~13_combout\,
	combout => \tL|Data|ALU|Mux13~4_combout\);

-- Location: LCCOMB_X43_Y13_N28
\tL|Data|ALU|SIG_Result_Low~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~32_combout\ = (\tL|Data|RegAMux|output[18]~27_combout\ & ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|RegFile|rd_data1\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|Equal2~2_combout\,
	datab => \tL|Data|RegAMux|output[18]~27_combout\,
	datac => \tL|Data|RegFile|rd_data1\(18),
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|ALU|SIG_Result_Low~32_combout\);

-- Location: LCCOMB_X43_Y13_N14
\tL|Data|ALU|Mux13~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux13~2_combout\ = (\tL|Data|ALU|Mux21~10_combout\ & ((\tL|Data|ALU|Mux21~11_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|op_1~0_combout\))) # (!\tL|Data|ALU|Mux21~11_combout\ & (!\tL|Data|RegBMux|output[18]~34_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~10_combout\ & (((!\tL|Data|ALU|Mux21~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[18]~34_combout\,
	datab => \tL|Data|ALU|Mux21~10_combout\,
	datac => \tL|Data|ALU|Mult0|auto_generated|op_1~0_combout\,
	datad => \tL|Data|ALU|Mux21~11_combout\,
	combout => \tL|Data|ALU|Mux13~2_combout\);

-- Location: LCCOMB_X43_Y13_N0
\tL|Data|ALU|Mux13~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux13~3_combout\ = (\tL|Data|ALU|Mux21~9_combout\ & ((\tL|Data|ALU|Mux13~2_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~0_combout\))) # (!\tL|Data|ALU|Mux13~2_combout\ & (\tL|Data|ALU|SIG_Result_Low~32_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~9_combout\ & (((\tL|Data|ALU|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~9_combout\,
	datab => \tL|Data|ALU|SIG_Result_Low~32_combout\,
	datac => \tL|Data|ALU|Mux13~2_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|op_1~0_combout\,
	combout => \tL|Data|ALU|Mux13~3_combout\);

-- Location: LCCOMB_X43_Y13_N12
\tL|Data|ALU|Mux13~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux13~5_combout\ = (\tL|Data|ALU|Mux13~4_combout\ & (((\tL|Data|ALU|Add0~125_combout\)) # (!\tL|Data|ALU|Mux21~12_combout\))) # (!\tL|Data|ALU|Mux13~4_combout\ & (\tL|Data|ALU|Mux21~12_combout\ & ((\tL|Data|ALU|Mux13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux13~4_combout\,
	datab => \tL|Data|ALU|Mux21~12_combout\,
	datac => \tL|Data|ALU|Add0~125_combout\,
	datad => \tL|Data|ALU|Mux13~3_combout\,
	combout => \tL|Data|ALU|Mux13~5_combout\);

-- Location: LCCOMB_X43_Y13_N6
\tL|Data|ALU|Mux13~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux13~6_combout\ = (\tL|Data|ALU|Mux13~1_combout\ & ((\tL|Data|ALU|Mux14~2_combout\) # ((!\tL|Data|ALUCtrl|Mux14~2_combout\ & \tL|Data|ALU|Mux13~5_combout\)))) # (!\tL|Data|ALU|Mux13~1_combout\ & (!\tL|Data|ALUCtrl|Mux14~2_combout\ & 
-- ((\tL|Data|ALU|Mux13~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux13~1_combout\,
	datab => \tL|Data|ALUCtrl|Mux14~2_combout\,
	datac => \tL|Data|ALU|Mux14~2_combout\,
	datad => \tL|Data|ALU|Mux13~5_combout\,
	combout => \tL|Data|ALU|Mux13~6_combout\);

-- Location: LCCOMB_X42_Y17_N20
\tL|Data|RegFile|regs[31][18]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][18]~15_combout\ = (\tL|Data|ALU|Mux14~1_combout\ & (\tL|Data|ALU|Mux13~8_combout\)) # (!\tL|Data|ALU|Mux14~1_combout\ & ((\tL|Data|ALU|Mux13~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mux13~8_combout\,
	datac => \tL|Data|ALU|Mux14~1_combout\,
	datad => \tL|Data|ALU|Mux13~6_combout\,
	combout => \tL|Data|RegFile|regs[31][18]~15_combout\);

-- Location: FF_X42_Y17_N21
\tL|Data|ALUOut|output[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][18]~15_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(18));

-- Location: FF_X42_Y17_N31
\tL|Data|ScuffedOut|output[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|ALUOut|output\(18),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(18));

-- Location: LCCOMB_X43_Y13_N20
\tL|Data|PCReg|output[18]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[18]~13_combout\ = (\tL|Control|curr_state.branch_2~q\ & ((\tL|Data|ScuffedOut|output\(18)))) # (!\tL|Control|curr_state.branch_2~q\ & (\tL|Data|InstReg|out20_to_16\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|ScuffedOut|output\(18),
	datad => \tL|Control|curr_state.branch_2~q\,
	combout => \tL|Data|PCReg|output[18]~13_combout\);

-- Location: FF_X43_Y13_N21
\tL|Data|PCReg|output[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[18]~13_combout\,
	asdata => \tL|Data|RegFile|regs[31][18]~15_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Data|PCSourceMux|ALT_INV_Equal1~0_combout\,
	ena => \tL|Data|PCEnable~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(18));

-- Location: LCCOMB_X43_Y13_N18
\tL|Data|RegAMux|output[18]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegAMux|output[18]~27_combout\ = (\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(18))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|PCReg|output\(18),
	datac => \tL|Data|RegFile|rd_data0\(18),
	datad => \tL|Control|WideOr8~combout\,
	combout => \tL|Data|RegAMux|output[18]~27_combout\);

-- Location: LCCOMB_X34_Y14_N4
\tL|Data|ALU|Mux53~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux53~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~50_combout\)) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- ((\tL|Data|ALU|Mult0|auto_generated|op_1~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output[19]~1_combout\,
	datab => \tL|Data|ALU|Mult1|auto_generated|op_1~50_combout\,
	datac => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|op_1~50_combout\,
	combout => \tL|Data|ALU|Mux53~0_combout\);

-- Location: FF_X34_Y14_N5
\tL|Data|RegHigh|output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux53~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(11));

-- Location: FF_X37_Y17_N17
\tL|Data|RegLow|output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][11]~1_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(11));

-- Location: FF_X40_Y15_N15
\tL|Data|MemDataReg|output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[11]~21_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(11));

-- Location: LCCOMB_X37_Y17_N14
\tL|Data|MemtoRegMux|output[11]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[11]~15_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|MemDataReg|output\(11)) # ((\tL|Data|ALUMux|Equal1~0_combout\)))) # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & (((!\tL|Data|ALUMux|Equal1~0_combout\ 
-- & \tL|Data|RegFile|regs[31][11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datab => \tL|Data|MemDataReg|output\(11),
	datac => \tL|Data|ALUMux|Equal1~0_combout\,
	datad => \tL|Data|RegFile|regs[31][11]~1_combout\,
	combout => \tL|Data|MemtoRegMux|output[11]~15_combout\);

-- Location: LCCOMB_X42_Y17_N18
\tL|Data|MemtoRegMux|output[11]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[11]~16_combout\ = (\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|MemtoRegMux|output[11]~15_combout\ & ((\tL|Data|RegLow|output\(11)))) # (!\tL|Data|MemtoRegMux|output[11]~15_combout\ & (\tL|Data|RegHigh|output\(11))))) # 
-- (!\tL|Data|ALUMux|Equal1~0_combout\ & (((\tL|Data|MemtoRegMux|output[11]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output\(11),
	datab => \tL|Data|RegLow|output\(11),
	datac => \tL|Data|ALUMux|Equal1~0_combout\,
	datad => \tL|Data|MemtoRegMux|output[11]~15_combout\,
	combout => \tL|Data|MemtoRegMux|output[11]~16_combout\);

-- Location: FF_X47_Y21_N13
\tL|Data|RegFile|regs[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[11]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[7][11]~q\);

-- Location: LCCOMB_X50_Y20_N0
\tL|Data|RegFile|Mux52~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux52~14_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|regs[5][11]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[4][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[4][11]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[5][11]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux52~14_combout\);

-- Location: LCCOMB_X47_Y21_N22
\tL|Data|RegFile|Mux52~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux52~15_combout\ = (\tL|Data|RegFile|Mux52~14_combout\ & ((\tL|Data|RegFile|regs[7][11]~q\) # ((!\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|RegFile|Mux52~14_combout\ & (((\tL|Data|RegFile|regs[6][11]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[7][11]~q\,
	datab => \tL|Data|RegFile|Mux52~14_combout\,
	datac => \tL|Data|RegFile|regs[6][11]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux52~15_combout\);

-- Location: LCCOMB_X49_Y21_N28
\tL|Data|RegFile|Mux52~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux52~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & (\tL|Data|RegFile|rd_data1[17]~6_combout\)) # (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & ((\tL|Data|RegFile|rd_data1[17]~6_combout\ & (\tL|Data|RegFile|regs[2][11]~q\)) # 
-- (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & ((\tL|Data|RegFile|regs[1][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	datac => \tL|Data|RegFile|regs[2][11]~q\,
	datad => \tL|Data|RegFile|regs[1][11]~q\,
	combout => \tL|Data|RegFile|Mux52~16_combout\);

-- Location: LCCOMB_X47_Y21_N18
\tL|Data|RegFile|Mux52~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux52~17_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & ((\tL|Data|RegFile|Mux52~16_combout\ & ((\tL|Data|RegFile|regs[3][11]~q\))) # (!\tL|Data|RegFile|Mux52~16_combout\ & (\tL|Data|RegFile|Mux52~15_combout\)))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & (((\tL|Data|RegFile|Mux52~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux52~15_combout\,
	datab => \tL|Data|RegFile|regs[3][11]~q\,
	datac => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datad => \tL|Data|RegFile|Mux52~16_combout\,
	combout => \tL|Data|RegFile|Mux52~17_combout\);

-- Location: LCCOMB_X39_Y25_N12
\tL|Data|RegFile|Mux52~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux52~12_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|regs[10][11]~q\) # (\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[8][11]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|regs[8][11]~q\,
	datac => \tL|Data|RegFile|regs[10][11]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux52~12_combout\);

-- Location: LCCOMB_X40_Y22_N10
\tL|Data|RegFile|Mux52~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux52~13_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux52~12_combout\ & (\tL|Data|RegFile|regs[11][11]~q\)) # (!\tL|Data|RegFile|Mux52~12_combout\ & ((\tL|Data|RegFile|regs[9][11]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|Mux52~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[11][11]~q\,
	datac => \tL|Data|RegFile|regs[9][11]~q\,
	datad => \tL|Data|RegFile|Mux52~12_combout\,
	combout => \tL|Data|RegFile|Mux52~13_combout\);

-- Location: LCCOMB_X39_Y21_N26
\tL|Data|RegFile|Mux52~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux52~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~5_combout\ & (((\tL|Data|RegFile|rd_data1[17]~4_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~5_combout\ & ((\tL|Data|RegFile|rd_data1[17]~4_combout\ & 
-- ((\tL|Data|RegFile|Mux52~13_combout\))) # (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & (\tL|Data|RegFile|Mux52~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datab => \tL|Data|RegFile|Mux52~17_combout\,
	datac => \tL|Data|RegFile|Mux52~13_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	combout => \tL|Data|RegFile|Mux52~18_combout\);

-- Location: LCCOMB_X36_Y20_N12
\tL|Data|RegFile|Mux52~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux52~19_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|regs[13][11]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[12][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[12][11]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[13][11]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux52~19_combout\);

-- Location: LCCOMB_X36_Y20_N0
\tL|Data|RegFile|Mux52~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux52~20_combout\ = (\tL|Data|RegFile|Mux52~19_combout\ & (((\tL|Data|RegFile|regs[15][11]~q\)) # (!\tL|Data|InstReg|out20_to_16\(1)))) # (!\tL|Data|RegFile|Mux52~19_combout\ & (\tL|Data|InstReg|out20_to_16\(1) & 
-- ((\tL|Data|RegFile|regs[14][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux52~19_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[15][11]~q\,
	datad => \tL|Data|RegFile|regs[14][11]~q\,
	combout => \tL|Data|RegFile|Mux52~20_combout\);

-- Location: LCCOMB_X35_Y21_N12
\tL|Data|RegFile|Mux52~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux52~9_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3)) # ((\tL|Data|RegFile|regs[23][11]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(2) & (!\tL|Data|InstReg|out20_to_16\(3) & 
-- ((\tL|Data|RegFile|regs[19][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[23][11]~q\,
	datad => \tL|Data|RegFile|regs[19][11]~q\,
	combout => \tL|Data|RegFile|Mux52~9_combout\);

-- Location: LCCOMB_X35_Y21_N10
\tL|Data|RegFile|Mux52~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux52~10_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|Mux52~9_combout\ & ((\tL|Data|RegFile|regs[31][11]~q\))) # (!\tL|Data|RegFile|Mux52~9_combout\ & (\tL|Data|RegFile|regs[27][11]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|Mux52~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[27][11]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[31][11]~q\,
	datad => \tL|Data|RegFile|Mux52~9_combout\,
	combout => \tL|Data|RegFile|Mux52~10_combout\);

-- Location: LCCOMB_X42_Y23_N0
\tL|Data|RegFile|Mux52~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux52~2_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3)) # ((\tL|Data|RegFile|regs[22][11]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(2) & (!\tL|Data|InstReg|out20_to_16\(3) & 
-- ((\tL|Data|RegFile|regs[18][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[22][11]~q\,
	datad => \tL|Data|RegFile|regs[18][11]~q\,
	combout => \tL|Data|RegFile|Mux52~2_combout\);

-- Location: LCCOMB_X38_Y25_N18
\tL|Data|RegFile|Mux52~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux52~3_combout\ = (\tL|Data|RegFile|Mux52~2_combout\ & (((\tL|Data|RegFile|regs[30][11]~q\)) # (!\tL|Data|InstReg|out20_to_16\(3)))) # (!\tL|Data|RegFile|Mux52~2_combout\ & (\tL|Data|InstReg|out20_to_16\(3) & 
-- ((\tL|Data|RegFile|regs[26][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux52~2_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[30][11]~q\,
	datad => \tL|Data|RegFile|regs[26][11]~q\,
	combout => \tL|Data|RegFile|Mux52~3_combout\);

-- Location: LCCOMB_X36_Y21_N26
\tL|Data|RegFile|Mux52~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux52~4_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[25][11]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[17][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|regs[17][11]~q\,
	datac => \tL|Data|RegFile|regs[25][11]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux52~4_combout\);

-- Location: LCCOMB_X37_Y23_N24
\tL|Data|RegFile|Mux52~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux52~5_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|Mux52~4_combout\ & (\tL|Data|RegFile|regs[29][11]~q\)) # (!\tL|Data|RegFile|Mux52~4_combout\ & ((\tL|Data|RegFile|regs[21][11]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|Mux52~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[29][11]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[21][11]~q\,
	datad => \tL|Data|RegFile|Mux52~4_combout\,
	combout => \tL|Data|RegFile|Mux52~5_combout\);

-- Location: LCCOMB_X38_Y21_N4
\tL|Data|RegFile|Mux52~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux52~6_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[24][11]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[16][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|regs[16][11]~q\,
	datac => \tL|Data|RegFile|regs[24][11]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux52~6_combout\);

-- Location: LCCOMB_X37_Y21_N30
\tL|Data|RegFile|Mux52~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux52~7_combout\ = (\tL|Data|RegFile|Mux52~6_combout\ & ((\tL|Data|RegFile|regs[28][11]~q\) # ((!\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|RegFile|Mux52~6_combout\ & (((\tL|Data|RegFile|regs[20][11]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[28][11]~q\,
	datab => \tL|Data|RegFile|Mux52~6_combout\,
	datac => \tL|Data|RegFile|regs[20][11]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux52~7_combout\);

-- Location: LCCOMB_X37_Y21_N10
\tL|Data|RegFile|Mux52~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux52~8_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|Mux52~5_combout\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux52~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux52~5_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|Mux52~7_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux52~8_combout\);

-- Location: LCCOMB_X35_Y21_N28
\tL|Data|RegFile|Mux52~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux52~11_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux52~8_combout\ & (\tL|Data|RegFile|Mux52~10_combout\)) # (!\tL|Data|RegFile|Mux52~8_combout\ & ((\tL|Data|RegFile|Mux52~3_combout\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|Mux52~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux52~10_combout\,
	datab => \tL|Data|RegFile|Mux52~3_combout\,
	datac => \tL|Data|InstReg|out20_to_16\(1),
	datad => \tL|Data|RegFile|Mux52~8_combout\,
	combout => \tL|Data|RegFile|Mux52~11_combout\);

-- Location: LCCOMB_X39_Y21_N8
\tL|Data|RegFile|Mux52~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux52~21_combout\ = (\tL|Data|RegFile|Mux52~18_combout\ & ((\tL|Data|RegFile|Mux52~20_combout\) # ((!\tL|Data|RegFile|rd_data1[17]~5_combout\)))) # (!\tL|Data|RegFile|Mux52~18_combout\ & (((\tL|Data|RegFile|Mux52~11_combout\ & 
-- \tL|Data|RegFile|rd_data1[17]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux52~18_combout\,
	datab => \tL|Data|RegFile|Mux52~20_combout\,
	datac => \tL|Data|RegFile|Mux52~11_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	combout => \tL|Data|RegFile|Mux52~21_combout\);

-- Location: LCCOMB_X39_Y17_N22
\tL|Data|RegFile|Mux52~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux52~22_combout\ = (\tL|Data|RegFile|Mux52~21_combout\ & ((\tL|Data|InstReg|out20_to_16\(0)) # ((\tL|Data|RegFile|rd_data1[17]~3_combout\) # (\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	datac => \tL|Data|RegFile|Mux52~21_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux52~22_combout\);

-- Location: FF_X39_Y17_N23
\tL|Data|RegFile|rd_data1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux52~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(11));

-- Location: LCCOMB_X40_Y15_N18
\tL|Data|RegBMux|output[11]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[11]~26_combout\ = (\tL|Control|WideOr3~combout\ & ((\tL|Data|InstReg|out15_to_0\(9)))) # (!\tL|Control|WideOr3~combout\ & (\tL|Data|InstReg|out15_to_0\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(11),
	datac => \tL|Data|InstReg|out15_to_0\(9),
	datad => \tL|Control|WideOr3~combout\,
	combout => \tL|Data|RegBMux|output[11]~26_combout\);

-- Location: LCCOMB_X40_Y15_N20
\tL|Data|RegBMux|output[11]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[11]~27_combout\ = (\tL|Control|WideOr2~4_combout\ & (\tL|Data|RegFile|rd_data1\(11) & ((!\tL|Control|WideOr3~combout\)))) # (!\tL|Control|WideOr2~4_combout\ & (((\tL|Data|RegBMux|output[11]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1\(11),
	datab => \tL|Data|RegBMux|output[11]~26_combout\,
	datac => \tL|Control|WideOr2~4_combout\,
	datad => \tL|Control|WideOr3~combout\,
	combout => \tL|Data|RegBMux|output[11]~27_combout\);

-- Location: LCCOMB_X39_Y9_N14
\tL|Data|ALU|ShiftRight0~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~45_combout\ = (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegBMux|output[11]~27_combout\)) # (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegBMux|output[9]~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[11]~27_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(7),
	datac => \tL|Data|InstReg|out15_to_0\(6),
	datad => \tL|Data|RegBMux|output[9]~25_combout\,
	combout => \tL|Data|ALU|ShiftRight0~45_combout\);

-- Location: LCCOMB_X39_Y9_N8
\tL|Data|ALU|ShiftRight0~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~44_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegBMux|output[12]~45_combout\))) # (!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegBMux|output[10]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datab => \tL|Data|InstReg|out15_to_0\(7),
	datac => \tL|Data|RegBMux|output[10]~23_combout\,
	datad => \tL|Data|RegBMux|output[12]~45_combout\,
	combout => \tL|Data|ALU|ShiftRight0~44_combout\);

-- Location: LCCOMB_X36_Y9_N2
\tL|Data|ALU|ShiftRight0~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~70_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & (((\tL|Data|ALU|ShiftRight0~54_combout\)))) # (!\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftRight0~45_combout\) # ((\tL|Data|ALU|ShiftRight0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~45_combout\,
	datab => \tL|Data|ALU|ShiftRight0~54_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|ALU|ShiftRight0~44_combout\,
	combout => \tL|Data|ALU|ShiftRight0~70_combout\);

-- Location: LCCOMB_X37_Y15_N30
\tL|Data|ALU|ShiftRight0~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~74_combout\ = (!\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|ALU|ShiftRight0~73_combout\) # ((\tL|Data|InstReg|out15_to_0\(8) & \tL|Data|ALU|ShiftRight0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~73_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(9),
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|ALU|ShiftRight0~58_combout\,
	combout => \tL|Data|ALU|ShiftRight0~74_combout\);

-- Location: LCCOMB_X44_Y14_N10
\tL|Data|ALU|Add0~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~73_combout\ = (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(9))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output\(9),
	datab => \tL|Data|RegFile|rd_data0\(9),
	datac => \tL|Control|WideOr8~combout\,
	datad => \tL|Data|ALUCtrl|Mux13~2_combout\,
	combout => \tL|Data|ALU|Add0~73_combout\);

-- Location: LCCOMB_X38_Y13_N26
\tL|Data|ALU|Mux22~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux22~2_combout\ = (\tL|Data|ALU|Mux21~12_combout\ & (\tL|Data|RegBMux|output[9]~25_combout\ & (\tL|Data|RegAMux|output[9]~2_combout\))) # (!\tL|Data|ALU|Mux21~12_combout\ & ((\tL|Data|ALUCtrl|Mux13~2_combout\ & 
-- ((!\tL|Data|RegAMux|output[9]~2_combout\))) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (\tL|Data|RegBMux|output[9]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[9]~25_combout\,
	datab => \tL|Data|RegAMux|output[9]~2_combout\,
	datac => \tL|Data|ALU|Mux21~12_combout\,
	datad => \tL|Data|ALUCtrl|Mux13~2_combout\,
	combout => \tL|Data|ALU|Mux22~2_combout\);

-- Location: LCCOMB_X38_Y13_N30
\tL|Data|ALU|Mux22~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux22~4_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux21~12_combout\ & ((\tL|Data|ALU|Add0~54_combout\))) # (!\tL|Data|ALU|Mux21~12_combout\ & (\tL|Data|ALU|Mux22~2_combout\)))) # (!\tL|Data|ALU|Mux21~13_combout\ & 
-- (\tL|Data|ALU|Mux21~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~13_combout\,
	datab => \tL|Data|ALU|Mux21~12_combout\,
	datac => \tL|Data|ALU|Mux22~2_combout\,
	datad => \tL|Data|ALU|Add0~54_combout\,
	combout => \tL|Data|ALU|Mux22~4_combout\);

-- Location: LCCOMB_X38_Y13_N8
\tL|Data|ALU|Mux22~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux22~1_combout\ = (\tL|Data|ALU|Mux21~10_combout\ & ((\tL|Data|ALU|Mux21~11_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|w513w\(9)))) # (!\tL|Data|ALU|Mux21~11_combout\ & (!\tL|Data|RegBMux|output[9]~25_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~10_combout\ & (!\tL|Data|ALU|Mux21~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~10_combout\,
	datab => \tL|Data|ALU|Mux21~11_combout\,
	datac => \tL|Data|RegBMux|output[9]~25_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|w513w\(9),
	combout => \tL|Data|ALU|Mux22~1_combout\);

-- Location: LCCOMB_X38_Y13_N20
\tL|Data|ALU|Mux22~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux22~3_combout\ = (\tL|Data|ALU|Mux21~9_combout\ & ((\tL|Data|ALU|Mux22~1_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|w569w\(9)))) # (!\tL|Data|ALU|Mux22~1_combout\ & (\tL|Data|ALU|Mux22~2_combout\)))) # (!\tL|Data|ALU|Mux21~9_combout\ & 
-- (((\tL|Data|ALU|Mux22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux22~2_combout\,
	datab => \tL|Data|ALU|Mux21~9_combout\,
	datac => \tL|Data|ALU|Mux22~1_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|w569w\(9),
	combout => \tL|Data|ALU|Mux22~3_combout\);

-- Location: LCCOMB_X38_Y13_N24
\tL|Data|ALU|Mux22~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux22~5_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & (((\tL|Data|ALU|Mux22~4_combout\)))) # (!\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux22~4_combout\ & ((\tL|Data|ALU|Mux22~3_combout\))) # (!\tL|Data|ALU|Mux22~4_combout\ & 
-- (\tL|Data|ALU|Add0~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~13_combout\,
	datab => \tL|Data|ALU|Add0~73_combout\,
	datac => \tL|Data|ALU|Mux22~4_combout\,
	datad => \tL|Data|ALU|Mux22~3_combout\,
	combout => \tL|Data|ALU|Mux22~5_combout\);

-- Location: LCCOMB_X38_Y13_N6
\tL|Data|ALU|Mux22~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux22~6_combout\ = (\tL|Data|ALU|Mux21~15_combout\ & (((\tL|Data|ALU|ShiftRight1~66_combout\ & \tL|Data|ALU|Mux21~31_combout\)))) # (!\tL|Data|ALU|Mux21~15_combout\ & ((\tL|Data|ALU|Mux22~5_combout\) # ((!\tL|Data|ALU|Mux21~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~15_combout\,
	datab => \tL|Data|ALU|Mux22~5_combout\,
	datac => \tL|Data|ALU|ShiftRight1~66_combout\,
	datad => \tL|Data|ALU|Mux21~31_combout\,
	combout => \tL|Data|ALU|Mux22~6_combout\);

-- Location: LCCOMB_X38_Y13_N4
\tL|Data|ALU|Mux22~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux22~7_combout\ = (\tL|Data|ALU|Mux21~16_combout\ & (((\tL|Data|ALU|Mux22~6_combout\)))) # (!\tL|Data|ALU|Mux21~16_combout\ & ((\tL|Data|RegBMux|output[9]~25_combout\ & ((\tL|Data|ALU|Mux22~6_combout\) # 
-- (!\tL|Data|RegAMux|output[9]~2_combout\))) # (!\tL|Data|RegBMux|output[9]~25_combout\ & (\tL|Data|RegAMux|output[9]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[9]~25_combout\,
	datab => \tL|Data|RegAMux|output[9]~2_combout\,
	datac => \tL|Data|ALU|Mux21~16_combout\,
	datad => \tL|Data|ALU|Mux22~6_combout\,
	combout => \tL|Data|ALU|Mux22~7_combout\);

-- Location: LCCOMB_X37_Y17_N0
\tL|Data|ALU|Mux22~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux22~8_combout\ = (\tL|Data|ALU|Mux21~17_combout\ & (((\tL|Data|ALU|ShiftRight0~74_combout\)) # (!\tL|Data|ALU|Mux21~18_combout\))) # (!\tL|Data|ALU|Mux21~17_combout\ & (\tL|Data|ALU|Mux21~18_combout\ & ((\tL|Data|ALU|Mux22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~17_combout\,
	datab => \tL|Data|ALU|Mux21~18_combout\,
	datac => \tL|Data|ALU|ShiftRight0~74_combout\,
	datad => \tL|Data|ALU|Mux22~7_combout\,
	combout => \tL|Data|ALU|Mux22~8_combout\);

-- Location: LCCOMB_X37_Y17_N18
\tL|Data|ALU|Mux22~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux22~9_combout\ = (\tL|Data|ALU|Mux21~8_combout\ & (((\tL|Data|ALU|Mux22~8_combout\)))) # (!\tL|Data|ALU|Mux21~8_combout\ & ((\tL|Data|ALU|Mux22~8_combout\ & ((\tL|Data|ALU|ShiftRight0~72_combout\))) # (!\tL|Data|ALU|Mux22~8_combout\ & 
-- (\tL|Data|ALU|ShiftRight0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~70_combout\,
	datab => \tL|Data|ALU|ShiftRight0~72_combout\,
	datac => \tL|Data|ALU|Mux21~8_combout\,
	datad => \tL|Data|ALU|Mux22~8_combout\,
	combout => \tL|Data|ALU|Mux22~9_combout\);

-- Location: LCCOMB_X37_Y17_N10
\tL|Data|RegFile|regs[31][9]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][9]~3_combout\ = (\tL|Data|ALU|Mux21~19_combout\ & ((\tL|Data|ALU|Mux22~9_combout\))) # (!\tL|Data|ALU|Mux21~19_combout\ & (\tL|Data|ALU|Mux22~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mux21~19_combout\,
	datac => \tL|Data|ALU|Mux22~0_combout\,
	datad => \tL|Data|ALU|Mux22~9_combout\,
	combout => \tL|Data|RegFile|regs[31][9]~3_combout\);

-- Location: LCCOMB_X37_Y17_N2
\tL|Data|RegLow|output[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegLow|output[9]~feeder_combout\ = \tL|Data|RegFile|regs[31][9]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][9]~3_combout\,
	combout => \tL|Data|RegLow|output[9]~feeder_combout\);

-- Location: FF_X37_Y17_N3
\tL|Data|RegLow|output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegLow|output[9]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(9));

-- Location: LCCOMB_X34_Y14_N26
\tL|Data|ALU|Mux55~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux55~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~46_combout\))) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- (\tL|Data|ALU|Mult0|auto_generated|op_1~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output[19]~1_combout\,
	datab => \tL|Data|ALU|Mult0|auto_generated|op_1~46_combout\,
	datac => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|op_1~46_combout\,
	combout => \tL|Data|ALU|Mux55~0_combout\);

-- Location: FF_X34_Y14_N27
\tL|Data|RegHigh|output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux55~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(9));

-- Location: FF_X41_Y16_N31
\tL|Data|MemDataReg|output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[9]~19_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(9));

-- Location: LCCOMB_X37_Y17_N22
\tL|Data|MemtoRegMux|output[9]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[9]~13_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|MemDataReg|output\(9)) # ((\tL|Data|ALUMux|Equal1~0_combout\)))) # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & (((!\tL|Data|ALUMux|Equal1~0_combout\ & 
-- \tL|Data|RegFile|regs[31][9]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datab => \tL|Data|MemDataReg|output\(9),
	datac => \tL|Data|ALUMux|Equal1~0_combout\,
	datad => \tL|Data|RegFile|regs[31][9]~3_combout\,
	combout => \tL|Data|MemtoRegMux|output[9]~13_combout\);

-- Location: LCCOMB_X37_Y20_N22
\tL|Data|MemtoRegMux|output[9]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[9]~14_combout\ = (\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|MemtoRegMux|output[9]~13_combout\ & (\tL|Data|RegLow|output\(9))) # (!\tL|Data|MemtoRegMux|output[9]~13_combout\ & ((\tL|Data|RegHigh|output\(9)))))) # 
-- (!\tL|Data|ALUMux|Equal1~0_combout\ & (((\tL|Data|MemtoRegMux|output[9]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegLow|output\(9),
	datab => \tL|Data|RegHigh|output\(9),
	datac => \tL|Data|ALUMux|Equal1~0_combout\,
	datad => \tL|Data|MemtoRegMux|output[9]~13_combout\,
	combout => \tL|Data|MemtoRegMux|output[9]~14_combout\);

-- Location: FF_X36_Y20_N11
\tL|Data|RegFile|regs[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[9]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][9]~q\);

-- Location: LCCOMB_X36_Y20_N16
\tL|Data|RegFile|Mux54~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux54~19_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|regs[13][9]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[12][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[12][9]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[13][9]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux54~19_combout\);

-- Location: LCCOMB_X37_Y20_N24
\tL|Data|RegFile|Mux54~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux54~20_combout\ = (\tL|Data|RegFile|Mux54~19_combout\ & (((\tL|Data|RegFile|regs[15][9]~q\)) # (!\tL|Data|InstReg|out20_to_16\(1)))) # (!\tL|Data|RegFile|Mux54~19_combout\ & (\tL|Data|InstReg|out20_to_16\(1) & 
-- (\tL|Data|RegFile|regs[14][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux54~19_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[14][9]~q\,
	datad => \tL|Data|RegFile|regs[15][9]~q\,
	combout => \tL|Data|RegFile|Mux54~20_combout\);

-- Location: LCCOMB_X52_Y19_N26
\tL|Data|RegFile|Mux54~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux54~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & (((\tL|Data|RegFile|rd_data1[17]~6_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & ((\tL|Data|RegFile|rd_data1[17]~6_combout\ & 
-- ((\tL|Data|RegFile|regs[2][9]~q\))) # (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & (\tL|Data|RegFile|regs[1][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datab => \tL|Data|RegFile|regs[1][9]~q\,
	datac => \tL|Data|RegFile|regs[2][9]~q\,
	datad => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	combout => \tL|Data|RegFile|Mux54~16_combout\);

-- Location: LCCOMB_X50_Y20_N20
\tL|Data|RegFile|Mux54~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux54~14_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|regs[5][9]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[4][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[4][9]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[5][9]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux54~14_combout\);

-- Location: LCCOMB_X49_Y20_N18
\tL|Data|RegFile|Mux54~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux54~15_combout\ = (\tL|Data|RegFile|Mux54~14_combout\ & (((\tL|Data|RegFile|regs[7][9]~q\)) # (!\tL|Data|InstReg|out20_to_16\(1)))) # (!\tL|Data|RegFile|Mux54~14_combout\ & (\tL|Data|InstReg|out20_to_16\(1) & 
-- (\tL|Data|RegFile|regs[6][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux54~14_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[6][9]~q\,
	datad => \tL|Data|RegFile|regs[7][9]~q\,
	combout => \tL|Data|RegFile|Mux54~15_combout\);

-- Location: LCCOMB_X52_Y19_N22
\tL|Data|RegFile|Mux54~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux54~17_combout\ = (\tL|Data|RegFile|Mux54~16_combout\ & (((\tL|Data|RegFile|regs[3][9]~q\) # (!\tL|Data|RegFile|rd_data1[17]~2_combout\)))) # (!\tL|Data|RegFile|Mux54~16_combout\ & (\tL|Data|RegFile|Mux54~15_combout\ & 
-- ((\tL|Data|RegFile|rd_data1[17]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux54~16_combout\,
	datab => \tL|Data|RegFile|Mux54~15_combout\,
	datac => \tL|Data|RegFile|regs[3][9]~q\,
	datad => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	combout => \tL|Data|RegFile|Mux54~17_combout\);

-- Location: LCCOMB_X39_Y25_N16
\tL|Data|RegFile|Mux54~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux54~12_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|regs[10][9]~q\) # (\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[8][9]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|regs[8][9]~q\,
	datac => \tL|Data|RegFile|regs[10][9]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux54~12_combout\);

-- Location: LCCOMB_X40_Y22_N14
\tL|Data|RegFile|Mux54~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux54~13_combout\ = (\tL|Data|RegFile|Mux54~12_combout\ & ((\tL|Data|RegFile|regs[11][9]~q\) # ((!\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|RegFile|Mux54~12_combout\ & (((\tL|Data|RegFile|regs[9][9]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux54~12_combout\,
	datab => \tL|Data|RegFile|regs[11][9]~q\,
	datac => \tL|Data|RegFile|regs[9][9]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux54~13_combout\);

-- Location: LCCOMB_X45_Y23_N12
\tL|Data|RegFile|Mux54~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux54~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~4_combout\ & (((\tL|Data|RegFile|Mux54~13_combout\) # (\tL|Data|RegFile|rd_data1[17]~5_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & (\tL|Data|RegFile|Mux54~17_combout\ & 
-- ((!\tL|Data|RegFile|rd_data1[17]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux54~17_combout\,
	datab => \tL|Data|RegFile|Mux54~13_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	combout => \tL|Data|RegFile|Mux54~18_combout\);

-- Location: LCCOMB_X35_Y19_N14
\tL|Data|RegFile|Mux54~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux54~9_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|InstReg|out20_to_16\(2))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[23][9]~q\)) # (!\tL|Data|InstReg|out20_to_16\(2) 
-- & ((\tL|Data|RegFile|regs[19][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[23][9]~q\,
	datad => \tL|Data|RegFile|regs[19][9]~q\,
	combout => \tL|Data|RegFile|Mux54~9_combout\);

-- Location: LCCOMB_X40_Y19_N18
\tL|Data|RegFile|Mux54~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux54~10_combout\ = (\tL|Data|RegFile|Mux54~9_combout\ & ((\tL|Data|RegFile|regs[31][9]~q\) # ((!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux54~9_combout\ & (((\tL|Data|RegFile|regs[27][9]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux54~9_combout\,
	datab => \tL|Data|RegFile|regs[31][9]~q\,
	datac => \tL|Data|RegFile|regs[27][9]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux54~10_combout\);

-- Location: LCCOMB_X42_Y23_N4
\tL|Data|RegFile|Mux54~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux54~2_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|regs[22][9]~q\) # (\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[18][9]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|regs[18][9]~q\,
	datac => \tL|Data|RegFile|regs[22][9]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux54~2_combout\);

-- Location: LCCOMB_X38_Y25_N10
\tL|Data|RegFile|Mux54~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux54~3_combout\ = (\tL|Data|RegFile|Mux54~2_combout\ & (((\tL|Data|RegFile|regs[30][9]~q\)) # (!\tL|Data|InstReg|out20_to_16\(3)))) # (!\tL|Data|RegFile|Mux54~2_combout\ & (\tL|Data|InstReg|out20_to_16\(3) & 
-- ((\tL|Data|RegFile|regs[26][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux54~2_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[30][9]~q\,
	datad => \tL|Data|RegFile|regs[26][9]~q\,
	combout => \tL|Data|RegFile|Mux54~3_combout\);

-- Location: LCCOMB_X36_Y21_N14
\tL|Data|RegFile|Mux54~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux54~4_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|InstReg|out20_to_16\(3))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[25][9]~q\)) # (!\tL|Data|InstReg|out20_to_16\(3) 
-- & ((\tL|Data|RegFile|regs[17][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[25][9]~q\,
	datad => \tL|Data|RegFile|regs[17][9]~q\,
	combout => \tL|Data|RegFile|Mux54~4_combout\);

-- Location: LCCOMB_X40_Y21_N0
\tL|Data|RegFile|Mux54~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux54~5_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|Mux54~4_combout\ & (\tL|Data|RegFile|regs[29][9]~q\)) # (!\tL|Data|RegFile|Mux54~4_combout\ & ((\tL|Data|RegFile|regs[21][9]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|Mux54~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|regs[29][9]~q\,
	datac => \tL|Data|RegFile|regs[21][9]~q\,
	datad => \tL|Data|RegFile|Mux54~4_combout\,
	combout => \tL|Data|RegFile|Mux54~5_combout\);

-- Location: LCCOMB_X38_Y21_N12
\tL|Data|RegFile|Mux54~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux54~6_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|InstReg|out20_to_16\(3))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[24][9]~q\)) # (!\tL|Data|InstReg|out20_to_16\(3) 
-- & ((\tL|Data|RegFile|regs[16][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[24][9]~q\,
	datad => \tL|Data|RegFile|regs[16][9]~q\,
	combout => \tL|Data|RegFile|Mux54~6_combout\);

-- Location: LCCOMB_X37_Y21_N24
\tL|Data|RegFile|Mux54~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux54~7_combout\ = (\tL|Data|RegFile|Mux54~6_combout\ & ((\tL|Data|RegFile|regs[28][9]~q\) # ((!\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|RegFile|Mux54~6_combout\ & (((\tL|Data|RegFile|regs[20][9]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[28][9]~q\,
	datab => \tL|Data|RegFile|Mux54~6_combout\,
	datac => \tL|Data|RegFile|regs[20][9]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux54~7_combout\);

-- Location: LCCOMB_X37_Y21_N20
\tL|Data|RegFile|Mux54~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux54~8_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1)) # ((\tL|Data|RegFile|Mux54~5_combout\)))) # (!\tL|Data|InstReg|out20_to_16\(0) & (!\tL|Data|InstReg|out20_to_16\(1) & 
-- ((\tL|Data|RegFile|Mux54~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|Mux54~5_combout\,
	datad => \tL|Data|RegFile|Mux54~7_combout\,
	combout => \tL|Data|RegFile|Mux54~8_combout\);

-- Location: LCCOMB_X40_Y23_N28
\tL|Data|RegFile|Mux54~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux54~11_combout\ = (\tL|Data|RegFile|Mux54~8_combout\ & ((\tL|Data|RegFile|Mux54~10_combout\) # ((!\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|RegFile|Mux54~8_combout\ & (((\tL|Data|RegFile|Mux54~3_combout\ & 
-- \tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux54~10_combout\,
	datab => \tL|Data|RegFile|Mux54~3_combout\,
	datac => \tL|Data|RegFile|Mux54~8_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux54~11_combout\);

-- Location: LCCOMB_X41_Y20_N16
\tL|Data|RegFile|Mux54~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux54~21_combout\ = (\tL|Data|RegFile|Mux54~18_combout\ & ((\tL|Data|RegFile|Mux54~20_combout\) # ((!\tL|Data|RegFile|rd_data1[17]~5_combout\)))) # (!\tL|Data|RegFile|Mux54~18_combout\ & (((\tL|Data|RegFile|rd_data1[17]~5_combout\ & 
-- \tL|Data|RegFile|Mux54~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux54~20_combout\,
	datab => \tL|Data|RegFile|Mux54~18_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datad => \tL|Data|RegFile|Mux54~11_combout\,
	combout => \tL|Data|RegFile|Mux54~21_combout\);

-- Location: LCCOMB_X40_Y17_N26
\tL|Data|RegFile|Mux54~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux54~22_combout\ = (\tL|Data|RegFile|Mux54~21_combout\ & ((\tL|Data|InstReg|out20_to_16\(2)) # ((\tL|Data|InstReg|out20_to_16\(0)) # (\tL|Data|RegFile|rd_data1[17]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	datad => \tL|Data|RegFile|Mux54~21_combout\,
	combout => \tL|Data|RegFile|Mux54~22_combout\);

-- Location: FF_X40_Y17_N27
\tL|Data|RegFile|rd_data1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux54~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(9));

-- Location: FF_X32_Y16_N31
\tL|Data|RegB|output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|RegFile|rd_data1\(9),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(9));

-- Location: IOIBUF_X56_Y54_N1
\input[8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(8),
	o => \input[8]~input_o\);

-- Location: FF_X47_Y42_N7
\tL|Data|Mem|InputPort0|output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \input[8]~input_o\,
	sload => VCC,
	ena => \ALT_INV_button0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|InputPort0|output\(8));

-- Location: FF_X47_Y42_N9
\tL|Data|Mem|InputPort1|output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \input[8]~input_o\,
	sload => VCC,
	ena => \ALT_INV_button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|InputPort1|output\(8));

-- Location: LCCOMB_X47_Y42_N8
\tL|Data|Mem|dataOut[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[8]~14_combout\ = (\tL|Data|Mem|InputPort0|output\(8) & ((\tL|Data|Mem|Equal0~10_combout\) # ((\tL|Data|Mem|dataOut[9]~0_combout\ & \tL|Data|Mem|InputPort1|output\(8))))) # (!\tL|Data|Mem|InputPort0|output\(8) & 
-- (\tL|Data|Mem|dataOut[9]~0_combout\ & (\tL|Data|Mem|InputPort1|output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|InputPort0|output\(8),
	datab => \tL|Data|Mem|dataOut[9]~0_combout\,
	datac => \tL|Data|Mem|InputPort1|output\(8),
	datad => \tL|Data|Mem|Equal0~10_combout\,
	combout => \tL|Data|Mem|dataOut[8]~14_combout\);

-- Location: LCCOMB_X41_Y16_N28
\tL|Data|Mem|dataOut[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[2]~2_combout\ = (\tL|Data|Mem|process_0~2_combout\) # ((\tL|Data|Mem|process_0~5_combout\) # (\tL|Data|Mem|process_0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|Mem|process_0~2_combout\,
	datac => \tL|Data|Mem|process_0~5_combout\,
	datad => \tL|Data|Mem|process_0~10_combout\,
	combout => \tL|Data|Mem|dataOut[2]~2_combout\);

-- Location: LCCOMB_X41_Y15_N30
\tL|Data|Mem|dataOut[8]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[8]~15_combout\ = (\tL|Data|Mem|dataOut[8]~14_combout\) # ((\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(8) & (\tL|Data|Mem|SIG_outPort_en~0_combout\ & \tL|Data|Mem|dataOut[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(8),
	datab => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	datac => \tL|Data|Mem|dataOut[8]~14_combout\,
	datad => \tL|Data|Mem|dataOut[2]~2_combout\,
	combout => \tL|Data|Mem|dataOut[8]~15_combout\);

-- Location: FF_X41_Y15_N31
\tL|Data|MemDataReg|output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[8]~15_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(8));

-- Location: LCCOMB_X46_Y15_N0
\tL|Data|RegLow|output[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegLow|output[8]~feeder_combout\ = \tL|Data|RegFile|regs[31][8]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][8]~4_combout\,
	combout => \tL|Data|RegLow|output[8]~feeder_combout\);

-- Location: FF_X46_Y15_N1
\tL|Data|RegLow|output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegLow|output[8]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(8));

-- Location: LCCOMB_X34_Y14_N30
\tL|Data|ALU|Mux56~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux56~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~44_combout\))) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- (\tL|Data|ALU|Mult0|auto_generated|op_1~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output[19]~1_combout\,
	datab => \tL|Data|ALU|Mult0|auto_generated|op_1~44_combout\,
	datac => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|op_1~44_combout\,
	combout => \tL|Data|ALU|Mux56~0_combout\);

-- Location: FF_X34_Y14_N31
\tL|Data|RegHigh|output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux56~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(8));

-- Location: LCCOMB_X37_Y15_N20
\tL|Data|MemtoRegMux|output[8]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[8]~9_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & (\tL|Data|ALUMux|Equal1~0_combout\)) # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|RegHigh|output\(8)))) # 
-- (!\tL|Data|ALUMux|Equal1~0_combout\ & (\tL|Data|RegFile|regs[31][8]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datab => \tL|Data|ALUMux|Equal1~0_combout\,
	datac => \tL|Data|RegFile|regs[31][8]~4_combout\,
	datad => \tL|Data|RegHigh|output\(8),
	combout => \tL|Data|MemtoRegMux|output[8]~9_combout\);

-- Location: LCCOMB_X37_Y15_N14
\tL|Data|MemtoRegMux|output[8]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[8]~10_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|MemtoRegMux|output[8]~9_combout\ & ((\tL|Data|RegLow|output\(8)))) # (!\tL|Data|MemtoRegMux|output[8]~9_combout\ & (\tL|Data|MemDataReg|output\(8))))) # 
-- (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & (((\tL|Data|MemtoRegMux|output[8]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datab => \tL|Data|MemDataReg|output\(8),
	datac => \tL|Data|RegLow|output\(8),
	datad => \tL|Data|MemtoRegMux|output[8]~9_combout\,
	combout => \tL|Data|MemtoRegMux|output[8]~10_combout\);

-- Location: FF_X36_Y20_N25
\tL|Data|RegFile|regs[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[8]~10_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][8]~q\);

-- Location: LCCOMB_X36_Y24_N16
\tL|Data|RegFile|Mux55~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux55~19_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|regs[14][8]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[12][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[12][8]~q\,
	datac => \tL|Data|RegFile|regs[14][8]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux55~19_combout\);

-- Location: LCCOMB_X36_Y20_N26
\tL|Data|RegFile|Mux55~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux55~20_combout\ = (\tL|Data|RegFile|Mux55~19_combout\ & (((\tL|Data|RegFile|regs[15][8]~q\)) # (!\tL|Data|InstReg|out20_to_16\(0)))) # (!\tL|Data|RegFile|Mux55~19_combout\ & (\tL|Data|InstReg|out20_to_16\(0) & 
-- (\tL|Data|RegFile|regs[13][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux55~19_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[13][8]~q\,
	datad => \tL|Data|RegFile|regs[15][8]~q\,
	combout => \tL|Data|RegFile|Mux55~20_combout\);

-- Location: LCCOMB_X38_Y21_N16
\tL|Data|RegFile|Mux55~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux55~8_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|InstReg|out20_to_16\(3))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[24][8]~q\)) # (!\tL|Data|InstReg|out20_to_16\(3) 
-- & ((\tL|Data|RegFile|regs[16][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[24][8]~q\,
	datad => \tL|Data|RegFile|regs[16][8]~q\,
	combout => \tL|Data|RegFile|Mux55~8_combout\);

-- Location: LCCOMB_X37_Y21_N16
\tL|Data|RegFile|Mux55~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux55~9_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|Mux55~8_combout\ & (\tL|Data|RegFile|regs[28][8]~q\)) # (!\tL|Data|RegFile|Mux55~8_combout\ & ((\tL|Data|RegFile|regs[20][8]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|Mux55~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|regs[28][8]~q\,
	datac => \tL|Data|RegFile|regs[20][8]~q\,
	datad => \tL|Data|RegFile|Mux55~8_combout\,
	combout => \tL|Data|RegFile|Mux55~9_combout\);

-- Location: LCCOMB_X42_Y23_N20
\tL|Data|RegFile|Mux55~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux55~6_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|InstReg|out20_to_16\(2))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[22][8]~q\)) # (!\tL|Data|InstReg|out20_to_16\(2) 
-- & ((\tL|Data|RegFile|regs[18][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[22][8]~q\,
	datad => \tL|Data|RegFile|regs[18][8]~q\,
	combout => \tL|Data|RegFile|Mux55~6_combout\);

-- Location: LCCOMB_X38_Y23_N12
\tL|Data|RegFile|Mux55~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux55~7_combout\ = (\tL|Data|RegFile|Mux55~6_combout\ & (((\tL|Data|RegFile|regs[30][8]~q\)) # (!\tL|Data|InstReg|out20_to_16\(3)))) # (!\tL|Data|RegFile|Mux55~6_combout\ & (\tL|Data|InstReg|out20_to_16\(3) & 
-- (\tL|Data|RegFile|regs[26][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux55~6_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[26][8]~q\,
	datad => \tL|Data|RegFile|regs[30][8]~q\,
	combout => \tL|Data|RegFile|Mux55~7_combout\);

-- Location: LCCOMB_X38_Y23_N0
\tL|Data|RegFile|Mux55~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux55~10_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|InstReg|out20_to_16\(0)) # (\tL|Data|RegFile|Mux55~7_combout\)))) # (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|Mux55~9_combout\ & 
-- (!\tL|Data|InstReg|out20_to_16\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux55~9_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|InstReg|out20_to_16\(0),
	datad => \tL|Data|RegFile|Mux55~7_combout\,
	combout => \tL|Data|RegFile|Mux55~10_combout\);

-- Location: LCCOMB_X37_Y19_N12
\tL|Data|RegFile|Mux55~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux55~4_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[25][8]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[17][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|regs[17][8]~q\,
	datac => \tL|Data|RegFile|regs[25][8]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux55~4_combout\);

-- Location: LCCOMB_X38_Y19_N8
\tL|Data|RegFile|Mux55~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux55~5_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|Mux55~4_combout\ & (\tL|Data|RegFile|regs[29][8]~q\)) # (!\tL|Data|RegFile|Mux55~4_combout\ & ((\tL|Data|RegFile|regs[21][8]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|Mux55~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[29][8]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[21][8]~q\,
	datad => \tL|Data|RegFile|Mux55~4_combout\,
	combout => \tL|Data|RegFile|Mux55~5_combout\);

-- Location: LCCOMB_X47_Y23_N28
\tL|Data|RegFile|Mux55~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux55~11_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|regs[23][8]~q\) # (\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[19][8]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[19][8]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[23][8]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux55~11_combout\);

-- Location: LCCOMB_X40_Y19_N22
\tL|Data|RegFile|Mux55~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux55~12_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|Mux55~11_combout\ & ((\tL|Data|RegFile|regs[31][8]~q\))) # (!\tL|Data|RegFile|Mux55~11_combout\ & (\tL|Data|RegFile|regs[27][8]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|Mux55~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|RegFile|Mux55~11_combout\,
	datac => \tL|Data|RegFile|regs[27][8]~q\,
	datad => \tL|Data|RegFile|regs[31][8]~q\,
	combout => \tL|Data|RegFile|Mux55~12_combout\);

-- Location: LCCOMB_X39_Y19_N26
\tL|Data|RegFile|Mux55~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux55~13_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux55~10_combout\ & ((\tL|Data|RegFile|Mux55~12_combout\))) # (!\tL|Data|RegFile|Mux55~10_combout\ & (\tL|Data|RegFile|Mux55~5_combout\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|Mux55~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|Mux55~10_combout\,
	datac => \tL|Data|RegFile|Mux55~5_combout\,
	datad => \tL|Data|RegFile|Mux55~12_combout\,
	combout => \tL|Data|RegFile|Mux55~13_combout\);

-- Location: LCCOMB_X51_Y20_N28
\tL|Data|RegFile|Mux55~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux55~14_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0)) # ((\tL|Data|RegFile|regs[6][8]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(1) & (!\tL|Data|InstReg|out20_to_16\(0) & 
-- ((\tL|Data|RegFile|regs[4][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[6][8]~q\,
	datad => \tL|Data|RegFile|regs[4][8]~q\,
	combout => \tL|Data|RegFile|Mux55~14_combout\);

-- Location: LCCOMB_X50_Y20_N8
\tL|Data|RegFile|Mux55~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux55~15_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux55~14_combout\ & ((\tL|Data|RegFile|regs[7][8]~q\))) # (!\tL|Data|RegFile|Mux55~14_combout\ & (\tL|Data|RegFile|regs[5][8]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|Mux55~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|Mux55~14_combout\,
	datac => \tL|Data|RegFile|regs[5][8]~q\,
	datad => \tL|Data|RegFile|regs[7][8]~q\,
	combout => \tL|Data|RegFile|Mux55~15_combout\);

-- Location: LCCOMB_X52_Y19_N4
\tL|Data|RegFile|Mux55~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux55~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & ((\tL|Data|RegFile|Mux55~15_combout\) # ((\tL|Data|RegFile|rd_data1[17]~6_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & (((\tL|Data|RegFile|regs[1][8]~q\ & 
-- !\tL|Data|RegFile|rd_data1[17]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datab => \tL|Data|RegFile|Mux55~15_combout\,
	datac => \tL|Data|RegFile|regs[1][8]~q\,
	datad => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	combout => \tL|Data|RegFile|Mux55~16_combout\);

-- Location: LCCOMB_X50_Y19_N20
\tL|Data|RegFile|Mux55~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux55~17_combout\ = (\tL|Data|RegFile|rd_data1[17]~6_combout\ & ((\tL|Data|RegFile|Mux55~16_combout\ & ((\tL|Data|RegFile|regs[3][8]~q\))) # (!\tL|Data|RegFile|Mux55~16_combout\ & (\tL|Data|RegFile|regs[2][8]~q\)))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & (\tL|Data|RegFile|Mux55~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	datab => \tL|Data|RegFile|Mux55~16_combout\,
	datac => \tL|Data|RegFile|regs[2][8]~q\,
	datad => \tL|Data|RegFile|regs[3][8]~q\,
	combout => \tL|Data|RegFile|Mux55~17_combout\);

-- Location: LCCOMB_X40_Y18_N24
\tL|Data|RegFile|Mux55~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux55~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~5_combout\ & ((\tL|Data|RegFile|Mux55~13_combout\) # ((\tL|Data|RegFile|rd_data1[17]~4_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~5_combout\ & 
-- (((!\tL|Data|RegFile|rd_data1[17]~4_combout\ & \tL|Data|RegFile|Mux55~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datab => \tL|Data|RegFile|Mux55~13_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datad => \tL|Data|RegFile|Mux55~17_combout\,
	combout => \tL|Data|RegFile|Mux55~18_combout\);

-- Location: LCCOMB_X40_Y22_N24
\tL|Data|RegFile|Mux55~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux55~2_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1)) # ((\tL|Data|RegFile|regs[9][8]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(0) & (!\tL|Data|InstReg|out20_to_16\(1) & 
-- ((\tL|Data|RegFile|regs[8][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[9][8]~q\,
	datad => \tL|Data|RegFile|regs[8][8]~q\,
	combout => \tL|Data|RegFile|Mux55~2_combout\);

-- Location: LCCOMB_X38_Y18_N0
\tL|Data|RegFile|Mux55~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux55~3_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux55~2_combout\ & (\tL|Data|RegFile|regs[11][8]~q\)) # (!\tL|Data|RegFile|Mux55~2_combout\ & ((\tL|Data|RegFile|regs[10][8]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|Mux55~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|regs[11][8]~q\,
	datac => \tL|Data|RegFile|regs[10][8]~q\,
	datad => \tL|Data|RegFile|Mux55~2_combout\,
	combout => \tL|Data|RegFile|Mux55~3_combout\);

-- Location: LCCOMB_X39_Y18_N10
\tL|Data|RegFile|Mux55~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux55~21_combout\ = (\tL|Data|RegFile|Mux55~18_combout\ & ((\tL|Data|RegFile|Mux55~20_combout\) # ((!\tL|Data|RegFile|rd_data1[17]~4_combout\)))) # (!\tL|Data|RegFile|Mux55~18_combout\ & (((\tL|Data|RegFile|Mux55~3_combout\ & 
-- \tL|Data|RegFile|rd_data1[17]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux55~20_combout\,
	datab => \tL|Data|RegFile|Mux55~18_combout\,
	datac => \tL|Data|RegFile|Mux55~3_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	combout => \tL|Data|RegFile|Mux55~21_combout\);

-- Location: LCCOMB_X40_Y17_N6
\tL|Data|RegFile|Mux55~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux55~22_combout\ = (\tL|Data|RegFile|Mux55~21_combout\ & ((\tL|Data|InstReg|out20_to_16\(2)) # ((\tL|Data|InstReg|out20_to_16\(0)) # (\tL|Data|RegFile|rd_data1[17]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	datad => \tL|Data|RegFile|Mux55~21_combout\,
	combout => \tL|Data|RegFile|Mux55~22_combout\);

-- Location: FF_X40_Y17_N7
\tL|Data|RegFile|rd_data1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux55~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(8));

-- Location: LCCOMB_X41_Y15_N0
\tL|Data|RegBMux|output[8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[8]~20_combout\ = (\tL|Control|WideOr3~combout\ & (\tL|Data|InstReg|out15_to_0\(6))) # (!\tL|Control|WideOr3~combout\ & ((\tL|Data|InstReg|out15_to_0\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Control|WideOr3~combout\,
	combout => \tL|Data|RegBMux|output[8]~20_combout\);

-- Location: LCCOMB_X41_Y15_N10
\tL|Data|RegBMux|output[8]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[8]~21_combout\ = (\tL|Control|WideOr2~4_combout\ & (!\tL|Control|WideOr3~combout\ & (\tL|Data|RegFile|rd_data1\(8)))) # (!\tL|Control|WideOr2~4_combout\ & (((\tL|Data|RegBMux|output[8]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr3~combout\,
	datab => \tL|Data|RegFile|rd_data1\(8),
	datac => \tL|Control|WideOr2~4_combout\,
	datad => \tL|Data|RegBMux|output[8]~20_combout\,
	combout => \tL|Data|RegBMux|output[8]~21_combout\);

-- Location: LCCOMB_X46_Y15_N6
\tL|Data|ALU|Mux57~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux57~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~42_combout\)) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- ((\tL|Data|ALU|Mult0|auto_generated|op_1~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output[19]~1_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Mult1|auto_generated|op_1~42_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|op_1~42_combout\,
	combout => \tL|Data|ALU|Mux57~0_combout\);

-- Location: FF_X46_Y15_N7
\tL|Data|RegHigh|output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux57~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(7));

-- Location: LCCOMB_X42_Y19_N14
\tL|Data|RegLow|output[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegLow|output[7]~feeder_combout\ = \tL|Data|RegFile|regs[31][7]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][7]~5_combout\,
	combout => \tL|Data|RegLow|output[7]~feeder_combout\);

-- Location: FF_X42_Y19_N15
\tL|Data|RegLow|output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegLow|output[7]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(7));

-- Location: FF_X40_Y15_N5
\tL|Data|MemDataReg|output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[7]~9_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(7));

-- Location: LCCOMB_X42_Y19_N28
\tL|Data|MemtoRegMux|output[7]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[7]~7_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|ALUMux|Equal1~0_combout\) # ((\tL|Data|MemDataReg|output\(7))))) # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & (!\tL|Data|ALUMux|Equal1~0_combout\ & 
-- ((\tL|Data|RegFile|regs[31][7]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datab => \tL|Data|ALUMux|Equal1~0_combout\,
	datac => \tL|Data|MemDataReg|output\(7),
	datad => \tL|Data|RegFile|regs[31][7]~5_combout\,
	combout => \tL|Data|MemtoRegMux|output[7]~7_combout\);

-- Location: LCCOMB_X42_Y19_N24
\tL|Data|MemtoRegMux|output[7]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[7]~8_combout\ = (\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|MemtoRegMux|output[7]~7_combout\ & ((\tL|Data|RegLow|output\(7)))) # (!\tL|Data|MemtoRegMux|output[7]~7_combout\ & (\tL|Data|RegHigh|output\(7))))) # 
-- (!\tL|Data|ALUMux|Equal1~0_combout\ & (((\tL|Data|MemtoRegMux|output[7]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output\(7),
	datab => \tL|Data|RegLow|output\(7),
	datac => \tL|Data|ALUMux|Equal1~0_combout\,
	datad => \tL|Data|MemtoRegMux|output[7]~7_combout\,
	combout => \tL|Data|MemtoRegMux|output[7]~8_combout\);

-- Location: FF_X42_Y19_N25
\tL|Data|RegFile|regs[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[7]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][7]~q\);

-- Location: LCCOMB_X37_Y24_N4
\tL|Data|RegFile|Mux56~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux56~19_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|regs[13][7]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[12][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[12][7]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[13][7]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux56~19_combout\);

-- Location: LCCOMB_X44_Y22_N6
\tL|Data|RegFile|Mux56~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux56~20_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux56~19_combout\ & (\tL|Data|RegFile|regs[15][7]~q\)) # (!\tL|Data|RegFile|Mux56~19_combout\ & ((\tL|Data|RegFile|regs[14][7]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|Mux56~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[15][7]~q\,
	datab => \tL|Data|RegFile|regs[14][7]~q\,
	datac => \tL|Data|InstReg|out20_to_16\(1),
	datad => \tL|Data|RegFile|Mux56~19_combout\,
	combout => \tL|Data|RegFile|Mux56~20_combout\);

-- Location: LCCOMB_X39_Y25_N4
\tL|Data|RegFile|Mux56~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux56~12_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|regs[10][7]~q\) # (\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[8][7]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|regs[8][7]~q\,
	datac => \tL|Data|RegFile|regs[10][7]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux56~12_combout\);

-- Location: LCCOMB_X45_Y22_N28
\tL|Data|RegFile|Mux56~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux56~13_combout\ = (\tL|Data|RegFile|Mux56~12_combout\ & ((\tL|Data|RegFile|regs[11][7]~q\) # ((!\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|RegFile|Mux56~12_combout\ & (((\tL|Data|RegFile|regs[9][7]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux56~12_combout\,
	datab => \tL|Data|RegFile|regs[11][7]~q\,
	datac => \tL|Data|RegFile|regs[9][7]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux56~13_combout\);

-- Location: LCCOMB_X50_Y21_N24
\tL|Data|RegFile|Mux56~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux56~14_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|regs[5][7]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[4][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|regs[4][7]~q\,
	datac => \tL|Data|RegFile|regs[5][7]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux56~14_combout\);

-- Location: LCCOMB_X49_Y20_N26
\tL|Data|RegFile|Mux56~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux56~15_combout\ = (\tL|Data|RegFile|Mux56~14_combout\ & ((\tL|Data|RegFile|regs[7][7]~q\) # ((!\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|RegFile|Mux56~14_combout\ & (((\tL|Data|RegFile|regs[6][7]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux56~14_combout\,
	datab => \tL|Data|RegFile|regs[7][7]~q\,
	datac => \tL|Data|RegFile|regs[6][7]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux56~15_combout\);

-- Location: LCCOMB_X52_Y19_N28
\tL|Data|RegFile|Mux56~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux56~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~6_combout\ & (((\tL|Data|RegFile|regs[2][7]~q\) # (\tL|Data|RegFile|rd_data1[17]~2_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & (\tL|Data|RegFile|regs[1][7]~q\ & 
-- ((!\tL|Data|RegFile|rd_data1[17]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[1][7]~q\,
	datab => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	datac => \tL|Data|RegFile|regs[2][7]~q\,
	datad => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	combout => \tL|Data|RegFile|Mux56~16_combout\);

-- Location: LCCOMB_X52_Y19_N24
\tL|Data|RegFile|Mux56~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux56~17_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & ((\tL|Data|RegFile|Mux56~16_combout\ & (\tL|Data|RegFile|regs[3][7]~q\)) # (!\tL|Data|RegFile|Mux56~16_combout\ & ((\tL|Data|RegFile|Mux56~15_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & (((\tL|Data|RegFile|Mux56~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datab => \tL|Data|RegFile|regs[3][7]~q\,
	datac => \tL|Data|RegFile|Mux56~15_combout\,
	datad => \tL|Data|RegFile|Mux56~16_combout\,
	combout => \tL|Data|RegFile|Mux56~17_combout\);

-- Location: LCCOMB_X45_Y23_N26
\tL|Data|RegFile|Mux56~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux56~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~4_combout\ & ((\tL|Data|RegFile|rd_data1[17]~5_combout\) # ((\tL|Data|RegFile|Mux56~13_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & 
-- (!\tL|Data|RegFile|rd_data1[17]~5_combout\ & ((\tL|Data|RegFile|Mux56~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datac => \tL|Data|RegFile|Mux56~13_combout\,
	datad => \tL|Data|RegFile|Mux56~17_combout\,
	combout => \tL|Data|RegFile|Mux56~18_combout\);

-- Location: LCCOMB_X35_Y21_N22
\tL|Data|RegFile|Mux56~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux56~9_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3)) # ((\tL|Data|RegFile|regs[23][7]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(2) & (!\tL|Data|InstReg|out20_to_16\(3) & 
-- ((\tL|Data|RegFile|regs[19][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[23][7]~q\,
	datad => \tL|Data|RegFile|regs[19][7]~q\,
	combout => \tL|Data|RegFile|Mux56~9_combout\);

-- Location: LCCOMB_X34_Y21_N12
\tL|Data|RegFile|Mux56~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux56~10_combout\ = (\tL|Data|RegFile|Mux56~9_combout\ & (((\tL|Data|RegFile|regs[31][7]~q\) # (!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux56~9_combout\ & (\tL|Data|RegFile|regs[27][7]~q\ & 
-- ((\tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[27][7]~q\,
	datab => \tL|Data|RegFile|Mux56~9_combout\,
	datac => \tL|Data|RegFile|regs[31][7]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux56~10_combout\);

-- Location: LCCOMB_X42_Y23_N12
\tL|Data|RegFile|Mux56~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux56~2_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3)) # ((\tL|Data|RegFile|regs[22][7]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(2) & (!\tL|Data|InstReg|out20_to_16\(3) & 
-- ((\tL|Data|RegFile|regs[18][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[22][7]~q\,
	datad => \tL|Data|RegFile|regs[18][7]~q\,
	combout => \tL|Data|RegFile|Mux56~2_combout\);

-- Location: LCCOMB_X38_Y23_N26
\tL|Data|RegFile|Mux56~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux56~3_combout\ = (\tL|Data|RegFile|Mux56~2_combout\ & (((\tL|Data|RegFile|regs[30][7]~q\) # (!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux56~2_combout\ & (\tL|Data|RegFile|regs[26][7]~q\ & 
-- ((\tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[26][7]~q\,
	datab => \tL|Data|RegFile|Mux56~2_combout\,
	datac => \tL|Data|RegFile|regs[30][7]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux56~3_combout\);

-- Location: LCCOMB_X37_Y19_N24
\tL|Data|RegFile|Mux56~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux56~4_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|InstReg|out20_to_16\(3))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[25][7]~q\)) # (!\tL|Data|InstReg|out20_to_16\(3) 
-- & ((\tL|Data|RegFile|regs[17][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[25][7]~q\,
	datad => \tL|Data|RegFile|regs[17][7]~q\,
	combout => \tL|Data|RegFile|Mux56~4_combout\);

-- Location: LCCOMB_X38_Y19_N12
\tL|Data|RegFile|Mux56~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux56~5_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|Mux56~4_combout\ & (\tL|Data|RegFile|regs[29][7]~q\)) # (!\tL|Data|RegFile|Mux56~4_combout\ & ((\tL|Data|RegFile|regs[21][7]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|Mux56~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[29][7]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[21][7]~q\,
	datad => \tL|Data|RegFile|Mux56~4_combout\,
	combout => \tL|Data|RegFile|Mux56~5_combout\);

-- Location: LCCOMB_X38_Y21_N0
\tL|Data|RegFile|Mux56~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux56~6_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|InstReg|out20_to_16\(3))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[24][7]~q\)) # (!\tL|Data|InstReg|out20_to_16\(3) 
-- & ((\tL|Data|RegFile|regs[16][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[24][7]~q\,
	datad => \tL|Data|RegFile|regs[16][7]~q\,
	combout => \tL|Data|RegFile|Mux56~6_combout\);

-- Location: LCCOMB_X39_Y21_N18
\tL|Data|RegFile|Mux56~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux56~7_combout\ = (\tL|Data|RegFile|Mux56~6_combout\ & ((\tL|Data|RegFile|regs[28][7]~q\) # ((!\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|RegFile|Mux56~6_combout\ & (((\tL|Data|RegFile|regs[20][7]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux56~6_combout\,
	datab => \tL|Data|RegFile|regs[28][7]~q\,
	datac => \tL|Data|RegFile|regs[20][7]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux56~7_combout\);

-- Location: LCCOMB_X38_Y23_N24
\tL|Data|RegFile|Mux56~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux56~8_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|Mux56~5_combout\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux56~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux56~5_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|InstReg|out20_to_16\(0),
	datad => \tL|Data|RegFile|Mux56~7_combout\,
	combout => \tL|Data|RegFile|Mux56~8_combout\);

-- Location: LCCOMB_X38_Y23_N14
\tL|Data|RegFile|Mux56~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux56~11_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux56~8_combout\ & (\tL|Data|RegFile|Mux56~10_combout\)) # (!\tL|Data|RegFile|Mux56~8_combout\ & ((\tL|Data|RegFile|Mux56~3_combout\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|Mux56~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux56~10_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|Mux56~3_combout\,
	datad => \tL|Data|RegFile|Mux56~8_combout\,
	combout => \tL|Data|RegFile|Mux56~11_combout\);

-- Location: LCCOMB_X44_Y23_N28
\tL|Data|RegFile|Mux56~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux56~21_combout\ = (\tL|Data|RegFile|Mux56~18_combout\ & ((\tL|Data|RegFile|Mux56~20_combout\) # ((!\tL|Data|RegFile|rd_data1[17]~5_combout\)))) # (!\tL|Data|RegFile|Mux56~18_combout\ & (((\tL|Data|RegFile|Mux56~11_combout\ & 
-- \tL|Data|RegFile|rd_data1[17]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux56~20_combout\,
	datab => \tL|Data|RegFile|Mux56~18_combout\,
	datac => \tL|Data|RegFile|Mux56~11_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	combout => \tL|Data|RegFile|Mux56~21_combout\);

-- Location: LCCOMB_X40_Y17_N12
\tL|Data|RegFile|Mux56~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux56~22_combout\ = (\tL|Data|RegFile|Mux56~21_combout\ & ((\tL|Data|InstReg|out20_to_16\(2)) # ((\tL|Data|RegFile|rd_data1[17]~3_combout\) # (\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|Mux56~21_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux56~22_combout\);

-- Location: FF_X40_Y17_N13
\tL|Data|RegFile|rd_data1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux56~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(7));

-- Location: LCCOMB_X40_Y17_N28
\tL|Data|RegB|output[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegB|output[7]~feeder_combout\ = \tL|Data|RegFile|rd_data1\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|rd_data1\(7),
	combout => \tL|Data|RegB|output[7]~feeder_combout\);

-- Location: FF_X40_Y17_N29
\tL|Data|RegB|output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegB|output[7]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(7));

-- Location: LCCOMB_X40_Y15_N4
\tL|Data|Mem|dataOut[7]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[7]~9_combout\ = (\tL|Data|Mem|dataOut[7]~8_combout\) # ((\tL|Data|Mem|SIG_outPort_en~0_combout\ & (\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(7) & \tL|Data|Mem|dataOut[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|dataOut[7]~8_combout\,
	datab => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	datac => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(7),
	datad => \tL|Data|Mem|dataOut[2]~2_combout\,
	combout => \tL|Data|Mem|dataOut[7]~9_combout\);

-- Location: FF_X40_Y15_N25
\tL|Data|InstReg|out15_to_0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|Mem|dataOut[7]~9_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out15_to_0\(7));

-- Location: LCCOMB_X40_Y15_N6
\tL|Data|RegBMux|output[7]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[7]~18_combout\ = (\tL|Control|WideOr3~combout\ & (\tL|Data|InstReg|out15_to_0\(5))) # (!\tL|Control|WideOr3~combout\ & ((\tL|Data|InstReg|out15_to_0\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(5),
	datac => \tL|Control|WideOr3~combout\,
	datad => \tL|Data|InstReg|out15_to_0\(7),
	combout => \tL|Data|RegBMux|output[7]~18_combout\);

-- Location: LCCOMB_X40_Y15_N8
\tL|Data|RegBMux|output[7]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[7]~19_combout\ = (\tL|Control|WideOr2~4_combout\ & (((\tL|Data|RegFile|rd_data1\(7) & !\tL|Control|WideOr3~combout\)))) # (!\tL|Control|WideOr2~4_combout\ & (\tL|Data|RegBMux|output[7]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[7]~18_combout\,
	datab => \tL|Data|RegFile|rd_data1\(7),
	datac => \tL|Control|WideOr2~4_combout\,
	datad => \tL|Control|WideOr3~combout\,
	combout => \tL|Data|RegBMux|output[7]~19_combout\);

-- Location: LCCOMB_X35_Y11_N2
\tL|Data|ALU|ShiftLeft0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~7_combout\ = (\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegBMux|output[5]~17_combout\))) # (!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegBMux|output[7]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[7]~19_combout\,
	datac => \tL|Data|RegBMux|output[5]~17_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(7),
	combout => \tL|Data|ALU|ShiftLeft0~7_combout\);

-- Location: LCCOMB_X35_Y11_N16
\tL|Data|ALU|ShiftLeft0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~8_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|ALU|ShiftLeft0~6_combout\))) # (!\tL|Data|InstReg|out15_to_0\(6) & (\tL|Data|ALU|ShiftLeft0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|ShiftLeft0~7_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~6_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(6),
	combout => \tL|Data|ALU|ShiftLeft0~8_combout\);

-- Location: LCCOMB_X35_Y11_N8
\tL|Data|ALU|ShiftLeft0~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~43_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftLeft0~15_combout\))) # (!\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftLeft0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|ShiftLeft0~8_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|ALU|ShiftLeft0~15_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~43_combout\);

-- Location: LCCOMB_X38_Y15_N4
\tL|Data|ALU|Mux16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux16~0_combout\ = (!\tL|Data|InstReg|out15_to_0\(10) & ((\tL|Data|InstReg|out15_to_0\(9) & (\tL|Data|ALU|ShiftLeft0~43_combout\)) # (!\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|ALU|ShiftLeft0~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datab => \tL|Data|InstReg|out15_to_0\(10),
	datac => \tL|Data|ALU|ShiftLeft0~43_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~47_combout\,
	combout => \tL|Data|ALU|Mux16~0_combout\);

-- Location: LCCOMB_X39_Y11_N10
\tL|Data|ALU|ShiftRight0~93\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~93_combout\ = (\tL|Data|ALU|ShiftRight0~75_combout\ & ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegFile|rd_data1\(31) & \tL|Data|RegBMux|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~75_combout\,
	datab => \tL|Data|RegFile|rd_data1\(31),
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|RegBMux|output[18]~48_combout\,
	combout => \tL|Data|ALU|ShiftRight0~93_combout\);

-- Location: LCCOMB_X39_Y13_N20
\tL|Data|ALU|Add0~203\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~203_combout\ = (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(15)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0\(15),
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|PCReg|output\(15),
	datad => \tL|Control|WideOr8~combout\,
	combout => \tL|Data|ALU|Add0~203_combout\);

-- Location: LCCOMB_X39_Y13_N8
\tL|Data|ALU|Mux16~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux16~2_combout\ = (\tL|Data|ALU|Mux21~12_combout\ & (\tL|Data|RegAMux|output[15]~30_combout\ & (\tL|Data|RegBMux|output[15]~41_combout\))) # (!\tL|Data|ALU|Mux21~12_combout\ & ((\tL|Data|ALUCtrl|Mux13~2_combout\ & 
-- (!\tL|Data|RegAMux|output[15]~30_combout\)) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Data|RegBMux|output[15]~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[15]~30_combout\,
	datab => \tL|Data|RegBMux|output[15]~41_combout\,
	datac => \tL|Data|ALU|Mux21~12_combout\,
	datad => \tL|Data|ALUCtrl|Mux13~2_combout\,
	combout => \tL|Data|ALU|Mux16~2_combout\);

-- Location: LCCOMB_X39_Y13_N4
\tL|Data|ALU|Mux16~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux16~4_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux21~12_combout\ & ((\tL|Data|ALU|Add0~119_combout\))) # (!\tL|Data|ALU|Mux21~12_combout\ & (\tL|Data|ALU|Mux16~2_combout\)))) # (!\tL|Data|ALU|Mux21~13_combout\ & 
-- (\tL|Data|ALU|Mux21~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~13_combout\,
	datab => \tL|Data|ALU|Mux21~12_combout\,
	datac => \tL|Data|ALU|Mux16~2_combout\,
	datad => \tL|Data|ALU|Add0~119_combout\,
	combout => \tL|Data|ALU|Mux16~4_combout\);

-- Location: LCCOMB_X39_Y13_N26
\tL|Data|ALU|Mux16~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux16~1_combout\ = (\tL|Data|ALU|Mux21~11_combout\ & (((\tL|Data|ALU|Mux21~10_combout\ & \tL|Data|ALU|Mult0|auto_generated|w513w\(15))))) # (!\tL|Data|ALU|Mux21~11_combout\ & (((!\tL|Data|ALU|Mux21~10_combout\)) # 
-- (!\tL|Data|RegBMux|output[15]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[15]~41_combout\,
	datab => \tL|Data|ALU|Mux21~11_combout\,
	datac => \tL|Data|ALU|Mux21~10_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|w513w\(15),
	combout => \tL|Data|ALU|Mux16~1_combout\);

-- Location: LCCOMB_X39_Y13_N10
\tL|Data|ALU|Mux16~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux16~3_combout\ = (\tL|Data|ALU|Mux16~1_combout\ & (((\tL|Data|ALU|Mult1|auto_generated|w569w\(15)) # (!\tL|Data|ALU|Mux21~9_combout\)))) # (!\tL|Data|ALU|Mux16~1_combout\ & (\tL|Data|ALU|Mux16~2_combout\ & (\tL|Data|ALU|Mux21~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux16~1_combout\,
	datab => \tL|Data|ALU|Mux16~2_combout\,
	datac => \tL|Data|ALU|Mux21~9_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|w569w\(15),
	combout => \tL|Data|ALU|Mux16~3_combout\);

-- Location: LCCOMB_X39_Y13_N18
\tL|Data|ALU|Mux16~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux16~5_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & (((\tL|Data|ALU|Mux16~4_combout\)))) # (!\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux16~4_combout\ & ((\tL|Data|ALU|Mux16~3_combout\))) # (!\tL|Data|ALU|Mux16~4_combout\ & 
-- (\tL|Data|ALU|Add0~203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~13_combout\,
	datab => \tL|Data|ALU|Add0~203_combout\,
	datac => \tL|Data|ALU|Mux16~4_combout\,
	datad => \tL|Data|ALU|Mux16~3_combout\,
	combout => \tL|Data|ALU|Mux16~5_combout\);

-- Location: LCCOMB_X39_Y13_N24
\tL|Data|ALU|Mux16~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux16~6_combout\ = (\tL|Data|ALU|Mux21~15_combout\ & (\tL|Data|RegBMux|output[31]~51_combout\ & (\tL|Data|ALU|Mux21~31_combout\))) # (!\tL|Data|ALU|Mux21~15_combout\ & (((\tL|Data|ALU|Mux16~5_combout\) # (!\tL|Data|ALU|Mux21~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~15_combout\,
	datab => \tL|Data|RegBMux|output[31]~51_combout\,
	datac => \tL|Data|ALU|Mux21~31_combout\,
	datad => \tL|Data|ALU|Mux16~5_combout\,
	combout => \tL|Data|ALU|Mux16~6_combout\);

-- Location: LCCOMB_X39_Y13_N6
\tL|Data|ALU|Mux16~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux16~7_combout\ = (\tL|Data|ALU|Mux21~16_combout\ & (((\tL|Data|ALU|Mux16~6_combout\)))) # (!\tL|Data|ALU|Mux21~16_combout\ & ((\tL|Data|RegBMux|output[15]~41_combout\ & ((\tL|Data|ALU|Mux16~6_combout\) # 
-- (!\tL|Data|RegAMux|output[15]~30_combout\))) # (!\tL|Data|RegBMux|output[15]~41_combout\ & (\tL|Data|RegAMux|output[15]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[15]~41_combout\,
	datab => \tL|Data|ALU|Mux21~16_combout\,
	datac => \tL|Data|RegAMux|output[15]~30_combout\,
	datad => \tL|Data|ALU|Mux16~6_combout\,
	combout => \tL|Data|ALU|Mux16~7_combout\);

-- Location: LCCOMB_X38_Y13_N10
\tL|Data|ALU|Mux16~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux16~8_combout\ = (\tL|Data|ALU|Mux21~17_combout\ & ((\tL|Data|ALU|ShiftRight0~93_combout\) # ((!\tL|Data|ALU|Mux21~18_combout\)))) # (!\tL|Data|ALU|Mux21~17_combout\ & (((\tL|Data|ALU|Mux21~18_combout\ & \tL|Data|ALU|Mux16~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~17_combout\,
	datab => \tL|Data|ALU|ShiftRight0~93_combout\,
	datac => \tL|Data|ALU|Mux21~18_combout\,
	datad => \tL|Data|ALU|Mux16~7_combout\,
	combout => \tL|Data|ALU|Mux16~8_combout\);

-- Location: LCCOMB_X38_Y13_N0
\tL|Data|ALU|Mux16~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux16~9_combout\ = (\tL|Data|ALU|Mux21~8_combout\ & (((\tL|Data|ALU|Mux16~8_combout\)))) # (!\tL|Data|ALU|Mux21~8_combout\ & ((\tL|Data|ALU|Mux16~8_combout\ & (\tL|Data|ALU|ShiftRight0~40_combout\)) # (!\tL|Data|ALU|Mux16~8_combout\ & 
-- ((\tL|Data|ALU|ShiftRight0~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~8_combout\,
	datab => \tL|Data|ALU|ShiftRight0~40_combout\,
	datac => \tL|Data|ALU|ShiftRight0~39_combout\,
	datad => \tL|Data|ALU|Mux16~8_combout\,
	combout => \tL|Data|ALU|Mux16~9_combout\);

-- Location: LCCOMB_X38_Y15_N16
\tL|Data|RegFile|regs[31][15]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][15]~12_combout\ = (\tL|Data|ALU|Mux21~19_combout\ & ((\tL|Data|ALU|Mux16~9_combout\))) # (!\tL|Data|ALU|Mux21~19_combout\ & (\tL|Data|ALU|Mux16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~19_combout\,
	datac => \tL|Data|ALU|Mux16~0_combout\,
	datad => \tL|Data|ALU|Mux16~9_combout\,
	combout => \tL|Data|RegFile|regs[31][15]~12_combout\);

-- Location: FF_X38_Y15_N17
\tL|Data|ALUOut|output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][15]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(15));

-- Location: FF_X39_Y15_N29
\tL|Data|ScuffedOut|output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|ALUOut|output\(15),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(15));

-- Location: LCCOMB_X39_Y13_N22
\tL|Data|PCReg|output[15]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[15]~16_combout\ = (\tL|Control|curr_state.branch_2~q\ & (\tL|Data|ScuffedOut|output\(15))) # (!\tL|Control|curr_state.branch_2~q\ & ((\tL|Data|InstReg|out15_to_0\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ScuffedOut|output\(15),
	datab => \tL|Control|curr_state.branch_2~q\,
	datad => \tL|Data|InstReg|out15_to_0\(13),
	combout => \tL|Data|PCReg|output[15]~16_combout\);

-- Location: FF_X39_Y13_N23
\tL|Data|PCReg|output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[15]~16_combout\,
	asdata => \tL|Data|RegFile|regs[31][15]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Data|PCSourceMux|ALT_INV_Equal1~0_combout\,
	ena => \tL|Data|PCEnable~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(15));

-- Location: LCCOMB_X38_Y15_N2
\tL|Data|CodeMux|output[15]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[15]~26_combout\ = (\tL|Control|WideOr6~0_combout\ & (\tL|Data|PCReg|output\(15))) # (!\tL|Control|WideOr6~0_combout\ & ((\tL|Data|RegFile|regs[31][15]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output\(15),
	datac => \tL|Control|WideOr6~0_combout\,
	datad => \tL|Data|RegFile|regs[31][15]~12_combout\,
	combout => \tL|Data|CodeMux|output[15]~26_combout\);

-- Location: FF_X38_Y15_N3
\tL|Data|Mem|BaddrDelay|output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|CodeMux|output[15]~26_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(15));

-- Location: FF_X37_Y12_N15
\tL|Data|Mem|BaddrDelay|output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|CodeMux|output[13]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(13));

-- Location: FF_X37_Y12_N5
\tL|Data|Mem|BaddrDelay|output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|CodeMux|output[14]~27_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(14));

-- Location: FF_X37_Y10_N3
\tL|Data|Mem|BaddrDelay|output[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|CodeMux|output[16]~35_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(16));

-- Location: LCCOMB_X37_Y14_N22
\tL|Data|Mem|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|Equal0~3_combout\ = (\tL|Data|Mem|BaddrDelay|output\(15) & (\tL|Data|Mem|BaddrDelay|output\(13) & (\tL|Data|Mem|BaddrDelay|output\(14) & !\tL|Data|Mem|BaddrDelay|output\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|BaddrDelay|output\(15),
	datab => \tL|Data|Mem|BaddrDelay|output\(13),
	datac => \tL|Data|Mem|BaddrDelay|output\(14),
	datad => \tL|Data|Mem|BaddrDelay|output\(16),
	combout => \tL|Data|Mem|Equal0~3_combout\);

-- Location: LCCOMB_X37_Y17_N30
\tL|Data|CodeMux|output[11]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[11]~4_combout\ = (\tL|Control|WideOr6~0_combout\ & (\tL|Data|PCReg|output\(11))) # (!\tL|Control|WideOr6~0_combout\ & ((\tL|Data|RegFile|regs[31][11]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output\(11),
	datab => \tL|Control|WideOr6~0_combout\,
	datad => \tL|Data|RegFile|regs[31][11]~1_combout\,
	combout => \tL|Data|CodeMux|output[11]~4_combout\);

-- Location: FF_X37_Y17_N31
\tL|Data|Mem|BaddrDelay|output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|CodeMux|output[11]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(11));

-- Location: LCCOMB_X38_Y13_N22
\tL|Data|CodeMux|output[10]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[10]~10_combout\ = (\tL|Control|WideOr6~0_combout\ & (\tL|Data|PCReg|output\(10))) # (!\tL|Control|WideOr6~0_combout\ & ((\tL|Data|RegFile|regs[31][10]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output\(10),
	datac => \tL|Control|WideOr6~0_combout\,
	datad => \tL|Data|RegFile|regs[31][10]~2_combout\,
	combout => \tL|Data|CodeMux|output[10]~10_combout\);

-- Location: LCCOMB_X38_Y13_N14
\tL|Data|Mem|BaddrDelay|output[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|BaddrDelay|output[10]~feeder_combout\ = \tL|Data|CodeMux|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|CodeMux|output[10]~10_combout\,
	combout => \tL|Data|Mem|BaddrDelay|output[10]~feeder_combout\);

-- Location: FF_X38_Y13_N15
\tL|Data|Mem|BaddrDelay|output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|BaddrDelay|output[10]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(10));

-- Location: FF_X37_Y17_N27
\tL|Data|Mem|BaddrDelay|output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|CodeMux|output[9]~11_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(9));

-- Location: LCCOMB_X37_Y16_N2
\tL|Data|CodeMux|output[12]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[12]~5_combout\ = (\tL|Control|WideOr6~0_combout\ & (\tL|Data|PCReg|output\(12))) # (!\tL|Control|WideOr6~0_combout\ & ((\tL|Data|RegFile|regs[31][12]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|PCReg|output\(12),
	datac => \tL|Control|WideOr6~0_combout\,
	datad => \tL|Data|RegFile|regs[31][12]~0_combout\,
	combout => \tL|Data|CodeMux|output[12]~5_combout\);

-- Location: FF_X37_Y16_N3
\tL|Data|Mem|BaddrDelay|output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|CodeMux|output[12]~5_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(12));

-- Location: LCCOMB_X37_Y17_N28
\tL|Data|Mem|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|Equal0~2_combout\ = (\tL|Data|Mem|BaddrDelay|output\(11) & (\tL|Data|Mem|BaddrDelay|output\(10) & (\tL|Data|Mem|BaddrDelay|output\(9) & \tL|Data|Mem|BaddrDelay|output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|BaddrDelay|output\(11),
	datab => \tL|Data|Mem|BaddrDelay|output\(10),
	datac => \tL|Data|Mem|BaddrDelay|output\(9),
	datad => \tL|Data|Mem|BaddrDelay|output\(12),
	combout => \tL|Data|Mem|Equal0~2_combout\);

-- Location: FF_X37_Y16_N31
\tL|Data|Mem|BaddrDelay|output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|CodeMux|output[7]~7_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(7));

-- Location: LCCOMB_X37_Y15_N28
\tL|Data|Mem|BaddrDelay|output[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|BaddrDelay|output[8]~feeder_combout\ = \tL|Data|CodeMux|output[8]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|CodeMux|output[8]~6_combout\,
	combout => \tL|Data|Mem|BaddrDelay|output[8]~feeder_combout\);

-- Location: FF_X37_Y15_N29
\tL|Data|Mem|BaddrDelay|output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|BaddrDelay|output[8]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(8));

-- Location: FF_X37_Y16_N7
\tL|Data|Mem|BaddrDelay|output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|CodeMux|output[5]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(5));

-- Location: FF_X37_Y16_N9
\tL|Data|Mem|BaddrDelay|output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|CodeMux|output[6]~9_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(6));

-- Location: LCCOMB_X37_Y16_N10
\tL|Data|Mem|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|Equal0~1_combout\ = (\tL|Data|Mem|BaddrDelay|output\(7) & (\tL|Data|Mem|BaddrDelay|output\(8) & (\tL|Data|Mem|BaddrDelay|output\(5) & \tL|Data|Mem|BaddrDelay|output\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|BaddrDelay|output\(7),
	datab => \tL|Data|Mem|BaddrDelay|output\(8),
	datac => \tL|Data|Mem|BaddrDelay|output\(5),
	datad => \tL|Data|Mem|BaddrDelay|output\(6),
	combout => \tL|Data|Mem|Equal0~1_combout\);

-- Location: LCCOMB_X34_Y12_N30
\tL|Data|CodeMux|output[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[0]~36_combout\ = (\tL|Control|WideOr6~0_combout\ & (\tL|Data|PCReg|output\(0))) # (!\tL|Control|WideOr6~0_combout\ & ((\tL|Data|ALU|Mux31~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Control|WideOr6~0_combout\,
	datac => \tL|Data|PCReg|output\(0),
	datad => \tL|Data|ALU|Mux31~19_combout\,
	combout => \tL|Data|CodeMux|output[0]~36_combout\);

-- Location: FF_X34_Y12_N31
\tL|Data|Mem|BaddrDelay|output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|CodeMux|output[0]~36_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(0));

-- Location: FF_X37_Y12_N17
\tL|Data|Mem|BaddrDelay|output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|CodeMux|output[4]~29_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(4));

-- Location: FF_X38_Y11_N29
\tL|Data|Mem|BaddrDelay|output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|CodeMux|output[3]~18_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(3));

-- Location: FF_X34_Y12_N13
\tL|Data|Mem|BaddrDelay|output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|CodeMux|output[1]~16_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(1));

-- Location: LCCOMB_X34_Y12_N28
\tL|Data|Mem|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|Equal0~0_combout\ = (!\tL|Data|Mem|BaddrDelay|output\(0) & (\tL|Data|Mem|BaddrDelay|output\(4) & (\tL|Data|Mem|BaddrDelay|output\(3) & !\tL|Data|Mem|BaddrDelay|output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|BaddrDelay|output\(0),
	datab => \tL|Data|Mem|BaddrDelay|output\(4),
	datac => \tL|Data|Mem|BaddrDelay|output\(3),
	datad => \tL|Data|Mem|BaddrDelay|output\(1),
	combout => \tL|Data|Mem|Equal0~0_combout\);

-- Location: LCCOMB_X34_Y14_N0
\tL|Data|Mem|Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|Equal0~4_combout\ = (\tL|Data|Mem|Equal0~3_combout\ & (\tL|Data|Mem|Equal0~2_combout\ & (\tL|Data|Mem|Equal0~1_combout\ & \tL|Data|Mem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|Equal0~3_combout\,
	datab => \tL|Data|Mem|Equal0~2_combout\,
	datac => \tL|Data|Mem|Equal0~1_combout\,
	datad => \tL|Data|Mem|Equal0~0_combout\,
	combout => \tL|Data|Mem|Equal0~4_combout\);

-- Location: FF_X39_Y15_N1
\tL|Data|Mem|BaddrDelay|output[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|CodeMux|output[30]~14_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(30));

-- Location: FF_X43_Y16_N15
\tL|Data|Mem|BaddrDelay|output[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|CodeMux|output[29]~15_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(29));

-- Location: FF_X45_Y14_N19
\tL|Data|Mem|BaddrDelay|output[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|CodeMux|output[25]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(25));

-- Location: FF_X45_Y16_N1
\tL|Data|Mem|BaddrDelay|output[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|CodeMux|output[27]~21_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(27));

-- Location: FF_X42_Y15_N1
\tL|Data|Mem|BaddrDelay|output[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|CodeMux|output[28]~20_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(28));

-- Location: FF_X43_Y15_N1
\tL|Data|Mem|BaddrDelay|output[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|CodeMux|output[26]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(26));

-- Location: LCCOMB_X44_Y15_N0
\tL|Data|Mem|Equal0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|Equal0~7_combout\ = (!\tL|Data|Mem|BaddrDelay|output\(25) & (!\tL|Data|Mem|BaddrDelay|output\(27) & (!\tL|Data|Mem|BaddrDelay|output\(28) & !\tL|Data|Mem|BaddrDelay|output\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|BaddrDelay|output\(25),
	datab => \tL|Data|Mem|BaddrDelay|output\(27),
	datac => \tL|Data|Mem|BaddrDelay|output\(28),
	datad => \tL|Data|Mem|BaddrDelay|output\(26),
	combout => \tL|Data|Mem|Equal0~7_combout\);

-- Location: FF_X42_Y16_N9
\tL|Data|Mem|BaddrDelay|output[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|CodeMux|output[31]~12_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(31));

-- Location: LCCOMB_X43_Y15_N8
\tL|Data|Mem|Equal0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|Equal0~8_combout\ = (!\tL|Data|Mem|BaddrDelay|output\(30) & (!\tL|Data|Mem|BaddrDelay|output\(29) & (\tL|Data|Mem|Equal0~7_combout\ & !\tL|Data|Mem|BaddrDelay|output\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|BaddrDelay|output\(30),
	datab => \tL|Data|Mem|BaddrDelay|output\(29),
	datac => \tL|Data|Mem|Equal0~7_combout\,
	datad => \tL|Data|Mem|BaddrDelay|output\(31),
	combout => \tL|Data|Mem|Equal0~8_combout\);

-- Location: FF_X45_Y16_N7
\tL|Data|Mem|BaddrDelay|output[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|CodeMux|output[23]~24_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(23));

-- Location: FF_X45_Y16_N29
\tL|Data|Mem|BaddrDelay|output[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|CodeMux|output[24]~23_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(24));

-- Location: FF_X38_Y16_N17
\tL|Data|Mem|BaddrDelay|output[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|CodeMux|output[21]~31_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(21));

-- Location: FF_X41_Y13_N9
\tL|Data|Mem|BaddrDelay|output[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|CodeMux|output[22]~25_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(22));

-- Location: LCCOMB_X45_Y16_N24
\tL|Data|Mem|Equal0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|Equal0~6_combout\ = (!\tL|Data|Mem|BaddrDelay|output\(23) & (!\tL|Data|Mem|BaddrDelay|output\(24) & (!\tL|Data|Mem|BaddrDelay|output\(21) & !\tL|Data|Mem|BaddrDelay|output\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|BaddrDelay|output\(23),
	datab => \tL|Data|Mem|BaddrDelay|output\(24),
	datac => \tL|Data|Mem|BaddrDelay|output\(21),
	datad => \tL|Data|Mem|BaddrDelay|output\(22),
	combout => \tL|Data|Mem|Equal0~6_combout\);

-- Location: FF_X42_Y16_N7
\tL|Data|Mem|BaddrDelay|output[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|CodeMux|output[19]~19_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(19));

-- Location: FF_X41_Y16_N13
\tL|Data|Mem|BaddrDelay|output[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|CodeMux|output[20]~32_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(20));

-- Location: FF_X42_Y17_N27
\tL|Data|Mem|BaddrDelay|output[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|CodeMux|output[18]~33_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(18));

-- Location: FF_X39_Y16_N17
\tL|Data|Mem|BaddrDelay|output[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|CodeMux|output[17]~34_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(17));

-- Location: LCCOMB_X42_Y17_N24
\tL|Data|Mem|Equal0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|Equal0~5_combout\ = (!\tL|Data|Mem|BaddrDelay|output\(19) & (!\tL|Data|Mem|BaddrDelay|output\(20) & (!\tL|Data|Mem|BaddrDelay|output\(18) & !\tL|Data|Mem|BaddrDelay|output\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|BaddrDelay|output\(19),
	datab => \tL|Data|Mem|BaddrDelay|output\(20),
	datac => \tL|Data|Mem|BaddrDelay|output\(18),
	datad => \tL|Data|Mem|BaddrDelay|output\(17),
	combout => \tL|Data|Mem|Equal0~5_combout\);

-- Location: LCCOMB_X42_Y17_N14
\tL|Data|Mem|Equal0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|Equal0~9_combout\ = (\tL|Data|Mem|Equal0~4_combout\ & (\tL|Data|Mem|Equal0~8_combout\ & (\tL|Data|Mem|Equal0~6_combout\ & \tL|Data|Mem|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|Equal0~4_combout\,
	datab => \tL|Data|Mem|Equal0~8_combout\,
	datac => \tL|Data|Mem|Equal0~6_combout\,
	datad => \tL|Data|Mem|Equal0~5_combout\,
	combout => \tL|Data|Mem|Equal0~9_combout\);

-- Location: LCCOMB_X39_Y14_N0
\tL|Data|Mem|dataOut[9]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[9]~0_combout\ = (\tL|Data|Mem|BaddrDelay|output\(2) & (\tL|Data|Mem|Equal0~9_combout\ & ((\tL|Control|curr_state.load_2~q\) # (!\tL|Control|curr_state.fetch_1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.fetch_1~q\,
	datab => \tL|Control|curr_state.load_2~q\,
	datac => \tL|Data|Mem|BaddrDelay|output\(2),
	datad => \tL|Data|Mem|Equal0~9_combout\,
	combout => \tL|Data|Mem|dataOut[9]~0_combout\);

-- Location: IOIBUF_X54_Y54_N29
\input[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(3),
	o => \input[3]~input_o\);

-- Location: LCCOMB_X47_Y42_N22
\tL|Data|Mem|InputPort0|output[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|InputPort0|output[3]~feeder_combout\ = \input[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \input[3]~input_o\,
	combout => \tL|Data|Mem|InputPort0|output[3]~feeder_combout\);

-- Location: FF_X47_Y42_N23
\tL|Data|Mem|InputPort0|output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|InputPort0|output[3]~feeder_combout\,
	ena => \ALT_INV_button0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|InputPort0|output\(3));

-- Location: FF_X47_Y42_N17
\tL|Data|Mem|InputPort1|output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \input[3]~input_o\,
	sload => VCC,
	ena => \ALT_INV_button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|InputPort1|output\(3));

-- Location: LCCOMB_X47_Y42_N16
\tL|Data|Mem|dataOut[3]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[3]~10_combout\ = (\tL|Data|Mem|dataOut[9]~0_combout\ & ((\tL|Data|Mem|InputPort1|output\(3)) # ((\tL|Data|Mem|InputPort0|output\(3) & \tL|Data|Mem|Equal0~10_combout\)))) # (!\tL|Data|Mem|dataOut[9]~0_combout\ & 
-- (\tL|Data|Mem|InputPort0|output\(3) & ((\tL|Data|Mem|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|dataOut[9]~0_combout\,
	datab => \tL|Data|Mem|InputPort0|output\(3),
	datac => \tL|Data|Mem|InputPort1|output\(3),
	datad => \tL|Data|Mem|Equal0~10_combout\,
	combout => \tL|Data|Mem|dataOut[3]~10_combout\);

-- Location: LCCOMB_X42_Y14_N30
\tL|Data|Mem|dataOut[3]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[3]~11_combout\ = (\tL|Data|Mem|dataOut[3]~10_combout\) # ((\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(3) & (\tL|Data|Mem|SIG_outPort_en~0_combout\ & \tL|Data|Mem|dataOut[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|dataOut[3]~10_combout\,
	datab => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(3),
	datac => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	datad => \tL|Data|Mem|dataOut[2]~2_combout\,
	combout => \tL|Data|Mem|dataOut[3]~11_combout\);

-- Location: FF_X42_Y14_N13
\tL|Data|InstReg|out15_to_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|Mem|dataOut[3]~11_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out15_to_0\(3));

-- Location: LCCOMB_X38_Y17_N28
\tL|Data|ALUMux|Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUMux|Equal1~0_combout\ = (!\tL|Data|InstReg|out15_to_0\(5) & (!\tL|Data|InstReg|out15_to_0\(3) & (\tL|Data|ALUCtrl|Mux21~1_combout\ & !\tL|Data|InstReg|out15_to_0\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(5),
	datab => \tL|Data|InstReg|out15_to_0\(3),
	datac => \tL|Data|ALUCtrl|Mux21~1_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(2),
	combout => \tL|Data|ALUMux|Equal1~0_combout\);

-- Location: LCCOMB_X34_Y12_N0
\tL|Data|ALU|Mux58~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux58~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~40_combout\))) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- (\tL|Data|ALU|Mult0|auto_generated|op_1~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output[19]~1_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Mult0|auto_generated|op_1~40_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|op_1~40_combout\,
	combout => \tL|Data|ALU|Mux58~0_combout\);

-- Location: FF_X34_Y12_N1
\tL|Data|RegHigh|output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux58~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(6));

-- Location: LCCOMB_X36_Y16_N16
\tL|Data|MemtoRegMux|output[6]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[6]~3_combout\ = (\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|MemtoRegMux|output[20]~0_combout\) # ((\tL|Data|RegHigh|output\(6))))) # (!\tL|Data|ALUMux|Equal1~0_combout\ & (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & 
-- (\tL|Data|RegFile|regs[31][6]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUMux|Equal1~0_combout\,
	datab => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datac => \tL|Data|RegFile|regs[31][6]~6_combout\,
	datad => \tL|Data|RegHigh|output\(6),
	combout => \tL|Data|MemtoRegMux|output[6]~3_combout\);

-- Location: LCCOMB_X37_Y18_N30
\tL|Data|MemtoRegMux|output[6]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[6]~4_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|MemtoRegMux|output[6]~3_combout\ & (\tL|Data|RegLow|output\(6))) # (!\tL|Data|MemtoRegMux|output[6]~3_combout\ & ((\tL|Data|MemDataReg|output\(6)))))) # 
-- (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & (((\tL|Data|MemtoRegMux|output[6]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datab => \tL|Data|RegLow|output\(6),
	datac => \tL|Data|MemDataReg|output\(6),
	datad => \tL|Data|MemtoRegMux|output[6]~3_combout\,
	combout => \tL|Data|MemtoRegMux|output[6]~4_combout\);

-- Location: FF_X41_Y18_N5
\tL|Data|RegFile|regs[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[6]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[9][6]~q\);

-- Location: LCCOMB_X41_Y18_N4
\tL|Data|RegFile|Mux57~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux57~2_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|InstReg|out20_to_16\(0))) # (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[9][6]~q\)) # (!\tL|Data|InstReg|out20_to_16\(0) 
-- & ((\tL|Data|RegFile|regs[8][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[9][6]~q\,
	datad => \tL|Data|RegFile|regs[8][6]~q\,
	combout => \tL|Data|RegFile|Mux57~2_combout\);

-- Location: LCCOMB_X38_Y18_N24
\tL|Data|RegFile|Mux57~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux57~3_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux57~2_combout\ & ((\tL|Data|RegFile|regs[11][6]~q\))) # (!\tL|Data|RegFile|Mux57~2_combout\ & (\tL|Data|RegFile|regs[10][6]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|Mux57~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|Mux57~2_combout\,
	datac => \tL|Data|RegFile|regs[10][6]~q\,
	datad => \tL|Data|RegFile|regs[11][6]~q\,
	combout => \tL|Data|RegFile|Mux57~3_combout\);

-- Location: LCCOMB_X35_Y20_N28
\tL|Data|RegFile|Mux57~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux57~11_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[23][6]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[19][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[19][6]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[23][6]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux57~11_combout\);

-- Location: LCCOMB_X36_Y21_N4
\tL|Data|RegFile|Mux57~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux57~12_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|Mux57~11_combout\ & (\tL|Data|RegFile|regs[31][6]~q\)) # (!\tL|Data|RegFile|Mux57~11_combout\ & ((\tL|Data|RegFile|regs[27][6]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|Mux57~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[31][6]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[27][6]~q\,
	datad => \tL|Data|RegFile|Mux57~11_combout\,
	combout => \tL|Data|RegFile|Mux57~12_combout\);

-- Location: LCCOMB_X42_Y23_N24
\tL|Data|RegFile|Mux57~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux57~6_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|regs[22][6]~q\) # (\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[18][6]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|regs[18][6]~q\,
	datac => \tL|Data|RegFile|regs[22][6]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux57~6_combout\);

-- Location: LCCOMB_X38_Y23_N20
\tL|Data|RegFile|Mux57~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux57~7_combout\ = (\tL|Data|RegFile|Mux57~6_combout\ & ((\tL|Data|RegFile|regs[30][6]~q\) # ((!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux57~6_combout\ & (((\tL|Data|RegFile|regs[26][6]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[30][6]~q\,
	datab => \tL|Data|RegFile|Mux57~6_combout\,
	datac => \tL|Data|RegFile|regs[26][6]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux57~7_combout\);

-- Location: LCCOMB_X38_Y21_N20
\tL|Data|RegFile|Mux57~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux57~8_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|regs[24][6]~q\) # (\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[16][6]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[16][6]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[24][6]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux57~8_combout\);

-- Location: LCCOMB_X39_Y21_N28
\tL|Data|RegFile|Mux57~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux57~9_combout\ = (\tL|Data|RegFile|Mux57~8_combout\ & ((\tL|Data|RegFile|regs[28][6]~q\) # ((!\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|RegFile|Mux57~8_combout\ & (((\tL|Data|RegFile|regs[20][6]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[28][6]~q\,
	datab => \tL|Data|RegFile|Mux57~8_combout\,
	datac => \tL|Data|RegFile|regs[20][6]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux57~9_combout\);

-- Location: LCCOMB_X39_Y21_N20
\tL|Data|RegFile|Mux57~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux57~10_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|Mux57~7_combout\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux57~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux57~7_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|InstReg|out20_to_16\(1),
	datad => \tL|Data|RegFile|Mux57~9_combout\,
	combout => \tL|Data|RegFile|Mux57~10_combout\);

-- Location: LCCOMB_X36_Y21_N12
\tL|Data|RegFile|Mux57~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux57~4_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|regs[25][6]~q\) # (\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[17][6]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[17][6]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[25][6]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux57~4_combout\);

-- Location: LCCOMB_X40_Y21_N24
\tL|Data|RegFile|Mux57~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux57~5_combout\ = (\tL|Data|RegFile|Mux57~4_combout\ & ((\tL|Data|RegFile|regs[29][6]~q\) # ((!\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|RegFile|Mux57~4_combout\ & (((\tL|Data|RegFile|regs[21][6]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[29][6]~q\,
	datab => \tL|Data|RegFile|Mux57~4_combout\,
	datac => \tL|Data|RegFile|regs[21][6]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux57~5_combout\);

-- Location: LCCOMB_X39_Y21_N6
\tL|Data|RegFile|Mux57~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux57~13_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux57~10_combout\ & (\tL|Data|RegFile|Mux57~12_combout\)) # (!\tL|Data|RegFile|Mux57~10_combout\ & ((\tL|Data|RegFile|Mux57~5_combout\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|Mux57~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux57~12_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|Mux57~10_combout\,
	datad => \tL|Data|RegFile|Mux57~5_combout\,
	combout => \tL|Data|RegFile|Mux57~13_combout\);

-- Location: LCCOMB_X51_Y21_N24
\tL|Data|RegFile|Mux57~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux57~14_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|regs[6][6]~q\) # (\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[4][6]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|regs[4][6]~q\,
	datac => \tL|Data|RegFile|regs[6][6]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux57~14_combout\);

-- Location: LCCOMB_X50_Y21_N8
\tL|Data|RegFile|Mux57~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux57~15_combout\ = (\tL|Data|RegFile|Mux57~14_combout\ & (((\tL|Data|RegFile|regs[7][6]~q\)) # (!\tL|Data|InstReg|out20_to_16\(0)))) # (!\tL|Data|RegFile|Mux57~14_combout\ & (\tL|Data|InstReg|out20_to_16\(0) & 
-- (\tL|Data|RegFile|regs[5][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux57~14_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[5][6]~q\,
	datad => \tL|Data|RegFile|regs[7][6]~q\,
	combout => \tL|Data|RegFile|Mux57~15_combout\);

-- Location: LCCOMB_X52_Y19_N18
\tL|Data|RegFile|Mux57~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux57~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & ((\tL|Data|RegFile|rd_data1[17]~6_combout\) # ((\tL|Data|RegFile|Mux57~15_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & 
-- (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & ((\tL|Data|RegFile|regs[1][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	datac => \tL|Data|RegFile|Mux57~15_combout\,
	datad => \tL|Data|RegFile|regs[1][6]~q\,
	combout => \tL|Data|RegFile|Mux57~16_combout\);

-- Location: LCCOMB_X50_Y19_N28
\tL|Data|RegFile|Mux57~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux57~17_combout\ = (\tL|Data|RegFile|rd_data1[17]~6_combout\ & ((\tL|Data|RegFile|Mux57~16_combout\ & (\tL|Data|RegFile|regs[3][6]~q\)) # (!\tL|Data|RegFile|Mux57~16_combout\ & ((\tL|Data|RegFile|regs[2][6]~q\))))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & (((\tL|Data|RegFile|Mux57~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	datab => \tL|Data|RegFile|regs[3][6]~q\,
	datac => \tL|Data|RegFile|regs[2][6]~q\,
	datad => \tL|Data|RegFile|Mux57~16_combout\,
	combout => \tL|Data|RegFile|Mux57~17_combout\);

-- Location: LCCOMB_X39_Y18_N28
\tL|Data|RegFile|Mux57~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux57~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~5_combout\ & ((\tL|Data|RegFile|Mux57~13_combout\) # ((\tL|Data|RegFile|rd_data1[17]~4_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~5_combout\ & (((\tL|Data|RegFile|Mux57~17_combout\ & 
-- !\tL|Data|RegFile|rd_data1[17]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux57~13_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datac => \tL|Data|RegFile|Mux57~17_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	combout => \tL|Data|RegFile|Mux57~18_combout\);

-- Location: LCCOMB_X36_Y22_N12
\tL|Data|RegFile|Mux57~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux57~19_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|regs[14][6]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[12][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[12][6]~q\,
	datac => \tL|Data|RegFile|regs[14][6]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux57~19_combout\);

-- Location: LCCOMB_X36_Y22_N10
\tL|Data|RegFile|Mux57~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux57~20_combout\ = (\tL|Data|RegFile|Mux57~19_combout\ & (((\tL|Data|RegFile|regs[15][6]~q\) # (!\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|RegFile|Mux57~19_combout\ & (\tL|Data|RegFile|regs[13][6]~q\ & 
-- ((\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux57~19_combout\,
	datab => \tL|Data|RegFile|regs[13][6]~q\,
	datac => \tL|Data|RegFile|regs[15][6]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux57~20_combout\);

-- Location: LCCOMB_X38_Y18_N16
\tL|Data|RegFile|Mux57~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux57~21_combout\ = (\tL|Data|RegFile|Mux57~18_combout\ & (((\tL|Data|RegFile|Mux57~20_combout\) # (!\tL|Data|RegFile|rd_data1[17]~4_combout\)))) # (!\tL|Data|RegFile|Mux57~18_combout\ & (\tL|Data|RegFile|Mux57~3_combout\ & 
-- (\tL|Data|RegFile|rd_data1[17]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux57~3_combout\,
	datab => \tL|Data|RegFile|Mux57~18_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datad => \tL|Data|RegFile|Mux57~20_combout\,
	combout => \tL|Data|RegFile|Mux57~21_combout\);

-- Location: LCCOMB_X39_Y17_N24
\tL|Data|RegFile|Mux57~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux57~22_combout\ = (\tL|Data|RegFile|Mux57~21_combout\ & ((\tL|Data|InstReg|out20_to_16\(2)) # ((\tL|Data|InstReg|out20_to_16\(0)) # (\tL|Data|RegFile|rd_data1[17]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|Mux57~21_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	combout => \tL|Data|RegFile|Mux57~22_combout\);

-- Location: FF_X39_Y17_N25
\tL|Data|RegFile|rd_data1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux57~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(6));

-- Location: LCCOMB_X39_Y17_N28
\tL|Data|RegB|output[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegB|output[6]~feeder_combout\ = \tL|Data|RegFile|rd_data1\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|rd_data1\(6),
	combout => \tL|Data|RegB|output[6]~feeder_combout\);

-- Location: FF_X39_Y17_N29
\tL|Data|RegB|output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegB|output[6]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(6));

-- Location: IOIBUF_X51_Y54_N29
\input[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(0),
	o => \input[0]~input_o\);

-- Location: FF_X46_Y50_N21
\tL|Data|Mem|InputPort1|output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \input[0]~input_o\,
	sload => VCC,
	ena => \ALT_INV_button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|InputPort1|output\(0));

-- Location: FF_X46_Y50_N19
\tL|Data|Mem|InputPort0|output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \input[0]~input_o\,
	sload => VCC,
	ena => \ALT_INV_button0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|InputPort0|output\(0));

-- Location: LCCOMB_X46_Y50_N20
\tL|Data|Mem|dataOut[0]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[0]~22_combout\ = (\tL|Data|Mem|dataOut[9]~0_combout\ & ((\tL|Data|Mem|InputPort1|output\(0)) # ((\tL|Data|Mem|Equal0~10_combout\ & \tL|Data|Mem|InputPort0|output\(0))))) # (!\tL|Data|Mem|dataOut[9]~0_combout\ & 
-- (\tL|Data|Mem|Equal0~10_combout\ & ((\tL|Data|Mem|InputPort0|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|dataOut[9]~0_combout\,
	datab => \tL|Data|Mem|Equal0~10_combout\,
	datac => \tL|Data|Mem|InputPort1|output\(0),
	datad => \tL|Data|Mem|InputPort0|output\(0),
	combout => \tL|Data|Mem|dataOut[0]~22_combout\);

-- Location: LCCOMB_X39_Y16_N22
\tL|Data|Mem|dataOut[0]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[0]~23_combout\ = (\tL|Data|Mem|dataOut[0]~22_combout\) # ((\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(0) & (\tL|Data|Mem|SIG_outPort_en~0_combout\ & \tL|Data|Mem|dataOut[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(0),
	datab => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	datac => \tL|Data|Mem|dataOut[0]~22_combout\,
	datad => \tL|Data|Mem|dataOut[2]~2_combout\,
	combout => \tL|Data|Mem|dataOut[0]~23_combout\);

-- Location: FF_X40_Y14_N7
\tL|Data|InstReg|out15_to_0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|Mem|dataOut[0]~23_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out15_to_0\(0));

-- Location: LCCOMB_X42_Y14_N14
\tL|Data|ALUCtrl|Mux16~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux16~2_combout\ = (\tL|Data|InstReg|out15_to_0\(3) & (!\tL|Data|InstReg|out15_to_0\(0) & (\tL|Data|InstReg|out15_to_0\(1) & \tL|Data|InstReg|out15_to_0\(5)))) # (!\tL|Data|InstReg|out15_to_0\(3) & (\tL|Data|InstReg|out15_to_0\(5) $ 
-- (((\tL|Data|InstReg|out15_to_0\(1)) # (!\tL|Data|InstReg|out15_to_0\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(0),
	datab => \tL|Data|InstReg|out15_to_0\(1),
	datac => \tL|Data|InstReg|out15_to_0\(5),
	datad => \tL|Data|InstReg|out15_to_0\(3),
	combout => \tL|Data|ALUCtrl|Mux16~2_combout\);

-- Location: LCCOMB_X41_Y14_N28
\tL|Data|ALUCtrl|Mux16~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux16~3_combout\ = (!\tL|Data|InstReg|out15_to_0\(4) & ((\tL|Data|InstReg|out15_to_0\(2) & ((\tL|Data|ALUCtrl|Mux3~1_combout\))) # (!\tL|Data|InstReg|out15_to_0\(2) & (\tL|Data|ALUCtrl|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(2),
	datab => \tL|Data|InstReg|out15_to_0\(4),
	datac => \tL|Data|ALUCtrl|Mux16~2_combout\,
	datad => \tL|Data|ALUCtrl|Mux3~1_combout\,
	combout => \tL|Data|ALUCtrl|Mux16~3_combout\);

-- Location: LCCOMB_X41_Y14_N12
\tL|Data|ALUCtrl|Mux16~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux16~5_combout\ = ((!\tL|Data|InstReg|out15_to_0\(0) & (\tL|Data|InstReg|out15_to_0\(4) & \tL|Data|ALUCtrl|Mux18~4_combout\))) # (!\tL|Control|WideOr6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(0),
	datab => \tL|Data|InstReg|out15_to_0\(4),
	datac => \tL|Data|ALUCtrl|Mux18~4_combout\,
	datad => \tL|Control|WideOr6~1_combout\,
	combout => \tL|Data|ALUCtrl|Mux16~5_combout\);

-- Location: LCCOMB_X41_Y14_N20
\tL|Data|ALUCtrl|Mux16~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux16~4_combout\ = (\tL|Control|WideOr7~combout\ & ((\tL|Data|ALUCtrl|Mux16~3_combout\) # ((\tL|Data|ALUCtrl|Mux16~5_combout\)))) # (!\tL|Control|WideOr7~combout\ & (((\tL|Data|ALUCtrl|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr7~combout\,
	datab => \tL|Data|ALUCtrl|Mux16~3_combout\,
	datac => \tL|Data|ALUCtrl|Mux11~1_combout\,
	datad => \tL|Data|ALUCtrl|Mux16~5_combout\,
	combout => \tL|Data|ALUCtrl|Mux16~4_combout\);

-- Location: LCCOMB_X37_Y10_N20
\tL|Data|RegHigh|output[19]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegHigh|output[19]~0_combout\ = (\tL|Data|ALUCtrl|Mux14~2_combout\) # (\tL|Data|ALUCtrl|Mux16~4_combout\ $ (!\tL|Data|ALUCtrl|Mux17~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datad => \tL|Data|ALUCtrl|Mux14~2_combout\,
	combout => \tL|Data|RegHigh|output[19]~0_combout\);

-- Location: LCCOMB_X37_Y10_N6
\tL|Data|RegHigh|output[19]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegHigh|output[19]~1_combout\ = (\tL|Data|RegHigh|output[19]~0_combout\) # ((\tL|Data|ALUCtrl|Mux15~2_combout\) # (!\tL|Data|ALUCtrl|Mux13~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegHigh|output[19]~0_combout\,
	datac => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datad => \tL|Data|ALUCtrl|Mux15~2_combout\,
	combout => \tL|Data|RegHigh|output[19]~1_combout\);

-- Location: LCCOMB_X34_Y14_N8
\tL|Data|ALU|Mux59~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux59~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|op_1~38_combout\))) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- (\tL|Data|ALU|Mult0|auto_generated|op_1~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output[19]~1_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Mult0|auto_generated|op_1~38_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|op_1~38_combout\,
	combout => \tL|Data|ALU|Mux59~0_combout\);

-- Location: FF_X34_Y14_N9
\tL|Data|RegHigh|output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux59~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(5));

-- Location: LCCOMB_X37_Y17_N6
\tL|Data|RegLow|output[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegLow|output[5]~feeder_combout\ = \tL|Data|RegFile|regs[31][5]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|RegFile|regs[31][5]~7_combout\,
	combout => \tL|Data|RegLow|output[5]~feeder_combout\);

-- Location: FF_X37_Y17_N7
\tL|Data|RegLow|output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegLow|output[5]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(5));

-- Location: FF_X42_Y14_N5
\tL|Data|MemDataReg|output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[5]~13_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(5));

-- Location: LCCOMB_X38_Y17_N6
\tL|Data|MemtoRegMux|output[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[5]~5_combout\ = (\tL|Data|ALUMux|Equal1~0_combout\ & (((\tL|Data|MemtoRegMux|output[20]~0_combout\)))) # (!\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|MemtoRegMux|output[20]~0_combout\ & (\tL|Data|MemDataReg|output\(5))) # 
-- (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|RegFile|regs[31][5]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemDataReg|output\(5),
	datab => \tL|Data|ALUMux|Equal1~0_combout\,
	datac => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datad => \tL|Data|RegFile|regs[31][5]~7_combout\,
	combout => \tL|Data|MemtoRegMux|output[5]~5_combout\);

-- Location: LCCOMB_X38_Y17_N12
\tL|Data|MemtoRegMux|output[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[5]~6_combout\ = (\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|MemtoRegMux|output[5]~5_combout\ & ((\tL|Data|RegLow|output\(5)))) # (!\tL|Data|MemtoRegMux|output[5]~5_combout\ & (\tL|Data|RegHigh|output\(5))))) # 
-- (!\tL|Data|ALUMux|Equal1~0_combout\ & (((\tL|Data|MemtoRegMux|output[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output\(5),
	datab => \tL|Data|ALUMux|Equal1~0_combout\,
	datac => \tL|Data|RegLow|output\(5),
	datad => \tL|Data|MemtoRegMux|output[5]~5_combout\,
	combout => \tL|Data|MemtoRegMux|output[5]~6_combout\);

-- Location: FF_X39_Y25_N19
\tL|Data|RegFile|regs[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[5]~6_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][5]~q\);

-- Location: LCCOMB_X39_Y25_N8
\tL|Data|RegFile|Mux58~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux58~12_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|regs[10][5]~q\) # (\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[8][5]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|regs[8][5]~q\,
	datac => \tL|Data|RegFile|regs[10][5]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux58~12_combout\);

-- Location: LCCOMB_X38_Y17_N22
\tL|Data|RegFile|Mux58~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux58~13_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux58~12_combout\ & ((\tL|Data|RegFile|regs[11][5]~q\))) # (!\tL|Data|RegFile|Mux58~12_combout\ & (\tL|Data|RegFile|regs[9][5]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|Mux58~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|Mux58~12_combout\,
	datac => \tL|Data|RegFile|regs[9][5]~q\,
	datad => \tL|Data|RegFile|regs[11][5]~q\,
	combout => \tL|Data|RegFile|Mux58~13_combout\);

-- Location: LCCOMB_X50_Y21_N0
\tL|Data|RegFile|Mux58~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux58~14_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|regs[5][5]~q\) # (\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[4][5]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[4][5]~q\,
	datac => \tL|Data|RegFile|regs[5][5]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux58~14_combout\);

-- Location: LCCOMB_X49_Y20_N12
\tL|Data|RegFile|Mux58~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux58~15_combout\ = (\tL|Data|RegFile|Mux58~14_combout\ & (((\tL|Data|RegFile|regs[7][5]~q\)) # (!\tL|Data|InstReg|out20_to_16\(1)))) # (!\tL|Data|RegFile|Mux58~14_combout\ & (\tL|Data|InstReg|out20_to_16\(1) & 
-- (\tL|Data|RegFile|regs[6][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux58~14_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[6][5]~q\,
	datad => \tL|Data|RegFile|regs[7][5]~q\,
	combout => \tL|Data|RegFile|Mux58~15_combout\);

-- Location: LCCOMB_X52_Y19_N8
\tL|Data|RegFile|Mux58~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux58~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~6_combout\ & (((\tL|Data|RegFile|regs[2][5]~q\) # (\tL|Data|RegFile|rd_data1[17]~2_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & (\tL|Data|RegFile|regs[1][5]~q\ & 
-- ((!\tL|Data|RegFile|rd_data1[17]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[1][5]~q\,
	datab => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	datac => \tL|Data|RegFile|regs[2][5]~q\,
	datad => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	combout => \tL|Data|RegFile|Mux58~16_combout\);

-- Location: LCCOMB_X49_Y20_N0
\tL|Data|RegFile|Mux58~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux58~17_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & ((\tL|Data|RegFile|Mux58~16_combout\ & (\tL|Data|RegFile|regs[3][5]~q\)) # (!\tL|Data|RegFile|Mux58~16_combout\ & ((\tL|Data|RegFile|Mux58~15_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & (((\tL|Data|RegFile|Mux58~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[3][5]~q\,
	datab => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datac => \tL|Data|RegFile|Mux58~15_combout\,
	datad => \tL|Data|RegFile|Mux58~16_combout\,
	combout => \tL|Data|RegFile|Mux58~17_combout\);

-- Location: LCCOMB_X38_Y20_N26
\tL|Data|RegFile|Mux58~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux58~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~5_combout\ & (\tL|Data|RegFile|rd_data1[17]~4_combout\)) # (!\tL|Data|RegFile|rd_data1[17]~5_combout\ & ((\tL|Data|RegFile|rd_data1[17]~4_combout\ & (\tL|Data|RegFile|Mux58~13_combout\)) 
-- # (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & ((\tL|Data|RegFile|Mux58~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datac => \tL|Data|RegFile|Mux58~13_combout\,
	datad => \tL|Data|RegFile|Mux58~17_combout\,
	combout => \tL|Data|RegFile|Mux58~18_combout\);

-- Location: LCCOMB_X35_Y19_N22
\tL|Data|RegFile|Mux58~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux58~9_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[23][5]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[19][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|RegFile|regs[19][5]~q\,
	datac => \tL|Data|RegFile|regs[23][5]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux58~9_combout\);

-- Location: LCCOMB_X35_Y19_N20
\tL|Data|RegFile|Mux58~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux58~10_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|Mux58~9_combout\ & (\tL|Data|RegFile|regs[31][5]~q\)) # (!\tL|Data|RegFile|Mux58~9_combout\ & ((\tL|Data|RegFile|regs[27][5]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|Mux58~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|RegFile|regs[31][5]~q\,
	datac => \tL|Data|RegFile|Mux58~9_combout\,
	datad => \tL|Data|RegFile|regs[27][5]~q\,
	combout => \tL|Data|RegFile|Mux58~10_combout\);

-- Location: LCCOMB_X40_Y24_N24
\tL|Data|RegFile|Mux58~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux58~6_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|InstReg|out20_to_16\(3))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[24][5]~q\)) # (!\tL|Data|InstReg|out20_to_16\(3) 
-- & ((\tL|Data|RegFile|regs[16][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[24][5]~q\,
	datad => \tL|Data|RegFile|regs[16][5]~q\,
	combout => \tL|Data|RegFile|Mux58~6_combout\);

-- Location: LCCOMB_X39_Y21_N4
\tL|Data|RegFile|Mux58~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux58~7_combout\ = (\tL|Data|RegFile|Mux58~6_combout\ & ((\tL|Data|RegFile|regs[28][5]~q\) # ((!\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|RegFile|Mux58~6_combout\ & (((\tL|Data|RegFile|regs[20][5]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[28][5]~q\,
	datab => \tL|Data|RegFile|Mux58~6_combout\,
	datac => \tL|Data|RegFile|regs[20][5]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux58~7_combout\);

-- Location: LCCOMB_X36_Y21_N22
\tL|Data|RegFile|Mux58~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux58~4_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|InstReg|out20_to_16\(3))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[25][5]~q\)) # (!\tL|Data|InstReg|out20_to_16\(3) 
-- & ((\tL|Data|RegFile|regs[17][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[25][5]~q\,
	datad => \tL|Data|RegFile|regs[17][5]~q\,
	combout => \tL|Data|RegFile|Mux58~4_combout\);

-- Location: LCCOMB_X40_Y21_N16
\tL|Data|RegFile|Mux58~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux58~5_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|Mux58~4_combout\ & ((\tL|Data|RegFile|regs[29][5]~q\))) # (!\tL|Data|RegFile|Mux58~4_combout\ & (\tL|Data|RegFile|regs[21][5]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|Mux58~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|Mux58~4_combout\,
	datac => \tL|Data|RegFile|regs[21][5]~q\,
	datad => \tL|Data|RegFile|regs[29][5]~q\,
	combout => \tL|Data|RegFile|Mux58~5_combout\);

-- Location: LCCOMB_X39_Y21_N0
\tL|Data|RegFile|Mux58~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux58~8_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|InstReg|out20_to_16\(0))) # (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux58~5_combout\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|Mux58~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|Mux58~7_combout\,
	datad => \tL|Data|RegFile|Mux58~5_combout\,
	combout => \tL|Data|RegFile|Mux58~8_combout\);

-- Location: LCCOMB_X40_Y25_N4
\tL|Data|RegFile|Mux58~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux58~2_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3)) # ((\tL|Data|RegFile|regs[22][5]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(2) & (!\tL|Data|InstReg|out20_to_16\(3) & 
-- ((\tL|Data|RegFile|regs[18][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[22][5]~q\,
	datad => \tL|Data|RegFile|regs[18][5]~q\,
	combout => \tL|Data|RegFile|Mux58~2_combout\);

-- Location: LCCOMB_X38_Y23_N6
\tL|Data|RegFile|Mux58~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux58~3_combout\ = (\tL|Data|RegFile|Mux58~2_combout\ & (((\tL|Data|RegFile|regs[30][5]~q\) # (!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux58~2_combout\ & (\tL|Data|RegFile|regs[26][5]~q\ & 
-- ((\tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux58~2_combout\,
	datab => \tL|Data|RegFile|regs[26][5]~q\,
	datac => \tL|Data|RegFile|regs[30][5]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux58~3_combout\);

-- Location: LCCOMB_X38_Y20_N20
\tL|Data|RegFile|Mux58~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux58~11_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux58~8_combout\ & (\tL|Data|RegFile|Mux58~10_combout\)) # (!\tL|Data|RegFile|Mux58~8_combout\ & ((\tL|Data|RegFile|Mux58~3_combout\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|Mux58~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux58~10_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|Mux58~8_combout\,
	datad => \tL|Data|RegFile|Mux58~3_combout\,
	combout => \tL|Data|RegFile|Mux58~11_combout\);

-- Location: LCCOMB_X38_Y22_N14
\tL|Data|RegFile|Mux58~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux58~19_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1)) # ((\tL|Data|RegFile|regs[13][5]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(0) & (!\tL|Data|InstReg|out20_to_16\(1) & 
-- ((\tL|Data|RegFile|regs[12][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[13][5]~q\,
	datad => \tL|Data|RegFile|regs[12][5]~q\,
	combout => \tL|Data|RegFile|Mux58~19_combout\);

-- Location: LCCOMB_X38_Y22_N8
\tL|Data|RegFile|Mux58~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux58~20_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux58~19_combout\ & (\tL|Data|RegFile|regs[15][5]~q\)) # (!\tL|Data|RegFile|Mux58~19_combout\ & ((\tL|Data|RegFile|regs[14][5]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|Mux58~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[15][5]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|Mux58~19_combout\,
	datad => \tL|Data|RegFile|regs[14][5]~q\,
	combout => \tL|Data|RegFile|Mux58~20_combout\);

-- Location: LCCOMB_X38_Y20_N8
\tL|Data|RegFile|Mux58~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux58~21_combout\ = (\tL|Data|RegFile|Mux58~18_combout\ & (((\tL|Data|RegFile|Mux58~20_combout\) # (!\tL|Data|RegFile|rd_data1[17]~5_combout\)))) # (!\tL|Data|RegFile|Mux58~18_combout\ & (\tL|Data|RegFile|Mux58~11_combout\ & 
-- ((\tL|Data|RegFile|rd_data1[17]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux58~18_combout\,
	datab => \tL|Data|RegFile|Mux58~11_combout\,
	datac => \tL|Data|RegFile|Mux58~20_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	combout => \tL|Data|RegFile|Mux58~21_combout\);

-- Location: LCCOMB_X40_Y17_N10
\tL|Data|RegFile|Mux58~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux58~22_combout\ = (\tL|Data|RegFile|Mux58~21_combout\ & ((\tL|Data|InstReg|out20_to_16\(2)) # ((\tL|Data|InstReg|out20_to_16\(0)) # (\tL|Data|RegFile|rd_data1[17]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	datad => \tL|Data|RegFile|Mux58~21_combout\,
	combout => \tL|Data|RegFile|Mux58~22_combout\);

-- Location: FF_X40_Y17_N11
\tL|Data|RegFile|rd_data1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux58~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(5));

-- Location: LCCOMB_X37_Y18_N8
\tL|Data|RegB|output[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegB|output[5]~feeder_combout\ = \tL|Data|RegFile|rd_data1\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|rd_data1\(5),
	combout => \tL|Data|RegB|output[5]~feeder_combout\);

-- Location: FF_X37_Y18_N9
\tL|Data|RegB|output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegB|output[5]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(5));

-- Location: IOIBUF_X51_Y54_N1
\input[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(2),
	o => \input[2]~input_o\);

-- Location: LCCOMB_X47_Y42_N18
\tL|Data|Mem|InputPort0|output[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|InputPort0|output[2]~feeder_combout\ = \input[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \input[2]~input_o\,
	combout => \tL|Data|Mem|InputPort0|output[2]~feeder_combout\);

-- Location: FF_X47_Y42_N19
\tL|Data|Mem|InputPort0|output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|InputPort0|output[2]~feeder_combout\,
	ena => \ALT_INV_button0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|InputPort0|output\(2));

-- Location: FF_X47_Y42_N29
\tL|Data|Mem|InputPort1|output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \input[2]~input_o\,
	sload => VCC,
	ena => \ALT_INV_button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|InputPort1|output\(2));

-- Location: LCCOMB_X47_Y42_N28
\tL|Data|Mem|dataOut[2]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[2]~1_combout\ = (\tL|Data|Mem|dataOut[9]~0_combout\ & ((\tL|Data|Mem|InputPort1|output\(2)) # ((\tL|Data|Mem|InputPort0|output\(2) & \tL|Data|Mem|Equal0~10_combout\)))) # (!\tL|Data|Mem|dataOut[9]~0_combout\ & 
-- (\tL|Data|Mem|InputPort0|output\(2) & ((\tL|Data|Mem|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|dataOut[9]~0_combout\,
	datab => \tL|Data|Mem|InputPort0|output\(2),
	datac => \tL|Data|Mem|InputPort1|output\(2),
	datad => \tL|Data|Mem|Equal0~10_combout\,
	combout => \tL|Data|Mem|dataOut[2]~1_combout\);

-- Location: LCCOMB_X39_Y16_N28
\tL|Data|Mem|dataOut[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[2]~3_combout\ = (\tL|Data|Mem|dataOut[2]~1_combout\) # ((\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(2) & (\tL|Data|Mem|SIG_outPort_en~0_combout\ & \tL|Data|Mem|dataOut[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(2),
	datab => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	datac => \tL|Data|Mem|dataOut[2]~1_combout\,
	datad => \tL|Data|Mem|dataOut[2]~2_combout\,
	combout => \tL|Data|Mem|dataOut[2]~3_combout\);

-- Location: FF_X40_Y14_N21
\tL|Data|InstReg|out15_to_0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|Mem|dataOut[2]~3_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out15_to_0\(2));

-- Location: LCCOMB_X42_Y14_N8
\tL|Data|ALUCtrl|Mux18~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux18~4_combout\ = (!\tL|Data|InstReg|out15_to_0\(2) & (\tL|Data|InstReg|out15_to_0\(3) & (!\tL|Data|InstReg|out15_to_0\(5) & !\tL|Data|InstReg|out15_to_0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(2),
	datab => \tL|Data|InstReg|out15_to_0\(3),
	datac => \tL|Data|InstReg|out15_to_0\(5),
	datad => \tL|Data|InstReg|out15_to_0\(1),
	combout => \tL|Data|ALUCtrl|Mux18~4_combout\);

-- Location: LCCOMB_X41_Y14_N30
\tL|Data|ALUCtrl|Mux18~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux18~7_combout\ = (!\tL|Control|WideOr2~3_combout\ & (\tL|Data|InstReg|out15_to_0\(4) & (\tL|Data|ALUCtrl|Mux18~4_combout\ & \tL|Control|WideOr6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr2~3_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(4),
	datac => \tL|Data|ALUCtrl|Mux18~4_combout\,
	datad => \tL|Control|WideOr6~1_combout\,
	combout => \tL|Data|ALUCtrl|Mux18~7_combout\);

-- Location: FF_X36_Y15_N7
\tL|Data|RegLow|output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegLow|output[4]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(4));

-- Location: FF_X41_Y15_N27
\tL|Data|MemDataReg|output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[4]~5_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(4));

-- Location: LCCOMB_X34_Y14_N14
\tL|Data|ALU|Mux60~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux60~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~36_combout\)) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- ((\tL|Data|ALU|Mult0|auto_generated|op_1~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output[19]~1_combout\,
	datab => \tL|Data|ALU|Mult1|auto_generated|op_1~36_combout\,
	datac => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|op_1~36_combout\,
	combout => \tL|Data|ALU|Mux60~0_combout\);

-- Location: FF_X34_Y14_N15
\tL|Data|RegHigh|output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux60~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(4));

-- Location: LCCOMB_X36_Y16_N6
\tL|Data|MemtoRegMux|output[4]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[4]~1_combout\ = (\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|MemtoRegMux|output[20]~0_combout\) # ((\tL|Data|RegHigh|output\(4))))) # (!\tL|Data|ALUMux|Equal1~0_combout\ & (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & 
-- (\tL|Data|RegFile|regs[31][4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUMux|Equal1~0_combout\,
	datab => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datac => \tL|Data|RegFile|regs[31][4]~8_combout\,
	datad => \tL|Data|RegHigh|output\(4),
	combout => \tL|Data|MemtoRegMux|output[4]~1_combout\);

-- Location: LCCOMB_X36_Y16_N8
\tL|Data|MemtoRegMux|output[4]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[4]~2_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|MemtoRegMux|output[4]~1_combout\ & (\tL|Data|RegLow|output\(4))) # (!\tL|Data|MemtoRegMux|output[4]~1_combout\ & ((\tL|Data|MemDataReg|output\(4)))))) # 
-- (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & (((\tL|Data|MemtoRegMux|output[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegLow|output\(4),
	datab => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datac => \tL|Data|MemDataReg|output\(4),
	datad => \tL|Data|MemtoRegMux|output[4]~1_combout\,
	combout => \tL|Data|MemtoRegMux|output[4]~2_combout\);

-- Location: FF_X39_Y22_N19
\tL|Data|RegFile|regs[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[4]~2_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[12][4]~q\);

-- Location: LCCOMB_X36_Y22_N16
\tL|Data|RegFile|Mux59~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux59~19_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|regs[14][4]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[12][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[12][4]~q\,
	datac => \tL|Data|RegFile|regs[14][4]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux59~19_combout\);

-- Location: LCCOMB_X39_Y22_N8
\tL|Data|RegFile|Mux59~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux59~20_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux59~19_combout\ & (\tL|Data|RegFile|regs[15][4]~q\)) # (!\tL|Data|RegFile|Mux59~19_combout\ & ((\tL|Data|RegFile|regs[13][4]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|Mux59~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|Mux59~19_combout\,
	datac => \tL|Data|RegFile|regs[15][4]~q\,
	datad => \tL|Data|RegFile|regs[13][4]~q\,
	combout => \tL|Data|RegFile|Mux59~20_combout\);

-- Location: LCCOMB_X51_Y20_N24
\tL|Data|RegFile|Mux59~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux59~14_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|regs[6][4]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[4][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[4][4]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[6][4]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux59~14_combout\);

-- Location: LCCOMB_X50_Y20_N16
\tL|Data|RegFile|Mux59~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux59~15_combout\ = (\tL|Data|RegFile|Mux59~14_combout\ & ((\tL|Data|RegFile|regs[7][4]~q\) # ((!\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|RegFile|Mux59~14_combout\ & (((\tL|Data|RegFile|regs[5][4]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[7][4]~q\,
	datab => \tL|Data|RegFile|Mux59~14_combout\,
	datac => \tL|Data|RegFile|regs[5][4]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux59~15_combout\);

-- Location: LCCOMB_X47_Y19_N30
\tL|Data|RegFile|Mux59~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux59~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & ((\tL|Data|RegFile|Mux59~15_combout\) # ((\tL|Data|RegFile|rd_data1[17]~6_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & (((\tL|Data|RegFile|regs[1][4]~q\ & 
-- !\tL|Data|RegFile|rd_data1[17]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux59~15_combout\,
	datab => \tL|Data|RegFile|regs[1][4]~q\,
	datac => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	combout => \tL|Data|RegFile|Mux59~16_combout\);

-- Location: LCCOMB_X47_Y18_N0
\tL|Data|RegFile|Mux59~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux59~17_combout\ = (\tL|Data|RegFile|Mux59~16_combout\ & ((\tL|Data|RegFile|regs[3][4]~q\) # ((!\tL|Data|RegFile|rd_data1[17]~6_combout\)))) # (!\tL|Data|RegFile|Mux59~16_combout\ & (((\tL|Data|RegFile|regs[2][4]~q\ & 
-- \tL|Data|RegFile|rd_data1[17]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux59~16_combout\,
	datab => \tL|Data|RegFile|regs[3][4]~q\,
	datac => \tL|Data|RegFile|regs[2][4]~q\,
	datad => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	combout => \tL|Data|RegFile|Mux59~17_combout\);

-- Location: LCCOMB_X38_Y20_N12
\tL|Data|RegFile|Mux59~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux59~4_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|regs[25][4]~q\) # (\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[17][4]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[17][4]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[25][4]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux59~4_combout\);

-- Location: LCCOMB_X38_Y19_N24
\tL|Data|RegFile|Mux59~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux59~5_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|Mux59~4_combout\ & (\tL|Data|RegFile|regs[29][4]~q\)) # (!\tL|Data|RegFile|Mux59~4_combout\ & ((\tL|Data|RegFile|regs[21][4]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|Mux59~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[29][4]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[21][4]~q\,
	datad => \tL|Data|RegFile|Mux59~4_combout\,
	combout => \tL|Data|RegFile|Mux59~5_combout\);

-- Location: LCCOMB_X38_Y21_N24
\tL|Data|RegFile|Mux59~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux59~8_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|InstReg|out20_to_16\(3))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[24][4]~q\)) # (!\tL|Data|InstReg|out20_to_16\(3) 
-- & ((\tL|Data|RegFile|regs[16][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[24][4]~q\,
	datad => \tL|Data|RegFile|regs[16][4]~q\,
	combout => \tL|Data|RegFile|Mux59~8_combout\);

-- Location: LCCOMB_X39_Y21_N24
\tL|Data|RegFile|Mux59~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux59~9_combout\ = (\tL|Data|RegFile|Mux59~8_combout\ & ((\tL|Data|RegFile|regs[28][4]~q\) # ((!\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|RegFile|Mux59~8_combout\ & (((\tL|Data|RegFile|regs[20][4]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[28][4]~q\,
	datab => \tL|Data|RegFile|Mux59~8_combout\,
	datac => \tL|Data|RegFile|regs[20][4]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux59~9_combout\);

-- Location: LCCOMB_X42_Y23_N28
\tL|Data|RegFile|Mux59~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux59~6_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|InstReg|out20_to_16\(2))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[22][4]~q\)) # (!\tL|Data|InstReg|out20_to_16\(2) 
-- & ((\tL|Data|RegFile|regs[18][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[22][4]~q\,
	datad => \tL|Data|RegFile|regs[18][4]~q\,
	combout => \tL|Data|RegFile|Mux59~6_combout\);

-- Location: LCCOMB_X46_Y23_N20
\tL|Data|RegFile|Mux59~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux59~7_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|Mux59~6_combout\ & ((\tL|Data|RegFile|regs[30][4]~q\))) # (!\tL|Data|RegFile|Mux59~6_combout\ & (\tL|Data|RegFile|regs[26][4]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|Mux59~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|RegFile|Mux59~6_combout\,
	datac => \tL|Data|RegFile|regs[26][4]~q\,
	datad => \tL|Data|RegFile|regs[30][4]~q\,
	combout => \tL|Data|RegFile|Mux59~7_combout\);

-- Location: LCCOMB_X39_Y19_N28
\tL|Data|RegFile|Mux59~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux59~10_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|Mux59~7_combout\) # (\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|Mux59~9_combout\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|Mux59~9_combout\,
	datac => \tL|Data|RegFile|Mux59~7_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux59~10_combout\);

-- Location: LCCOMB_X35_Y21_N24
\tL|Data|RegFile|Mux59~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux59~11_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3)) # ((\tL|Data|RegFile|regs[23][4]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(2) & (!\tL|Data|InstReg|out20_to_16\(3) & 
-- ((\tL|Data|RegFile|regs[19][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[23][4]~q\,
	datad => \tL|Data|RegFile|regs[19][4]~q\,
	combout => \tL|Data|RegFile|Mux59~11_combout\);

-- Location: LCCOMB_X34_Y21_N24
\tL|Data|RegFile|Mux59~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux59~12_combout\ = (\tL|Data|RegFile|Mux59~11_combout\ & (((\tL|Data|RegFile|regs[31][4]~q\) # (!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux59~11_combout\ & (\tL|Data|RegFile|regs[27][4]~q\ & 
-- ((\tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux59~11_combout\,
	datab => \tL|Data|RegFile|regs[27][4]~q\,
	datac => \tL|Data|RegFile|regs[31][4]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux59~12_combout\);

-- Location: LCCOMB_X36_Y18_N24
\tL|Data|RegFile|Mux59~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux59~13_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux59~10_combout\ & ((\tL|Data|RegFile|Mux59~12_combout\))) # (!\tL|Data|RegFile|Mux59~10_combout\ & (\tL|Data|RegFile|Mux59~5_combout\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|Mux59~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|Mux59~5_combout\,
	datac => \tL|Data|RegFile|Mux59~10_combout\,
	datad => \tL|Data|RegFile|Mux59~12_combout\,
	combout => \tL|Data|RegFile|Mux59~13_combout\);

-- Location: LCCOMB_X37_Y18_N22
\tL|Data|RegFile|Mux59~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux59~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~5_combout\ & (((\tL|Data|RegFile|rd_data1[17]~4_combout\) # (\tL|Data|RegFile|Mux59~13_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~5_combout\ & (\tL|Data|RegFile|Mux59~17_combout\ & 
-- (!\tL|Data|RegFile|rd_data1[17]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datab => \tL|Data|RegFile|Mux59~17_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datad => \tL|Data|RegFile|Mux59~13_combout\,
	combout => \tL|Data|RegFile|Mux59~18_combout\);

-- Location: LCCOMB_X36_Y18_N18
\tL|Data|RegFile|Mux59~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux59~2_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|regs[9][4]~q\) # (\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[8][4]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[8][4]~q\,
	datac => \tL|Data|RegFile|regs[9][4]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux59~2_combout\);

-- Location: LCCOMB_X36_Y18_N20
\tL|Data|RegFile|Mux59~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux59~3_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux59~2_combout\ & ((\tL|Data|RegFile|regs[11][4]~q\))) # (!\tL|Data|RegFile|Mux59~2_combout\ & (\tL|Data|RegFile|regs[10][4]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|Mux59~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|Mux59~2_combout\,
	datac => \tL|Data|RegFile|regs[10][4]~q\,
	datad => \tL|Data|RegFile|regs[11][4]~q\,
	combout => \tL|Data|RegFile|Mux59~3_combout\);

-- Location: LCCOMB_X37_Y18_N28
\tL|Data|RegFile|Mux59~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux59~21_combout\ = (\tL|Data|RegFile|rd_data1[17]~4_combout\ & ((\tL|Data|RegFile|Mux59~18_combout\ & (\tL|Data|RegFile|Mux59~20_combout\)) # (!\tL|Data|RegFile|Mux59~18_combout\ & ((\tL|Data|RegFile|Mux59~3_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & (((\tL|Data|RegFile|Mux59~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux59~20_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datac => \tL|Data|RegFile|Mux59~18_combout\,
	datad => \tL|Data|RegFile|Mux59~3_combout\,
	combout => \tL|Data|RegFile|Mux59~21_combout\);

-- Location: LCCOMB_X40_Y17_N24
\tL|Data|RegFile|Mux59~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux59~22_combout\ = (\tL|Data|RegFile|Mux59~21_combout\ & ((\tL|Data|InstReg|out20_to_16\(2)) # ((\tL|Data|InstReg|out20_to_16\(0)) # (\tL|Data|RegFile|rd_data1[17]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	datad => \tL|Data|RegFile|Mux59~21_combout\,
	combout => \tL|Data|RegFile|Mux59~22_combout\);

-- Location: FF_X40_Y17_N25
\tL|Data|RegFile|rd_data1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux59~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(4));

-- Location: LCCOMB_X40_Y17_N2
\tL|Data|RegB|output[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegB|output[4]~feeder_combout\ = \tL|Data|RegFile|rd_data1\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|rd_data1\(4),
	combout => \tL|Data|RegB|output[4]~feeder_combout\);

-- Location: FF_X40_Y17_N3
\tL|Data|RegB|output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegB|output[4]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(4));

-- Location: IOIBUF_X54_Y54_N15
\input[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(6),
	o => \input[6]~input_o\);

-- Location: FF_X47_Y42_N11
\tL|Data|Mem|InputPort0|output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \input[6]~input_o\,
	sload => VCC,
	ena => \ALT_INV_button0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|InputPort0|output\(6));

-- Location: FF_X47_Y42_N25
\tL|Data|Mem|InputPort1|output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \input[6]~input_o\,
	sload => VCC,
	ena => \ALT_INV_button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|InputPort1|output\(6));

-- Location: LCCOMB_X47_Y42_N24
\tL|Data|Mem|dataOut[6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[6]~6_combout\ = (\tL|Data|Mem|InputPort0|output\(6) & ((\tL|Data|Mem|Equal0~10_combout\) # ((\tL|Data|Mem|dataOut[9]~0_combout\ & \tL|Data|Mem|InputPort1|output\(6))))) # (!\tL|Data|Mem|InputPort0|output\(6) & 
-- (\tL|Data|Mem|dataOut[9]~0_combout\ & (\tL|Data|Mem|InputPort1|output\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|InputPort0|output\(6),
	datab => \tL|Data|Mem|dataOut[9]~0_combout\,
	datac => \tL|Data|Mem|InputPort1|output\(6),
	datad => \tL|Data|Mem|Equal0~10_combout\,
	combout => \tL|Data|Mem|dataOut[6]~6_combout\);

-- Location: LCCOMB_X41_Y15_N4
\tL|Data|Mem|dataOut[6]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[6]~7_combout\ = (\tL|Data|Mem|dataOut[6]~6_combout\) # ((\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(6) & (\tL|Data|Mem|SIG_outPort_en~0_combout\ & \tL|Data|Mem|dataOut[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(6),
	datab => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	datac => \tL|Data|Mem|dataOut[6]~6_combout\,
	datad => \tL|Data|Mem|dataOut[2]~2_combout\,
	combout => \tL|Data|Mem|dataOut[6]~7_combout\);

-- Location: FF_X41_Y15_N21
\tL|Data|InstReg|out15_to_0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|Mem|dataOut[6]~7_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out15_to_0\(6));

-- Location: LCCOMB_X34_Y13_N2
\tL|Data|ALU|ShiftRight1~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~54_combout\ = (\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegFile|rd_data1\(21)))) # (!\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegFile|rd_data1\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(6),
	datab => \tL|Data|InstReg|out15_to_0\(7),
	datac => \tL|Data|RegFile|rd_data1\(19),
	datad => \tL|Data|RegFile|rd_data1\(21),
	combout => \tL|Data|ALU|ShiftRight1~54_combout\);

-- Location: LCCOMB_X35_Y13_N16
\tL|Data|ALU|ShiftRight1~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~60_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & (((\tL|Data|ALU|ShiftRight1~50_combout\)))) # (!\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftRight1~54_combout\) # ((\tL|Data|ALU|ShiftRight1~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight1~54_combout\,
	datab => \tL|Data|ALU|ShiftRight1~50_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(8),
	datad => \tL|Data|ALU|ShiftRight1~53_combout\,
	combout => \tL|Data|ALU|ShiftRight1~60_combout\);

-- Location: LCCOMB_X35_Y13_N6
\tL|Data|ALU|ShiftRight0~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~66_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|ALU|ShiftRight1~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[18]~48_combout\,
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|ALU|ShiftRight1~60_combout\,
	combout => \tL|Data|ALU|ShiftRight0~66_combout\);

-- Location: LCCOMB_X36_Y11_N12
\tL|Data|ALU|ShiftRight0~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~84_combout\ = (\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|ALU|ShiftRight0~68_combout\))) # (!\tL|Data|InstReg|out15_to_0\(9) & (\tL|Data|ALU|ShiftRight0~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(9),
	datac => \tL|Data|ALU|ShiftRight0~66_combout\,
	datad => \tL|Data|ALU|ShiftRight0~68_combout\,
	combout => \tL|Data|ALU|ShiftRight0~84_combout\);

-- Location: LCCOMB_X38_Y11_N16
\tL|Data|ALU|Mux29~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux29~9_combout\ = (\tL|Data|ALU|Mux21~19_combout\ & ((\tL|Data|InstReg|out15_to_0\(10)) # ((\tL|Data|ALU|Mux21~5_combout\ & \tL|Data|ALU|Mux21~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~5_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(10),
	datac => \tL|Data|ALU|Mux21~7_combout\,
	datad => \tL|Data|ALU|Mux21~19_combout\,
	combout => \tL|Data|ALU|Mux29~9_combout\);

-- Location: LCCOMB_X38_Y11_N2
\tL|Data|ALU|Mux29~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux29~10_combout\ = (\tL|Data|ALU|Mux21~19_combout\ & ((\tL|Data|ALU|Mux21~7_combout\) # (!\tL|Data|InstReg|out15_to_0\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~7_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(10),
	datad => \tL|Data|ALU|Mux21~19_combout\,
	combout => \tL|Data|ALU|Mux29~10_combout\);

-- Location: LCCOMB_X37_Y11_N28
\tL|Data|ALU|Mux29~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux29~11_combout\ = (\tL|Data|ALU|Mux29~9_combout\ & ((\tL|Data|ALUCtrl|Mux15~2_combout\) # ((\tL|Data|ALU|Mux21~16_combout\) # (!\tL|Data|ALU|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|ALU|Mux29~9_combout\,
	datac => \tL|Data|ALU|Mux21~16_combout\,
	datad => \tL|Data|ALU|Mux29~10_combout\,
	combout => \tL|Data|ALU|Mux29~11_combout\);

-- Location: LCCOMB_X35_Y11_N10
\tL|Data|ALU|ShiftRight1~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~43_combout\ = (!\tL|Data|InstReg|out15_to_0\(6) & ((\tL|Data|InstReg|out15_to_0\(7) & (\tL|Data|RegBMux|output[8]~21_combout\)) # (!\tL|Data|InstReg|out15_to_0\(7) & ((\tL|Data|RegBMux|output[6]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[8]~21_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(6),
	datac => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|RegBMux|output[6]~15_combout\,
	combout => \tL|Data|ALU|ShiftRight1~43_combout\);

-- Location: LCCOMB_X35_Y13_N22
\tL|Data|ALU|ShiftRight1~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight1~44_combout\ = (\tL|Data|ALU|ShiftRight1~43_combout\) # ((\tL|Data|InstReg|out15_to_0\(6) & \tL|Data|ALU|ShiftRight1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight1~43_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(6),
	datad => \tL|Data|ALU|ShiftRight1~32_combout\,
	combout => \tL|Data|ALU|ShiftRight1~44_combout\);

-- Location: LCCOMB_X35_Y13_N12
\tL|Data|ALU|Mux29~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux29~12_combout\ = (\tL|Data|ALU|ShiftRight1~27_combout\ & ((\tL|Data|ALU|Mux29~2_combout\) # ((\tL|Data|ALU|ShiftRight1~44_combout\)))) # (!\tL|Data|ALU|ShiftRight1~27_combout\ & (!\tL|Data|ALU|Mux29~2_combout\ & 
-- ((\tL|Data|ALU|ShiftRight1~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight1~27_combout\,
	datab => \tL|Data|ALU|Mux29~2_combout\,
	datac => \tL|Data|ALU|ShiftRight1~44_combout\,
	datad => \tL|Data|ALU|ShiftRight1~74_combout\,
	combout => \tL|Data|ALU|Mux29~12_combout\);

-- Location: LCCOMB_X35_Y13_N26
\tL|Data|ALU|Mux29~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux29~13_combout\ = (\tL|Data|ALU|Mux29~2_combout\ & ((\tL|Data|ALU|Mux29~12_combout\ & (\tL|Data|ALU|ShiftRight0~65_combout\)) # (!\tL|Data|ALU|Mux29~12_combout\ & ((\tL|Data|ALU|ShiftRight1~73_combout\))))) # (!\tL|Data|ALU|Mux29~2_combout\ 
-- & (((\tL|Data|ALU|Mux29~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~65_combout\,
	datab => \tL|Data|ALU|Mux29~2_combout\,
	datac => \tL|Data|ALU|Mux29~12_combout\,
	datad => \tL|Data|ALU|ShiftRight1~73_combout\,
	combout => \tL|Data|ALU|Mux29~13_combout\);

-- Location: LCCOMB_X37_Y9_N0
\tL|Data|ALU|Mux29~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux29~16_combout\ = (!\tL|Data|InstReg|out15_to_0\(9) & (!\tL|Data|InstReg|out15_to_0\(10) & (\tL|Data|ALU|ShiftLeft0~33_combout\ & !\tL|Data|InstReg|out15_to_0\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datab => \tL|Data|InstReg|out15_to_0\(10),
	datac => \tL|Data|ALU|ShiftLeft0~33_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(8),
	combout => \tL|Data|ALU|Mux29~16_combout\);

-- Location: LCCOMB_X37_Y11_N30
\tL|Data|ALU|Mux29~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux29~14_combout\ = (\tL|Data|ALU|Mux29~10_combout\ & (\tL|Data|ALU|Mux29~13_combout\ & ((!\tL|Data|ALU|Mux29~9_combout\)))) # (!\tL|Data|ALU|Mux29~10_combout\ & (((\tL|Data|ALU|Mux29~16_combout\) # (\tL|Data|ALU|Mux29~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux29~10_combout\,
	datab => \tL|Data|ALU|Mux29~13_combout\,
	datac => \tL|Data|ALU|Mux29~16_combout\,
	datad => \tL|Data|ALU|Mux29~9_combout\,
	combout => \tL|Data|ALU|Mux29~14_combout\);

-- Location: LCCOMB_X40_Y11_N30
\tL|Data|ALU|Add0~171\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~171_combout\ = (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(2)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr8~combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|RegFile|rd_data0\(2),
	datad => \tL|Data|PCReg|output\(2),
	combout => \tL|Data|ALU|Add0~171_combout\);

-- Location: LCCOMB_X40_Y11_N20
\tL|Data|ALU|Add0~170\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~170_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\ & ((!\tL|Data|RegAMux|output[2]~9_combout\))) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (\tL|Data|RegBMux|output[2]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[2]~31_combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datad => \tL|Data|RegAMux|output[2]~9_combout\,
	combout => \tL|Data|ALU|Add0~170_combout\);

-- Location: LCCOMB_X40_Y11_N12
\tL|Data|ALU|Mux29~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux29~5_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux21~12_combout\) # ((\tL|Data|ALU|Add0~170_combout\)))) # (!\tL|Data|ALU|Mux21~13_combout\ & (!\tL|Data|ALU|Mux21~12_combout\ & (\tL|Data|ALU|Add0~171_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~13_combout\,
	datab => \tL|Data|ALU|Mux21~12_combout\,
	datac => \tL|Data|ALU|Add0~171_combout\,
	datad => \tL|Data|ALU|Add0~170_combout\,
	combout => \tL|Data|ALU|Mux29~5_combout\);

-- Location: LCCOMB_X37_Y11_N4
\tL|Data|ALU|SIG_Result_Low~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~10_combout\ = (\tL|Data|RegAMux|output[2]~9_combout\ & ((\tL|Data|RegBMux|output[2]~30_combout\) # ((\tL|Data|InstReg|out15_to_0\(0) & \tL|Control|WideOr3~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[2]~9_combout\,
	datab => \tL|Data|RegBMux|output[2]~30_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(0),
	datad => \tL|Control|WideOr3~combout\,
	combout => \tL|Data|ALU|SIG_Result_Low~10_combout\);

-- Location: LCCOMB_X37_Y11_N2
\tL|Data|ALU|Mux29~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux29~3_combout\ = (\tL|Data|ALU|Mux21~10_combout\ & ((\tL|Data|ALU|Mux21~11_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|w513w\(2)))) # (!\tL|Data|ALU|Mux21~11_combout\ & (!\tL|Data|RegBMux|output[2]~31_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~10_combout\ & (((!\tL|Data|ALU|Mux21~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~10_combout\,
	datab => \tL|Data|RegBMux|output[2]~31_combout\,
	datac => \tL|Data|ALU|Mux21~11_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|w513w\(2),
	combout => \tL|Data|ALU|Mux29~3_combout\);

-- Location: LCCOMB_X37_Y11_N20
\tL|Data|ALU|Mux29~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux29~4_combout\ = (\tL|Data|ALU|Mux21~9_combout\ & ((\tL|Data|ALU|Mux29~3_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|w569w\(2)))) # (!\tL|Data|ALU|Mux29~3_combout\ & (\tL|Data|ALU|SIG_Result_Low~10_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~9_combout\ & (((\tL|Data|ALU|Mux29~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~9_combout\,
	datab => \tL|Data|ALU|SIG_Result_Low~10_combout\,
	datac => \tL|Data|ALU|Mult1|auto_generated|w569w\(2),
	datad => \tL|Data|ALU|Mux29~3_combout\,
	combout => \tL|Data|ALU|Mux29~4_combout\);

-- Location: LCCOMB_X37_Y11_N18
\tL|Data|ALU|Mux29~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux29~6_combout\ = (\tL|Data|ALU|Mux21~12_combout\ & ((\tL|Data|ALU|Mux29~5_combout\ & (\tL|Data|ALU|Add0~40_combout\)) # (!\tL|Data|ALU|Mux29~5_combout\ & ((\tL|Data|ALU|Mux29~4_combout\))))) # (!\tL|Data|ALU|Mux21~12_combout\ & 
-- (((\tL|Data|ALU|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~40_combout\,
	datab => \tL|Data|ALU|Mux21~12_combout\,
	datac => \tL|Data|ALU|Mux29~5_combout\,
	datad => \tL|Data|ALU|Mux29~4_combout\,
	combout => \tL|Data|ALU|Mux29~6_combout\);

-- Location: LCCOMB_X37_Y11_N16
\tL|Data|ALU|Mux29~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux29~7_combout\ = (\tL|Data|ALU|Mux21~15_combout\ & (\tL|Data|ALU|ShiftRight1~87_combout\ & (\tL|Data|ALU|Mux21~31_combout\))) # (!\tL|Data|ALU|Mux21~15_combout\ & (((\tL|Data|ALU|Mux29~6_combout\) # (!\tL|Data|ALU|Mux21~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~15_combout\,
	datab => \tL|Data|ALU|ShiftRight1~87_combout\,
	datac => \tL|Data|ALU|Mux21~31_combout\,
	datad => \tL|Data|ALU|Mux29~6_combout\,
	combout => \tL|Data|ALU|Mux29~7_combout\);

-- Location: LCCOMB_X37_Y11_N10
\tL|Data|ALU|Mux29~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux29~8_combout\ = (\tL|Data|ALU|Mux21~16_combout\ & (((\tL|Data|ALU|Mux29~7_combout\)))) # (!\tL|Data|ALU|Mux21~16_combout\ & ((\tL|Data|RegAMux|output[2]~9_combout\ & ((\tL|Data|ALU|Mux29~7_combout\) # 
-- (!\tL|Data|RegBMux|output[2]~31_combout\))) # (!\tL|Data|RegAMux|output[2]~9_combout\ & (\tL|Data|RegBMux|output[2]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[2]~9_combout\,
	datab => \tL|Data|RegBMux|output[2]~31_combout\,
	datac => \tL|Data|ALU|Mux21~16_combout\,
	datad => \tL|Data|ALU|Mux29~7_combout\,
	combout => \tL|Data|ALU|Mux29~8_combout\);

-- Location: LCCOMB_X37_Y11_N0
\tL|Data|ALU|Mux29~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux29~15_combout\ = (\tL|Data|ALU|Mux29~11_combout\ & ((\tL|Data|ALU|Mux29~14_combout\ & (\tL|Data|ALU|ShiftRight0~84_combout\)) # (!\tL|Data|ALU|Mux29~14_combout\ & ((\tL|Data|ALU|Mux29~8_combout\))))) # (!\tL|Data|ALU|Mux29~11_combout\ & 
-- (((\tL|Data|ALU|Mux29~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~84_combout\,
	datab => \tL|Data|ALU|Mux29~11_combout\,
	datac => \tL|Data|ALU|Mux29~14_combout\,
	datad => \tL|Data|ALU|Mux29~8_combout\,
	combout => \tL|Data|ALU|Mux29~15_combout\);

-- Location: FF_X37_Y11_N13
\tL|Data|RegLow|output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|ALU|Mux29~15_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(2));

-- Location: FF_X39_Y16_N29
\tL|Data|MemDataReg|output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[2]~3_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(2));

-- Location: LCCOMB_X34_Y12_N2
\tL|Data|ALU|Mux62~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux62~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~32_combout\)) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- ((\tL|Data|ALU|Mult0|auto_generated|op_1~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output[19]~1_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Mult1|auto_generated|op_1~32_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|op_1~32_combout\,
	combout => \tL|Data|ALU|Mux62~0_combout\);

-- Location: FF_X34_Y12_N3
\tL|Data|RegHigh|output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux62~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(2));

-- Location: LCCOMB_X37_Y18_N16
\tL|Data|MemtoRegMux|output[2]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[2]~21_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & (\tL|Data|ALUMux|Equal1~0_combout\)) # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|ALUMux|Equal1~0_combout\ & (\tL|Data|RegHigh|output\(2))) # 
-- (!\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|ALU|Mux29~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datab => \tL|Data|ALUMux|Equal1~0_combout\,
	datac => \tL|Data|RegHigh|output\(2),
	datad => \tL|Data|ALU|Mux29~15_combout\,
	combout => \tL|Data|MemtoRegMux|output[2]~21_combout\);

-- Location: LCCOMB_X37_Y18_N6
\tL|Data|MemtoRegMux|output[2]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[2]~22_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|MemtoRegMux|output[2]~21_combout\ & (\tL|Data|RegLow|output\(2))) # (!\tL|Data|MemtoRegMux|output[2]~21_combout\ & ((\tL|Data|MemDataReg|output\(2)))))) 
-- # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & (((\tL|Data|MemtoRegMux|output[2]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datab => \tL|Data|RegLow|output\(2),
	datac => \tL|Data|MemDataReg|output\(2),
	datad => \tL|Data|MemtoRegMux|output[2]~21_combout\,
	combout => \tL|Data|MemtoRegMux|output[2]~22_combout\);

-- Location: FF_X41_Y18_N23
\tL|Data|RegFile|regs[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|MemtoRegMux|output[2]~22_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Data|RegFile|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[8][2]~q\);

-- Location: LCCOMB_X41_Y18_N0
\tL|Data|RegFile|Mux61~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux61~2_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|regs[9][2]~q\) # (\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[8][2]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[8][2]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[9][2]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux61~2_combout\);

-- Location: LCCOMB_X38_Y18_N8
\tL|Data|RegFile|Mux61~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux61~3_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux61~2_combout\ & ((\tL|Data|RegFile|regs[11][2]~q\))) # (!\tL|Data|RegFile|Mux61~2_combout\ & (\tL|Data|RegFile|regs[10][2]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|Mux61~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|Mux61~2_combout\,
	datac => \tL|Data|RegFile|regs[10][2]~q\,
	datad => \tL|Data|RegFile|regs[11][2]~q\,
	combout => \tL|Data|RegFile|Mux61~3_combout\);

-- Location: LCCOMB_X36_Y22_N6
\tL|Data|RegFile|Mux61~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux61~19_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|InstReg|out20_to_16\(1))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[14][2]~q\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|regs[12][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[14][2]~q\,
	datad => \tL|Data|RegFile|regs[12][2]~q\,
	combout => \tL|Data|RegFile|Mux61~19_combout\);

-- Location: LCCOMB_X36_Y22_N24
\tL|Data|RegFile|Mux61~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux61~20_combout\ = (\tL|Data|RegFile|Mux61~19_combout\ & (((\tL|Data|RegFile|regs[15][2]~q\) # (!\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|RegFile|Mux61~19_combout\ & (\tL|Data|RegFile|regs[13][2]~q\ & 
-- ((\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux61~19_combout\,
	datab => \tL|Data|RegFile|regs[13][2]~q\,
	datac => \tL|Data|RegFile|regs[15][2]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux61~20_combout\);

-- Location: LCCOMB_X39_Y23_N0
\tL|Data|RegFile|Mux61~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux61~4_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[25][2]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[17][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[17][2]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[25][2]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux61~4_combout\);

-- Location: LCCOMB_X37_Y23_N4
\tL|Data|RegFile|Mux61~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux61~5_combout\ = (\tL|Data|RegFile|Mux61~4_combout\ & ((\tL|Data|RegFile|regs[29][2]~q\) # ((!\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|RegFile|Mux61~4_combout\ & (((\tL|Data|RegFile|regs[21][2]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[29][2]~q\,
	datab => \tL|Data|RegFile|Mux61~4_combout\,
	datac => \tL|Data|RegFile|regs[21][2]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux61~5_combout\);

-- Location: LCCOMB_X40_Y24_N20
\tL|Data|RegFile|Mux61~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux61~8_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[24][2]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[16][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|regs[16][2]~q\,
	datac => \tL|Data|RegFile|regs[24][2]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux61~8_combout\);

-- Location: LCCOMB_X41_Y24_N8
\tL|Data|RegFile|Mux61~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux61~9_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|Mux61~8_combout\ & (\tL|Data|RegFile|regs[28][2]~q\)) # (!\tL|Data|RegFile|Mux61~8_combout\ & ((\tL|Data|RegFile|regs[20][2]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|Mux61~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[28][2]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[20][2]~q\,
	datad => \tL|Data|RegFile|Mux61~8_combout\,
	combout => \tL|Data|RegFile|Mux61~9_combout\);

-- Location: LCCOMB_X40_Y25_N20
\tL|Data|RegFile|Mux61~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux61~6_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[22][2]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[18][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[18][2]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[22][2]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux61~6_combout\);

-- Location: LCCOMB_X41_Y26_N16
\tL|Data|RegFile|Mux61~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux61~7_combout\ = (\tL|Data|RegFile|Mux61~6_combout\ & ((\tL|Data|RegFile|regs[30][2]~q\) # ((!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux61~6_combout\ & (((\tL|Data|RegFile|regs[26][2]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[30][2]~q\,
	datab => \tL|Data|RegFile|Mux61~6_combout\,
	datac => \tL|Data|RegFile|regs[26][2]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux61~7_combout\);

-- Location: LCCOMB_X41_Y24_N20
\tL|Data|RegFile|Mux61~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux61~10_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|InstReg|out20_to_16\(1))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux61~7_combout\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|Mux61~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|Mux61~9_combout\,
	datad => \tL|Data|RegFile|Mux61~7_combout\,
	combout => \tL|Data|RegFile|Mux61~10_combout\);

-- Location: LCCOMB_X41_Y23_N8
\tL|Data|RegFile|Mux61~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux61~11_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[23][2]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[19][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|RegFile|regs[19][2]~q\,
	datac => \tL|Data|RegFile|regs[23][2]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux61~11_combout\);

-- Location: LCCOMB_X43_Y22_N8
\tL|Data|RegFile|Mux61~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux61~12_combout\ = (\tL|Data|RegFile|Mux61~11_combout\ & (((\tL|Data|RegFile|regs[31][2]~q\) # (!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux61~11_combout\ & (\tL|Data|RegFile|regs[27][2]~q\ & 
-- (\tL|Data|InstReg|out20_to_16\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux61~11_combout\,
	datab => \tL|Data|RegFile|regs[27][2]~q\,
	datac => \tL|Data|InstReg|out20_to_16\(3),
	datad => \tL|Data|RegFile|regs[31][2]~q\,
	combout => \tL|Data|RegFile|Mux61~12_combout\);

-- Location: LCCOMB_X44_Y22_N18
\tL|Data|RegFile|Mux61~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux61~13_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux61~10_combout\ & ((\tL|Data|RegFile|Mux61~12_combout\))) # (!\tL|Data|RegFile|Mux61~10_combout\ & (\tL|Data|RegFile|Mux61~5_combout\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|Mux61~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux61~5_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|Mux61~10_combout\,
	datad => \tL|Data|RegFile|Mux61~12_combout\,
	combout => \tL|Data|RegFile|Mux61~13_combout\);

-- Location: LCCOMB_X47_Y21_N26
\tL|Data|RegFile|Mux61~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux61~14_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|regs[6][2]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[4][2]~q\,
	datac => \tL|Data|RegFile|regs[6][2]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux61~14_combout\);

-- Location: LCCOMB_X50_Y21_N16
\tL|Data|RegFile|Mux61~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux61~15_combout\ = (\tL|Data|RegFile|Mux61~14_combout\ & (((\tL|Data|RegFile|regs[7][2]~q\)) # (!\tL|Data|InstReg|out20_to_16\(0)))) # (!\tL|Data|RegFile|Mux61~14_combout\ & (\tL|Data|InstReg|out20_to_16\(0) & 
-- (\tL|Data|RegFile|regs[5][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux61~14_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[5][2]~q\,
	datad => \tL|Data|RegFile|regs[7][2]~q\,
	combout => \tL|Data|RegFile|Mux61~15_combout\);

-- Location: LCCOMB_X49_Y21_N0
\tL|Data|RegFile|Mux61~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux61~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & ((\tL|Data|RegFile|rd_data1[17]~6_combout\) # ((\tL|Data|RegFile|Mux61~15_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & 
-- (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & (\tL|Data|RegFile|regs[1][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	datac => \tL|Data|RegFile|regs[1][2]~q\,
	datad => \tL|Data|RegFile|Mux61~15_combout\,
	combout => \tL|Data|RegFile|Mux61~16_combout\);

-- Location: LCCOMB_X49_Y22_N28
\tL|Data|RegFile|Mux61~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux61~17_combout\ = (\tL|Data|RegFile|rd_data1[17]~6_combout\ & ((\tL|Data|RegFile|Mux61~16_combout\ & ((\tL|Data|RegFile|regs[3][2]~q\))) # (!\tL|Data|RegFile|Mux61~16_combout\ & (\tL|Data|RegFile|regs[2][2]~q\)))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & (\tL|Data|RegFile|Mux61~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	datab => \tL|Data|RegFile|Mux61~16_combout\,
	datac => \tL|Data|RegFile|regs[2][2]~q\,
	datad => \tL|Data|RegFile|regs[3][2]~q\,
	combout => \tL|Data|RegFile|Mux61~17_combout\);

-- Location: LCCOMB_X44_Y22_N20
\tL|Data|RegFile|Mux61~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux61~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~5_combout\ & ((\tL|Data|RegFile|Mux61~13_combout\) # ((\tL|Data|RegFile|rd_data1[17]~4_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~5_combout\ & 
-- (((!\tL|Data|RegFile|rd_data1[17]~4_combout\ & \tL|Data|RegFile|Mux61~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datab => \tL|Data|RegFile|Mux61~13_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datad => \tL|Data|RegFile|Mux61~17_combout\,
	combout => \tL|Data|RegFile|Mux61~18_combout\);

-- Location: LCCOMB_X38_Y18_N28
\tL|Data|RegFile|Mux61~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux61~21_combout\ = (\tL|Data|RegFile|rd_data1[17]~4_combout\ & ((\tL|Data|RegFile|Mux61~18_combout\ & ((\tL|Data|RegFile|Mux61~20_combout\))) # (!\tL|Data|RegFile|Mux61~18_combout\ & (\tL|Data|RegFile|Mux61~3_combout\)))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & (((\tL|Data|RegFile|Mux61~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux61~3_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datac => \tL|Data|RegFile|Mux61~20_combout\,
	datad => \tL|Data|RegFile|Mux61~18_combout\,
	combout => \tL|Data|RegFile|Mux61~21_combout\);

-- Location: LCCOMB_X39_Y17_N20
\tL|Data|RegFile|Mux61~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux61~22_combout\ = (\tL|Data|RegFile|Mux61~21_combout\ & ((\tL|Data|InstReg|out20_to_16\(0)) # ((\tL|Data|RegFile|rd_data1[17]~3_combout\) # (\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	datac => \tL|Data|RegFile|Mux61~21_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux61~22_combout\);

-- Location: FF_X39_Y14_N9
\tL|Data|RegFile|rd_data1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|RegFile|Mux61~22_combout\,
	sload => VCC,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(2));

-- Location: FF_X39_Y14_N25
\tL|Data|RegB|output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|RegFile|rd_data1\(2),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(2));

-- Location: IOIBUF_X54_Y54_N22
\input[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(4),
	o => \input[4]~input_o\);

-- Location: LCCOMB_X47_Y42_N14
\tL|Data|Mem|InputPort0|output[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|InputPort0|output[4]~feeder_combout\ = \input[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \input[4]~input_o\,
	combout => \tL|Data|Mem|InputPort0|output[4]~feeder_combout\);

-- Location: FF_X47_Y42_N15
\tL|Data|Mem|InputPort0|output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|InputPort0|output[4]~feeder_combout\,
	ena => \ALT_INV_button0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|InputPort0|output\(4));

-- Location: FF_X47_Y42_N13
\tL|Data|Mem|InputPort1|output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \input[4]~input_o\,
	sload => VCC,
	ena => \ALT_INV_button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|InputPort1|output\(4));

-- Location: LCCOMB_X47_Y42_N12
\tL|Data|Mem|dataOut[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[4]~4_combout\ = (\tL|Data|Mem|Equal0~10_combout\ & ((\tL|Data|Mem|InputPort0|output\(4)) # ((\tL|Data|Mem|InputPort1|output\(4) & \tL|Data|Mem|dataOut[9]~0_combout\)))) # (!\tL|Data|Mem|Equal0~10_combout\ & 
-- (((\tL|Data|Mem|InputPort1|output\(4) & \tL|Data|Mem|dataOut[9]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|Equal0~10_combout\,
	datab => \tL|Data|Mem|InputPort0|output\(4),
	datac => \tL|Data|Mem|InputPort1|output\(4),
	datad => \tL|Data|Mem|dataOut[9]~0_combout\,
	combout => \tL|Data|Mem|dataOut[4]~4_combout\);

-- Location: LCCOMB_X41_Y15_N26
\tL|Data|Mem|dataOut[4]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[4]~5_combout\ = (\tL|Data|Mem|dataOut[4]~4_combout\) # ((\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(4) & (\tL|Data|Mem|SIG_outPort_en~0_combout\ & \tL|Data|Mem|dataOut[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(4),
	datab => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	datac => \tL|Data|Mem|dataOut[4]~4_combout\,
	datad => \tL|Data|Mem|dataOut[2]~2_combout\,
	combout => \tL|Data|Mem|dataOut[4]~5_combout\);

-- Location: FF_X41_Y15_N17
\tL|Data|InstReg|out15_to_0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|Mem|dataOut[4]~5_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out15_to_0\(4));

-- Location: LCCOMB_X41_Y14_N10
\tL|Data|ALUCtrl|Mux21~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux21~1_combout\ = (!\tL|Control|WideOr2~3_combout\ & (\tL|Control|WideOr6~1_combout\ & (\tL|Data|InstReg|out15_to_0\(4) & !\tL|Data|InstReg|out15_to_0\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr2~3_combout\,
	datab => \tL|Control|WideOr6~1_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(4),
	datad => \tL|Data|InstReg|out15_to_0\(0),
	combout => \tL|Data|ALUCtrl|Mux21~1_combout\);

-- Location: LCCOMB_X38_Y17_N14
\tL|Data|MemtoRegMux|output[20]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[20]~0_combout\ = (\tL|Control|curr_state.load_3~q\) # ((\tL|Data|ALUCtrl|Mux21~0_combout\ & \tL|Data|ALUCtrl|Mux21~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux21~0_combout\,
	datac => \tL|Data|ALUCtrl|Mux21~1_combout\,
	datad => \tL|Control|curr_state.load_3~q\,
	combout => \tL|Data|MemtoRegMux|output[20]~0_combout\);

-- Location: LCCOMB_X39_Y16_N18
\tL|Data|RegLow|output[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegLow|output[17]~feeder_combout\ = \tL|Data|RegFile|regs[31][17]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][17]~14_combout\,
	combout => \tL|Data|RegLow|output[17]~feeder_combout\);

-- Location: FF_X39_Y16_N19
\tL|Data|RegLow|output[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegLow|output[17]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(17));

-- Location: FF_X46_Y16_N13
\tL|Data|MemDataReg|output[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[17]~52_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(17));

-- Location: LCCOMB_X34_Y12_N14
\tL|Data|ALU|Mux47~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux47~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~62_combout\)) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- ((\tL|Data|ALU|Mult0|auto_generated|op_1~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegHigh|output[19]~1_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Mult1|auto_generated|op_1~62_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|op_1~62_combout\,
	combout => \tL|Data|ALU|Mux47~0_combout\);

-- Location: FF_X34_Y12_N15
\tL|Data|RegHigh|output[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux47~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(17));

-- Location: LCCOMB_X42_Y20_N18
\tL|Data|MemtoRegMux|output[17]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[17]~29_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & (((\tL|Data|ALUMux|Equal1~0_combout\)))) # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|ALUMux|Equal1~0_combout\ & (\tL|Data|RegHigh|output\(17))) # 
-- (!\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|RegFile|regs[31][17]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datab => \tL|Data|RegHigh|output\(17),
	datac => \tL|Data|ALUMux|Equal1~0_combout\,
	datad => \tL|Data|RegFile|regs[31][17]~14_combout\,
	combout => \tL|Data|MemtoRegMux|output[17]~29_combout\);

-- Location: LCCOMB_X42_Y20_N6
\tL|Data|MemtoRegMux|output[17]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[17]~30_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|MemtoRegMux|output[17]~29_combout\ & (\tL|Data|RegLow|output\(17))) # (!\tL|Data|MemtoRegMux|output[17]~29_combout\ & 
-- ((\tL|Data|MemDataReg|output\(17)))))) # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & (((\tL|Data|MemtoRegMux|output[17]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datab => \tL|Data|RegLow|output\(17),
	datac => \tL|Data|MemDataReg|output\(17),
	datad => \tL|Data|MemtoRegMux|output[17]~29_combout\,
	combout => \tL|Data|MemtoRegMux|output[17]~30_combout\);

-- Location: FF_X42_Y20_N7
\tL|Data|RegFile|regs[15][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[17]~30_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][17]~q\);

-- Location: LCCOMB_X44_Y22_N14
\tL|Data|RegFile|Mux46~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux46~19_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|regs[14][17]~q\) # (\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[12][17]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|regs[12][17]~q\,
	datac => \tL|Data|RegFile|regs[14][17]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux46~19_combout\);

-- Location: LCCOMB_X43_Y19_N8
\tL|Data|RegFile|Mux46~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux46~20_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux46~19_combout\ & (\tL|Data|RegFile|regs[15][17]~q\)) # (!\tL|Data|RegFile|Mux46~19_combout\ & ((\tL|Data|RegFile|regs[13][17]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|Mux46~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[15][17]~q\,
	datac => \tL|Data|RegFile|Mux46~19_combout\,
	datad => \tL|Data|RegFile|regs[13][17]~q\,
	combout => \tL|Data|RegFile|Mux46~20_combout\);

-- Location: LCCOMB_X44_Y18_N28
\tL|Data|RegFile|Mux46~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux46~2_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1)) # ((\tL|Data|RegFile|regs[9][17]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(0) & (!\tL|Data|InstReg|out20_to_16\(1) & 
-- ((\tL|Data|RegFile|regs[8][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[9][17]~q\,
	datad => \tL|Data|RegFile|regs[8][17]~q\,
	combout => \tL|Data|RegFile|Mux46~2_combout\);

-- Location: LCCOMB_X43_Y18_N26
\tL|Data|RegFile|Mux46~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux46~3_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux46~2_combout\ & ((\tL|Data|RegFile|regs[11][17]~q\))) # (!\tL|Data|RegFile|Mux46~2_combout\ & (\tL|Data|RegFile|regs[10][17]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|Mux46~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|Mux46~2_combout\,
	datac => \tL|Data|RegFile|regs[10][17]~q\,
	datad => \tL|Data|RegFile|regs[11][17]~q\,
	combout => \tL|Data|RegFile|Mux46~3_combout\);

-- Location: LCCOMB_X39_Y23_N24
\tL|Data|RegFile|Mux46~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux46~4_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|InstReg|out20_to_16\(3))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[25][17]~q\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[17][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[25][17]~q\,
	datad => \tL|Data|RegFile|regs[17][17]~q\,
	combout => \tL|Data|RegFile|Mux46~4_combout\);

-- Location: LCCOMB_X40_Y23_N26
\tL|Data|RegFile|Mux46~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux46~5_combout\ = (\tL|Data|RegFile|Mux46~4_combout\ & ((\tL|Data|RegFile|regs[29][17]~q\) # ((!\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|RegFile|Mux46~4_combout\ & (((\tL|Data|RegFile|regs[21][17]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux46~4_combout\,
	datab => \tL|Data|RegFile|regs[29][17]~q\,
	datac => \tL|Data|RegFile|regs[21][17]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux46~5_combout\);

-- Location: LCCOMB_X46_Y24_N8
\tL|Data|RegFile|Mux46~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux46~6_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|InstReg|out20_to_16\(2))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[22][17]~q\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[18][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[22][17]~q\,
	datad => \tL|Data|RegFile|regs[18][17]~q\,
	combout => \tL|Data|RegFile|Mux46~6_combout\);

-- Location: LCCOMB_X41_Y26_N4
\tL|Data|RegFile|Mux46~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux46~7_combout\ = (\tL|Data|RegFile|Mux46~6_combout\ & ((\tL|Data|RegFile|regs[30][17]~q\) # ((!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux46~6_combout\ & (((\tL|Data|RegFile|regs[26][17]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux46~6_combout\,
	datab => \tL|Data|RegFile|regs[30][17]~q\,
	datac => \tL|Data|RegFile|regs[26][17]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux46~7_combout\);

-- Location: LCCOMB_X42_Y24_N8
\tL|Data|RegFile|Mux46~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux46~8_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|regs[24][17]~q\) # (\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[16][17]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[16][17]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[24][17]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux46~8_combout\);

-- Location: LCCOMB_X41_Y24_N30
\tL|Data|RegFile|Mux46~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux46~9_combout\ = (\tL|Data|RegFile|Mux46~8_combout\ & ((\tL|Data|RegFile|regs[28][17]~q\) # ((!\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|RegFile|Mux46~8_combout\ & (((\tL|Data|RegFile|regs[20][17]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[28][17]~q\,
	datab => \tL|Data|RegFile|Mux46~8_combout\,
	datac => \tL|Data|RegFile|regs[20][17]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux46~9_combout\);

-- Location: LCCOMB_X41_Y23_N4
\tL|Data|RegFile|Mux46~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux46~10_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|Mux46~7_combout\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux46~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|Mux46~7_combout\,
	datac => \tL|Data|RegFile|Mux46~9_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux46~10_combout\);

-- Location: LCCOMB_X41_Y23_N22
\tL|Data|RegFile|Mux46~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux46~11_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|InstReg|out20_to_16\(2))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[23][17]~q\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[19][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[23][17]~q\,
	datad => \tL|Data|RegFile|regs[19][17]~q\,
	combout => \tL|Data|RegFile|Mux46~11_combout\);

-- Location: LCCOMB_X41_Y23_N30
\tL|Data|RegFile|Mux46~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux46~12_combout\ = (\tL|Data|RegFile|Mux46~11_combout\ & ((\tL|Data|RegFile|regs[31][17]~q\) # ((!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux46~11_combout\ & (((\tL|Data|RegFile|regs[27][17]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux46~11_combout\,
	datab => \tL|Data|RegFile|regs[31][17]~q\,
	datac => \tL|Data|RegFile|regs[27][17]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux46~12_combout\);

-- Location: LCCOMB_X41_Y23_N24
\tL|Data|RegFile|Mux46~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux46~13_combout\ = (\tL|Data|RegFile|Mux46~10_combout\ & (((\tL|Data|RegFile|Mux46~12_combout\) # (!\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|RegFile|Mux46~10_combout\ & (\tL|Data|RegFile|Mux46~5_combout\ & 
-- ((\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux46~5_combout\,
	datab => \tL|Data|RegFile|Mux46~10_combout\,
	datac => \tL|Data|RegFile|Mux46~12_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux46~13_combout\);

-- Location: LCCOMB_X46_Y20_N14
\tL|Data|RegFile|Mux46~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux46~14_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|InstReg|out20_to_16\(1))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[6][17]~q\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|regs[4][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[6][17]~q\,
	datad => \tL|Data|RegFile|regs[4][17]~q\,
	combout => \tL|Data|RegFile|Mux46~14_combout\);

-- Location: LCCOMB_X46_Y17_N0
\tL|Data|RegFile|Mux46~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux46~15_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux46~14_combout\ & ((\tL|Data|RegFile|regs[7][17]~q\))) # (!\tL|Data|RegFile|Mux46~14_combout\ & (\tL|Data|RegFile|regs[5][17]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|Mux46~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|Mux46~14_combout\,
	datac => \tL|Data|RegFile|regs[5][17]~q\,
	datad => \tL|Data|RegFile|regs[7][17]~q\,
	combout => \tL|Data|RegFile|Mux46~15_combout\);

-- Location: LCCOMB_X46_Y18_N28
\tL|Data|RegFile|Mux46~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux46~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & (((\tL|Data|RegFile|rd_data1[17]~6_combout\) # (\tL|Data|RegFile|Mux46~15_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & (\tL|Data|RegFile|regs[1][17]~q\ & 
-- (!\tL|Data|RegFile|rd_data1[17]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[1][17]~q\,
	datab => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	datad => \tL|Data|RegFile|Mux46~15_combout\,
	combout => \tL|Data|RegFile|Mux46~16_combout\);

-- Location: LCCOMB_X45_Y19_N24
\tL|Data|RegFile|Mux46~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux46~17_combout\ = (\tL|Data|RegFile|Mux46~16_combout\ & ((\tL|Data|RegFile|regs[3][17]~q\) # ((!\tL|Data|RegFile|rd_data1[17]~6_combout\)))) # (!\tL|Data|RegFile|Mux46~16_combout\ & (((\tL|Data|RegFile|regs[2][17]~q\ & 
-- \tL|Data|RegFile|rd_data1[17]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux46~16_combout\,
	datab => \tL|Data|RegFile|regs[3][17]~q\,
	datac => \tL|Data|RegFile|regs[2][17]~q\,
	datad => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	combout => \tL|Data|RegFile|Mux46~17_combout\);

-- Location: LCCOMB_X40_Y18_N0
\tL|Data|RegFile|Mux46~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux46~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~4_combout\ & (((\tL|Data|RegFile|rd_data1[17]~5_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & ((\tL|Data|RegFile|rd_data1[17]~5_combout\ & 
-- (\tL|Data|RegFile|Mux46~13_combout\)) # (!\tL|Data|RegFile|rd_data1[17]~5_combout\ & ((\tL|Data|RegFile|Mux46~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux46~13_combout\,
	datab => \tL|Data|RegFile|Mux46~17_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	combout => \tL|Data|RegFile|Mux46~18_combout\);

-- Location: LCCOMB_X40_Y18_N30
\tL|Data|RegFile|Mux46~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux46~21_combout\ = (\tL|Data|RegFile|rd_data1[17]~4_combout\ & ((\tL|Data|RegFile|Mux46~18_combout\ & (\tL|Data|RegFile|Mux46~20_combout\)) # (!\tL|Data|RegFile|Mux46~18_combout\ & ((\tL|Data|RegFile|Mux46~3_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & (((\tL|Data|RegFile|Mux46~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux46~20_combout\,
	datab => \tL|Data|RegFile|Mux46~3_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datad => \tL|Data|RegFile|Mux46~18_combout\,
	combout => \tL|Data|RegFile|Mux46~21_combout\);

-- Location: LCCOMB_X40_Y17_N8
\tL|Data|RegFile|Mux46~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux46~22_combout\ = (\tL|Data|RegFile|Mux46~21_combout\ & ((\tL|Data|InstReg|out20_to_16\(0)) # ((\tL|Data|RegFile|rd_data1[17]~3_combout\) # (\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux46~21_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux46~22_combout\);

-- Location: FF_X40_Y17_N9
\tL|Data|RegFile|rd_data1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux46~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(17));

-- Location: LCCOMB_X34_Y16_N8
\tL|Data|RegB|output[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegB|output[17]~feeder_combout\ = \tL|Data|RegFile|rd_data1\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|rd_data1\(17),
	combout => \tL|Data|RegB|output[17]~feeder_combout\);

-- Location: FF_X34_Y16_N9
\tL|Data|RegB|output[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegB|output[17]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(17));

-- Location: LCCOMB_X35_Y16_N16
\tL|Data|Mem|dataOut[20]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[20]~55_combout\ = (\tL|Data|Mem|SIG_outPort_en~0_combout\ & \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	datad => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(20),
	combout => \tL|Data|Mem|dataOut[20]~55_combout\);

-- Location: LCCOMB_X46_Y16_N28
\tL|Data|Mem|dataOut[20]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[20]~56_combout\ = (\tL|Data|Mem|dataOut[20]~55_combout\ & ((\tL|Data|Mem|process_0~2_combout\) # ((\tL|Data|Mem|process_0~5_combout\) # (\tL|Data|Mem|process_0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|process_0~2_combout\,
	datab => \tL|Data|Mem|dataOut[20]~55_combout\,
	datac => \tL|Data|Mem|process_0~5_combout\,
	datad => \tL|Data|Mem|process_0~10_combout\,
	combout => \tL|Data|Mem|dataOut[20]~56_combout\);

-- Location: LCCOMB_X46_Y16_N8
\tL|Data|InstReg|out20_to_16[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|InstReg|out20_to_16[4]~feeder_combout\ = \tL|Data|Mem|dataOut[20]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|Mem|dataOut[20]~56_combout\,
	combout => \tL|Data|InstReg|out20_to_16[4]~feeder_combout\);

-- Location: FF_X46_Y16_N9
\tL|Data|InstReg|out20_to_16[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|InstReg|out20_to_16[4]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out20_to_16\(4));

-- Location: LCCOMB_X46_Y17_N18
\tL|Data|RegFile|rd_data1[17]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|rd_data1[17]~4_combout\ = (!\tL|Data|InstReg|out20_to_16\(4) & \tL|Data|InstReg|out20_to_16\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|InstReg|out20_to_16\(4),
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|rd_data1[17]~4_combout\);

-- Location: LCCOMB_X39_Y25_N20
\tL|Data|RegFile|Mux62~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux62~12_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|regs[10][1]~q\) # (\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[8][1]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|regs[8][1]~q\,
	datac => \tL|Data|RegFile|regs[10][1]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux62~12_combout\);

-- Location: LCCOMB_X44_Y21_N24
\tL|Data|RegFile|Mux62~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux62~13_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux62~12_combout\ & (\tL|Data|RegFile|regs[11][1]~q\)) # (!\tL|Data|RegFile|Mux62~12_combout\ & ((\tL|Data|RegFile|regs[9][1]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|Mux62~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[11][1]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[9][1]~q\,
	datad => \tL|Data|RegFile|Mux62~12_combout\,
	combout => \tL|Data|RegFile|Mux62~13_combout\);

-- Location: LCCOMB_X49_Y21_N22
\tL|Data|RegFile|Mux62~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux62~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & (\tL|Data|RegFile|rd_data1[17]~6_combout\)) # (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & ((\tL|Data|RegFile|rd_data1[17]~6_combout\ & (\tL|Data|RegFile|regs[2][1]~q\)) # 
-- (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & ((\tL|Data|RegFile|regs[1][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	datac => \tL|Data|RegFile|regs[2][1]~q\,
	datad => \tL|Data|RegFile|regs[1][1]~q\,
	combout => \tL|Data|RegFile|Mux62~16_combout\);

-- Location: LCCOMB_X50_Y21_N28
\tL|Data|RegFile|Mux62~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux62~14_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|regs[5][1]~q\) # (\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[4][1]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[4][1]~q\,
	datac => \tL|Data|RegFile|regs[5][1]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux62~14_combout\);

-- Location: LCCOMB_X47_Y21_N20
\tL|Data|RegFile|Mux62~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux62~15_combout\ = (\tL|Data|RegFile|Mux62~14_combout\ & ((\tL|Data|RegFile|regs[7][1]~q\) # ((!\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|RegFile|Mux62~14_combout\ & (((\tL|Data|RegFile|regs[6][1]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux62~14_combout\,
	datab => \tL|Data|RegFile|regs[7][1]~q\,
	datac => \tL|Data|RegFile|regs[6][1]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux62~15_combout\);

-- Location: LCCOMB_X47_Y21_N4
\tL|Data|RegFile|Mux62~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux62~17_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & ((\tL|Data|RegFile|Mux62~16_combout\ & (\tL|Data|RegFile|regs[3][1]~q\)) # (!\tL|Data|RegFile|Mux62~16_combout\ & ((\tL|Data|RegFile|Mux62~15_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & (((\tL|Data|RegFile|Mux62~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[3][1]~q\,
	datab => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datac => \tL|Data|RegFile|Mux62~16_combout\,
	datad => \tL|Data|RegFile|Mux62~15_combout\,
	combout => \tL|Data|RegFile|Mux62~17_combout\);

-- Location: LCCOMB_X45_Y18_N12
\tL|Data|RegFile|Mux62~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux62~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~4_combout\ & ((\tL|Data|RegFile|rd_data1[17]~5_combout\) # ((\tL|Data|RegFile|Mux62~13_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & 
-- (!\tL|Data|RegFile|rd_data1[17]~5_combout\ & ((\tL|Data|RegFile|Mux62~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datac => \tL|Data|RegFile|Mux62~13_combout\,
	datad => \tL|Data|RegFile|Mux62~17_combout\,
	combout => \tL|Data|RegFile|Mux62~18_combout\);

-- Location: LCCOMB_X37_Y24_N6
\tL|Data|RegFile|Mux62~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux62~19_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1)) # ((\tL|Data|RegFile|regs[13][1]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(0) & (!\tL|Data|InstReg|out20_to_16\(1) & 
-- ((\tL|Data|RegFile|regs[12][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[13][1]~q\,
	datad => \tL|Data|RegFile|regs[12][1]~q\,
	combout => \tL|Data|RegFile|Mux62~19_combout\);

-- Location: LCCOMB_X38_Y20_N18
\tL|Data|RegFile|Mux62~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux62~20_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux62~19_combout\ & ((\tL|Data|RegFile|regs[15][1]~q\))) # (!\tL|Data|RegFile|Mux62~19_combout\ & (\tL|Data|RegFile|regs[14][1]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|Mux62~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[14][1]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[15][1]~q\,
	datad => \tL|Data|RegFile|Mux62~19_combout\,
	combout => \tL|Data|RegFile|Mux62~20_combout\);

-- Location: LCCOMB_X40_Y25_N16
\tL|Data|RegFile|Mux62~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux62~2_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3)) # ((\tL|Data|RegFile|regs[22][1]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(2) & (!\tL|Data|InstReg|out20_to_16\(3) & 
-- ((\tL|Data|RegFile|regs[18][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[22][1]~q\,
	datad => \tL|Data|RegFile|regs[18][1]~q\,
	combout => \tL|Data|RegFile|Mux62~2_combout\);

-- Location: LCCOMB_X38_Y25_N26
\tL|Data|RegFile|Mux62~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux62~3_combout\ = (\tL|Data|RegFile|Mux62~2_combout\ & (((\tL|Data|RegFile|regs[30][1]~q\)) # (!\tL|Data|InstReg|out20_to_16\(3)))) # (!\tL|Data|RegFile|Mux62~2_combout\ & (\tL|Data|InstReg|out20_to_16\(3) & 
-- ((\tL|Data|RegFile|regs[26][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux62~2_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[30][1]~q\,
	datad => \tL|Data|RegFile|regs[26][1]~q\,
	combout => \tL|Data|RegFile|Mux62~3_combout\);

-- Location: LCCOMB_X37_Y19_N20
\tL|Data|RegFile|Mux62~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux62~4_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|InstReg|out20_to_16\(3))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[25][1]~q\)) # (!\tL|Data|InstReg|out20_to_16\(3) 
-- & ((\tL|Data|RegFile|regs[17][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[25][1]~q\,
	datad => \tL|Data|RegFile|regs[17][1]~q\,
	combout => \tL|Data|RegFile|Mux62~4_combout\);

-- Location: LCCOMB_X37_Y23_N16
\tL|Data|RegFile|Mux62~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux62~5_combout\ = (\tL|Data|RegFile|Mux62~4_combout\ & (((\tL|Data|RegFile|regs[29][1]~q\)) # (!\tL|Data|InstReg|out20_to_16\(2)))) # (!\tL|Data|RegFile|Mux62~4_combout\ & (\tL|Data|InstReg|out20_to_16\(2) & 
-- (\tL|Data|RegFile|regs[21][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux62~4_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[21][1]~q\,
	datad => \tL|Data|RegFile|regs[29][1]~q\,
	combout => \tL|Data|RegFile|Mux62~5_combout\);

-- Location: LCCOMB_X40_Y24_N12
\tL|Data|RegFile|Mux62~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux62~6_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[24][1]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[16][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|regs[16][1]~q\,
	datac => \tL|Data|RegFile|regs[24][1]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux62~6_combout\);

-- Location: LCCOMB_X41_Y24_N16
\tL|Data|RegFile|Mux62~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux62~7_combout\ = (\tL|Data|RegFile|Mux62~6_combout\ & (((\tL|Data|RegFile|regs[28][1]~q\)) # (!\tL|Data|InstReg|out20_to_16\(2)))) # (!\tL|Data|RegFile|Mux62~6_combout\ & (\tL|Data|InstReg|out20_to_16\(2) & 
-- (\tL|Data|RegFile|regs[20][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux62~6_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[20][1]~q\,
	datad => \tL|Data|RegFile|regs[28][1]~q\,
	combout => \tL|Data|RegFile|Mux62~7_combout\);

-- Location: LCCOMB_X37_Y24_N24
\tL|Data|RegFile|Mux62~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux62~8_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1)) # ((\tL|Data|RegFile|Mux62~5_combout\)))) # (!\tL|Data|InstReg|out20_to_16\(0) & (!\tL|Data|InstReg|out20_to_16\(1) & 
-- ((\tL|Data|RegFile|Mux62~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|Mux62~5_combout\,
	datad => \tL|Data|RegFile|Mux62~7_combout\,
	combout => \tL|Data|RegFile|Mux62~8_combout\);

-- Location: LCCOMB_X35_Y19_N30
\tL|Data|RegFile|Mux62~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux62~9_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|InstReg|out20_to_16\(2))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[23][1]~q\)) # (!\tL|Data|InstReg|out20_to_16\(2) 
-- & ((\tL|Data|RegFile|regs[19][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[23][1]~q\,
	datad => \tL|Data|RegFile|regs[19][1]~q\,
	combout => \tL|Data|RegFile|Mux62~9_combout\);

-- Location: LCCOMB_X35_Y19_N12
\tL|Data|RegFile|Mux62~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux62~10_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|Mux62~9_combout\ & ((\tL|Data|RegFile|regs[31][1]~q\))) # (!\tL|Data|RegFile|Mux62~9_combout\ & (\tL|Data|RegFile|regs[27][1]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|Mux62~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|RegFile|regs[27][1]~q\,
	datac => \tL|Data|RegFile|Mux62~9_combout\,
	datad => \tL|Data|RegFile|regs[31][1]~q\,
	combout => \tL|Data|RegFile|Mux62~10_combout\);

-- Location: LCCOMB_X36_Y24_N2
\tL|Data|RegFile|Mux62~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux62~11_combout\ = (\tL|Data|RegFile|Mux62~8_combout\ & (((\tL|Data|RegFile|Mux62~10_combout\) # (!\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|RegFile|Mux62~8_combout\ & (\tL|Data|RegFile|Mux62~3_combout\ & 
-- ((\tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux62~3_combout\,
	datab => \tL|Data|RegFile|Mux62~8_combout\,
	datac => \tL|Data|RegFile|Mux62~10_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux62~11_combout\);

-- Location: LCCOMB_X39_Y20_N20
\tL|Data|RegFile|Mux62~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux62~21_combout\ = (\tL|Data|RegFile|Mux62~18_combout\ & ((\tL|Data|RegFile|Mux62~20_combout\) # ((!\tL|Data|RegFile|rd_data1[17]~5_combout\)))) # (!\tL|Data|RegFile|Mux62~18_combout\ & (((\tL|Data|RegFile|rd_data1[17]~5_combout\ & 
-- \tL|Data|RegFile|Mux62~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux62~18_combout\,
	datab => \tL|Data|RegFile|Mux62~20_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datad => \tL|Data|RegFile|Mux62~11_combout\,
	combout => \tL|Data|RegFile|Mux62~21_combout\);

-- Location: LCCOMB_X39_Y17_N16
\tL|Data|RegFile|Mux62~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux62~22_combout\ = (\tL|Data|RegFile|Mux62~21_combout\ & ((\tL|Data|RegFile|rd_data1[17]~3_combout\) # ((\tL|Data|InstReg|out20_to_16\(0)) # (\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux62~21_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	datac => \tL|Data|InstReg|out20_to_16\(0),
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux62~22_combout\);

-- Location: FF_X39_Y17_N17
\tL|Data|RegFile|rd_data1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux62~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(1));

-- Location: LCCOMB_X39_Y16_N10
\tL|Data|RegB|output[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegB|output[1]~feeder_combout\ = \tL|Data|RegFile|rd_data1\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|rd_data1\(1),
	combout => \tL|Data|RegB|output[1]~feeder_combout\);

-- Location: FF_X39_Y16_N11
\tL|Data|RegB|output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegB|output[1]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(1));

-- Location: IOIBUF_X51_Y54_N22
\input[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(1),
	o => \input[1]~input_o\);

-- Location: LCCOMB_X46_Y50_N10
\tL|Data|Mem|InputPort0|output[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|InputPort0|output[1]~feeder_combout\ = \input[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \input[1]~input_o\,
	combout => \tL|Data|Mem|InputPort0|output[1]~feeder_combout\);

-- Location: FF_X46_Y50_N11
\tL|Data|Mem|InputPort0|output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|InputPort0|output[1]~feeder_combout\,
	ena => \ALT_INV_button0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|InputPort0|output\(1));

-- Location: FF_X46_Y50_N29
\tL|Data|Mem|InputPort1|output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \input[1]~input_o\,
	sload => VCC,
	ena => \ALT_INV_button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|InputPort1|output\(1));

-- Location: LCCOMB_X46_Y50_N28
\tL|Data|Mem|dataOut[1]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[1]~24_combout\ = (\tL|Data|Mem|InputPort0|output\(1) & ((\tL|Data|Mem|Equal0~10_combout\) # ((\tL|Data|Mem|InputPort1|output\(1) & \tL|Data|Mem|dataOut[9]~0_combout\)))) # (!\tL|Data|Mem|InputPort0|output\(1) & 
-- (((\tL|Data|Mem|InputPort1|output\(1) & \tL|Data|Mem|dataOut[9]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|InputPort0|output\(1),
	datab => \tL|Data|Mem|Equal0~10_combout\,
	datac => \tL|Data|Mem|InputPort1|output\(1),
	datad => \tL|Data|Mem|dataOut[9]~0_combout\,
	combout => \tL|Data|Mem|dataOut[1]~24_combout\);

-- Location: LCCOMB_X42_Y14_N26
\tL|Data|Mem|dataOut[1]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[1]~25_combout\ = (\tL|Data|Mem|dataOut[1]~24_combout\) # ((\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(1) & (\tL|Data|Mem|SIG_outPort_en~0_combout\ & \tL|Data|Mem|dataOut[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(1),
	datab => \tL|Data|Mem|dataOut[1]~24_combout\,
	datac => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	datad => \tL|Data|Mem|dataOut[2]~2_combout\,
	combout => \tL|Data|Mem|dataOut[1]~25_combout\);

-- Location: FF_X42_Y14_N25
\tL|Data|InstReg|out15_to_0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|Mem|dataOut[1]~25_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out15_to_0\(1));

-- Location: LCCOMB_X38_Y17_N10
\tL|Data|ALUCtrl|Mux21~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux21~0_combout\ = (!\tL|Data|InstReg|out15_to_0\(5) & (\tL|Data|InstReg|out15_to_0\(1) & (!\tL|Data|InstReg|out15_to_0\(2) & !\tL|Data|InstReg|out15_to_0\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(5),
	datab => \tL|Data|InstReg|out15_to_0\(1),
	datac => \tL|Data|InstReg|out15_to_0\(2),
	datad => \tL|Data|InstReg|out15_to_0\(3),
	combout => \tL|Data|ALUCtrl|Mux21~0_combout\);

-- Location: LCCOMB_X38_Y17_N8
\tL|Data|ALUCtrl|Mux1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux1~1_combout\ = (\tL|Data|InstReg|out15_to_0\(2) & (!\tL|Data|InstReg|out15_to_0\(3) & (\tL|Data|InstReg|out15_to_0\(1) $ (\tL|Data|InstReg|out15_to_0\(0))))) # (!\tL|Data|InstReg|out15_to_0\(2) & (\tL|Data|InstReg|out15_to_0\(1) & 
-- (!\tL|Data|InstReg|out15_to_0\(0) & \tL|Data|InstReg|out15_to_0\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(2),
	datab => \tL|Data|InstReg|out15_to_0\(1),
	datac => \tL|Data|InstReg|out15_to_0\(0),
	datad => \tL|Data|InstReg|out15_to_0\(3),
	combout => \tL|Data|ALUCtrl|Mux1~1_combout\);

-- Location: LCCOMB_X38_Y17_N24
\tL|Data|ALUCtrl|Mux14~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux14~1_combout\ = (\tL|Data|ALUCtrl|Mux21~0_combout\ & ((\tL|Data|InstReg|out15_to_0\(0)) # ((\tL|Data|InstReg|out15_to_0\(5) & \tL|Data|ALUCtrl|Mux1~1_combout\)))) # (!\tL|Data|ALUCtrl|Mux21~0_combout\ & 
-- (((\tL|Data|InstReg|out15_to_0\(5) & \tL|Data|ALUCtrl|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux21~0_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(0),
	datac => \tL|Data|InstReg|out15_to_0\(5),
	datad => \tL|Data|ALUCtrl|Mux1~1_combout\,
	combout => \tL|Data|ALUCtrl|Mux14~1_combout\);

-- Location: LCCOMB_X41_Y14_N2
\tL|Data|ALUCtrl|Mux14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux14~0_combout\ = (\tL|Data|ALUCtrl|Mux12~0_combout\ & (\tL|Control|WideOr6~1_combout\ & (\tL|Data|ALUCtrl|Mux9~0_combout\ & \tL|Control|WideOr2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux12~0_combout\,
	datab => \tL|Control|WideOr6~1_combout\,
	datac => \tL|Data|ALUCtrl|Mux9~0_combout\,
	datad => \tL|Control|WideOr2~3_combout\,
	combout => \tL|Data|ALUCtrl|Mux14~0_combout\);

-- Location: LCCOMB_X41_Y14_N8
\tL|Data|ALUCtrl|Mux14~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux14~2_combout\ = (\tL|Data|ALUCtrl|Mux14~0_combout\) # ((\tL|Data|ALUCtrl|Mux14~1_combout\ & (!\tL|Data|InstReg|out15_to_0\(4) & \tL|Data|ALUCtrl|Mux18~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux14~1_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(4),
	datac => \tL|Data|ALUCtrl|Mux18~6_combout\,
	datad => \tL|Data|ALUCtrl|Mux14~0_combout\,
	combout => \tL|Data|ALUCtrl|Mux14~2_combout\);

-- Location: LCCOMB_X35_Y12_N30
\tL|Data|ALU|ShiftLeft0~118\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~118_combout\ = (\tL|Data|InstReg|out15_to_0\(10) & (((\tL|Data|ALU|ShiftLeft0~97_combout\)))) # (!\tL|Data|InstReg|out15_to_0\(10) & (!\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|ALU|ShiftLeft0~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(10),
	datab => \tL|Data|InstReg|out15_to_0\(9),
	datac => \tL|Data|ALU|ShiftLeft0~97_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~112_combout\,
	combout => \tL|Data|ALU|ShiftLeft0~118_combout\);

-- Location: LCCOMB_X35_Y12_N20
\tL|Data|ALU|ShiftLeft0~119\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~119_combout\ = (\tL|Data|ALU|ShiftLeft0~118_combout\) # ((!\tL|Data|InstReg|out15_to_0\(10) & (\tL|Data|ALU|ShiftLeft0~25_combout\ & \tL|Data|InstReg|out15_to_0\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(10),
	datab => \tL|Data|ALU|ShiftLeft0~25_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~118_combout\,
	datad => \tL|Data|InstReg|out15_to_0\(9),
	combout => \tL|Data|ALU|ShiftLeft0~119_combout\);

-- Location: LCCOMB_X38_Y10_N28
\tL|Data|ALU|Mux15~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux15~4_combout\ = (\tL|Data|ALUCtrl|Mux17~3_combout\ & ((\tL|Data|InstReg|out15_to_0\(10) & ((\tL|Data|RegBMux|output[31]~51_combout\))) # (!\tL|Data|InstReg|out15_to_0\(10) & (\tL|Data|ALU|ShiftRight0~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~87_combout\,
	datab => \tL|Data|RegBMux|output[31]~51_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(10),
	datad => \tL|Data|ALUCtrl|Mux17~3_combout\,
	combout => \tL|Data|ALU|Mux15~4_combout\);

-- Location: LCCOMB_X37_Y10_N30
\tL|Data|ALU|Mux15~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux15~5_combout\ = (\tL|Data|ALU|Mux1~4_combout\ & ((\tL|Data|ALU|Mux15~4_combout\) # ((!\tL|Data|ALUCtrl|Mux17~3_combout\ & \tL|Data|ALU|ShiftLeft0~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datab => \tL|Data|ALU|Mux1~4_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~119_combout\,
	datad => \tL|Data|ALU|Mux15~4_combout\,
	combout => \tL|Data|ALU|Mux15~5_combout\);

-- Location: LCCOMB_X38_Y10_N14
\tL|Data|ALU|ShiftRight0~96\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~96_combout\ = (!\tL|Data|InstReg|out15_to_0\(10) & ((\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|ALU|ShiftRight0~86_combout\))) # (!\tL|Data|InstReg|out15_to_0\(9) & (\tL|Data|ALU|ShiftRight0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datab => \tL|Data|InstReg|out15_to_0\(10),
	datac => \tL|Data|ALU|ShiftRight0~36_combout\,
	datad => \tL|Data|ALU|ShiftRight0~86_combout\,
	combout => \tL|Data|ALU|ShiftRight0~96_combout\);

-- Location: LCCOMB_X31_Y14_N12
\tL|Data|ALU|Add0~222\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~222_combout\ = (\tL|Data|RegBMux|output[16]~36_combout\) # ((!\tL|Data|InstReg|out15_to_0\(14) & \tL|Control|WideOr3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(14),
	datac => \tL|Control|WideOr3~combout\,
	datad => \tL|Data|RegBMux|output[16]~36_combout\,
	combout => \tL|Data|ALU|Add0~222_combout\);

-- Location: LCCOMB_X31_Y14_N10
\tL|Data|ALU|Add0~223\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~223_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Data|RegAMux|output[16]~29_combout\ & (\tL|Data|ALUCtrl|Mux17~3_combout\ & !\tL|Data|ALU|Add0~222_combout\)) # (!\tL|Data|RegAMux|output[16]~29_combout\ & 
-- ((\tL|Data|ALU|Add0~222_combout\))))) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (((\tL|Data|ALUCtrl|Mux17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[16]~29_combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datad => \tL|Data|ALU|Add0~222_combout\,
	combout => \tL|Data|ALU|Add0~223_combout\);

-- Location: LCCOMB_X37_Y10_N0
\tL|Data|ALU|Add0~224\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~224_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\ & (((!\tL|Data|ALU|Add0~223_combout\)))) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Data|ALU|Add0~223_combout\ & (\tL|Data|ALU|ShiftRight0~96_combout\)) # 
-- (!\tL|Data|ALU|Add0~223_combout\ & ((\tL|Data|ALU|ShiftLeft0~119_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datab => \tL|Data|ALU|ShiftRight0~96_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~119_combout\,
	datad => \tL|Data|ALU|Add0~223_combout\,
	combout => \tL|Data|ALU|Add0~224_combout\);

-- Location: LCCOMB_X37_Y10_N4
\tL|Data|ALU|Mux15~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux15~6_combout\ = (\tL|Data|ALU|Mux15~5_combout\) # ((\tL|Data|ALUCtrl|Mux15~2_combout\ & (!\tL|Data|ALUCtrl|Mux16~4_combout\ & \tL|Data|ALU|Add0~224_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Mux15~5_combout\,
	datad => \tL|Data|ALU|Add0~224_combout\,
	combout => \tL|Data|ALU|Mux15~6_combout\);

-- Location: LCCOMB_X31_Y14_N14
\tL|Data|ALU|SIG_Result_Low~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~35_combout\ = (\tL|Data|RegAMux|output[16]~29_combout\ & (!\tL|Data|RegBMux|output[16]~36_combout\ & ((\tL|Data|InstReg|out15_to_0\(14)) # (!\tL|Control|WideOr3~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[16]~29_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(14),
	datac => \tL|Control|WideOr3~combout\,
	datad => \tL|Data|RegBMux|output[16]~36_combout\,
	combout => \tL|Data|ALU|SIG_Result_Low~35_combout\);

-- Location: LCCOMB_X37_Y10_N16
\tL|Data|ALU|Add0~217\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~217_combout\ = (\tL|Data|ALUCtrl|Mux17~3_combout\ & (\tL|Data|ALUCtrl|Mux13~2_combout\)) # (!\tL|Data|ALUCtrl|Mux17~3_combout\ & ((\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|w569w\(16)))) # 
-- (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (\tL|Data|ALU|ShiftLeft0~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|ALU|ShiftLeft0~119_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|w569w\(16),
	combout => \tL|Data|ALU|Add0~217_combout\);

-- Location: LCCOMB_X37_Y10_N26
\tL|Data|ALU|Add0~218\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~218_combout\ = (\tL|Data|ALUCtrl|Mux17~3_combout\ & ((\tL|Data|ALU|Add0~217_combout\ & (\tL|Data|ALU|SIG_Result_Low~35_combout\)) # (!\tL|Data|ALU|Add0~217_combout\ & ((\tL|Data|ALU|ShiftRight0~96_combout\))))) # 
-- (!\tL|Data|ALUCtrl|Mux17~3_combout\ & (((\tL|Data|ALU|Add0~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datab => \tL|Data|ALU|SIG_Result_Low~35_combout\,
	datac => \tL|Data|ALU|ShiftRight0~96_combout\,
	datad => \tL|Data|ALU|Add0~217_combout\,
	combout => \tL|Data|ALU|Add0~218_combout\);

-- Location: LCCOMB_X37_Y10_N22
\tL|Data|ALU|Add0~221\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~221_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Data|ALUCtrl|Mux17~3_combout\ & (\tL|Data|ALU|Add0~121_combout\)) # (!\tL|Data|ALUCtrl|Mux17~3_combout\ & ((\tL|Data|RegBMux|output[16]~37_combout\))))) # 
-- (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (\tL|Data|ALU|Add0~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datab => \tL|Data|ALU|Add0~121_combout\,
	datac => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datad => \tL|Data|RegBMux|output[16]~37_combout\,
	combout => \tL|Data|ALU|Add0~221_combout\);

-- Location: LCCOMB_X37_Y10_N8
\tL|Data|ALU|Add0~219\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~219_combout\ = (\tL|Data|ALUCtrl|Mux17~3_combout\ & ((\tL|Data|ALUCtrl|Mux13~2_combout\ & (!\tL|Data|RegAMux|output[16]~29_combout\)) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((!\tL|Data|RegBMux|output[16]~37_combout\))))) # 
-- (!\tL|Data|ALUCtrl|Mux17~3_combout\ & (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (\tL|Data|RegAMux|output[16]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|RegAMux|output[16]~29_combout\,
	datad => \tL|Data|RegBMux|output[16]~37_combout\,
	combout => \tL|Data|ALU|Add0~219_combout\);

-- Location: LCCOMB_X37_Y10_N10
\tL|Data|ALU|Add0~220\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~220_combout\ = (\tL|Data|ALUCtrl|Mux17~3_combout\ & (\tL|Data|ALUCtrl|Mux13~2_combout\ & (\tL|Data|ALU|Mult0|auto_generated|w513w\(16)))) # (!\tL|Data|ALUCtrl|Mux17~3_combout\ & (!\tL|Data|ALUCtrl|Mux13~2_combout\ & 
-- ((\tL|Data|ALU|Add0~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Data|ALU|Mult0|auto_generated|w513w\(16),
	datad => \tL|Data|ALU|Add0~121_combout\,
	combout => \tL|Data|ALU|Add0~220_combout\);

-- Location: LCCOMB_X37_Y10_N24
\tL|Data|ALU|Mux15~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux15~2_combout\ = (\tL|Data|ALUCtrl|Mux15~2_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\) # ((\tL|Data|ALU|Add0~219_combout\)))) # (!\tL|Data|ALUCtrl|Mux15~2_combout\ & (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- ((\tL|Data|ALU|Add0~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux15~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Add0~219_combout\,
	datad => \tL|Data|ALU|Add0~220_combout\,
	combout => \tL|Data|ALU|Mux15~2_combout\);

-- Location: LCCOMB_X37_Y10_N12
\tL|Data|ALU|Mux15~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux15~3_combout\ = (\tL|Data|ALUCtrl|Mux16~4_combout\ & ((\tL|Data|ALU|Mux15~2_combout\ & ((\tL|Data|ALU|Add0~221_combout\))) # (!\tL|Data|ALU|Mux15~2_combout\ & (\tL|Data|ALU|Add0~218_combout\)))) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- (((\tL|Data|ALU|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~218_combout\,
	datab => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datac => \tL|Data|ALU|Add0~221_combout\,
	datad => \tL|Data|ALU|Mux15~2_combout\,
	combout => \tL|Data|ALU|Mux15~3_combout\);

-- Location: LCCOMB_X37_Y10_N28
\tL|Data|RegFile|regs[31][16]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][16]~13_combout\ = (\tL|Data|ALUCtrl|Mux14~2_combout\ & (\tL|Data|ALU|Mux15~6_combout\)) # (!\tL|Data|ALUCtrl|Mux14~2_combout\ & ((\tL|Data|ALU|Mux15~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALUCtrl|Mux14~2_combout\,
	datac => \tL|Data|ALU|Mux15~6_combout\,
	datad => \tL|Data|ALU|Mux15~3_combout\,
	combout => \tL|Data|RegFile|regs[31][16]~13_combout\);

-- Location: LCCOMB_X42_Y19_N26
\tL|Data|RegLow|output[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegLow|output[16]~feeder_combout\ = \tL|Data|RegFile|regs[31][16]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|regs[31][16]~13_combout\,
	combout => \tL|Data|RegLow|output[16]~feeder_combout\);

-- Location: FF_X42_Y19_N27
\tL|Data|RegLow|output[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegLow|output[16]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegLow|output\(16));

-- Location: LCCOMB_X36_Y14_N26
\tL|Data|ALU|Mux48~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux48~0_combout\ = (!\tL|Data|RegHigh|output[19]~1_combout\ & ((\tL|Data|ALUCtrl|Mux16~4_combout\ & (\tL|Data|ALU|Mult1|auto_generated|op_1~60_combout\)) # (!\tL|Data|ALUCtrl|Mux16~4_combout\ & 
-- ((\tL|Data|ALU|Mult0|auto_generated|op_1~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux16~4_combout\,
	datab => \tL|Data|ALU|Mult1|auto_generated|op_1~60_combout\,
	datac => \tL|Data|RegHigh|output[19]~1_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|op_1~60_combout\,
	combout => \tL|Data|ALU|Mux48~0_combout\);

-- Location: FF_X36_Y14_N27
\tL|Data|RegHigh|output[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ALU|Mux48~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|ALUCtrl|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegHigh|output\(16));

-- Location: FF_X46_Y16_N17
\tL|Data|MemDataReg|output[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|dataOut[16]~48_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|MemDataReg|output\(16));

-- Location: LCCOMB_X42_Y19_N0
\tL|Data|MemtoRegMux|output[16]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[16]~27_combout\ = (\tL|Data|MemtoRegMux|output[20]~0_combout\ & ((\tL|Data|ALUMux|Equal1~0_combout\) # ((\tL|Data|MemDataReg|output\(16))))) # (!\tL|Data|MemtoRegMux|output[20]~0_combout\ & (!\tL|Data|ALUMux|Equal1~0_combout\ & 
-- ((\tL|Data|RegFile|regs[31][16]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|MemtoRegMux|output[20]~0_combout\,
	datab => \tL|Data|ALUMux|Equal1~0_combout\,
	datac => \tL|Data|MemDataReg|output\(16),
	datad => \tL|Data|RegFile|regs[31][16]~13_combout\,
	combout => \tL|Data|MemtoRegMux|output[16]~27_combout\);

-- Location: LCCOMB_X42_Y19_N20
\tL|Data|MemtoRegMux|output[16]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|MemtoRegMux|output[16]~28_combout\ = (\tL|Data|ALUMux|Equal1~0_combout\ & ((\tL|Data|MemtoRegMux|output[16]~27_combout\ & (\tL|Data|RegLow|output\(16))) # (!\tL|Data|MemtoRegMux|output[16]~27_combout\ & ((\tL|Data|RegHigh|output\(16)))))) # 
-- (!\tL|Data|ALUMux|Equal1~0_combout\ & (((\tL|Data|MemtoRegMux|output[16]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegLow|output\(16),
	datab => \tL|Data|ALUMux|Equal1~0_combout\,
	datac => \tL|Data|RegHigh|output\(16),
	datad => \tL|Data|MemtoRegMux|output[16]~27_combout\,
	combout => \tL|Data|MemtoRegMux|output[16]~28_combout\);

-- Location: FF_X42_Y19_N21
\tL|Data|RegFile|regs[15][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|MemtoRegMux|output[16]~28_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Data|RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|regs[15][16]~q\);

-- Location: LCCOMB_X38_Y22_N0
\tL|Data|RegFile|Mux47~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux47~19_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1)) # ((\tL|Data|RegFile|regs[13][16]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(0) & (!\tL|Data|InstReg|out20_to_16\(1) & 
-- ((\tL|Data|RegFile|regs[12][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[13][16]~q\,
	datad => \tL|Data|RegFile|regs[12][16]~q\,
	combout => \tL|Data|RegFile|Mux47~19_combout\);

-- Location: LCCOMB_X38_Y22_N10
\tL|Data|RegFile|Mux47~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux47~20_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux47~19_combout\ & (\tL|Data|RegFile|regs[15][16]~q\)) # (!\tL|Data|RegFile|Mux47~19_combout\ & ((\tL|Data|RegFile|regs[14][16]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|Mux47~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[15][16]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[14][16]~q\,
	datad => \tL|Data|RegFile|Mux47~19_combout\,
	combout => \tL|Data|RegFile|Mux47~20_combout\);

-- Location: LCCOMB_X41_Y22_N14
\tL|Data|RegFile|Mux47~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux47~12_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|regs[10][16]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[8][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[8][16]~q\,
	datac => \tL|Data|RegFile|regs[10][16]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux47~12_combout\);

-- Location: LCCOMB_X40_Y22_N6
\tL|Data|RegFile|Mux47~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux47~13_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux47~12_combout\ & (\tL|Data|RegFile|regs[11][16]~q\)) # (!\tL|Data|RegFile|Mux47~12_combout\ & ((\tL|Data|RegFile|regs[9][16]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|Mux47~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[11][16]~q\,
	datac => \tL|Data|RegFile|regs[9][16]~q\,
	datad => \tL|Data|RegFile|Mux47~12_combout\,
	combout => \tL|Data|RegFile|Mux47~13_combout\);

-- Location: LCCOMB_X45_Y20_N20
\tL|Data|RegFile|Mux47~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux47~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~6_combout\ & (((\tL|Data|RegFile|regs[2][16]~q\) # (\tL|Data|RegFile|rd_data1[17]~2_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & (\tL|Data|RegFile|regs[1][16]~q\ & 
-- ((!\tL|Data|RegFile|rd_data1[17]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	datab => \tL|Data|RegFile|regs[1][16]~q\,
	datac => \tL|Data|RegFile|regs[2][16]~q\,
	datad => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	combout => \tL|Data|RegFile|Mux47~16_combout\);

-- Location: LCCOMB_X50_Y20_N4
\tL|Data|RegFile|Mux47~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux47~14_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|regs[5][16]~q\) # (\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[4][16]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[4][16]~q\,
	datac => \tL|Data|RegFile|regs[5][16]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux47~14_combout\);

-- Location: LCCOMB_X46_Y17_N12
\tL|Data|RegFile|Mux47~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux47~15_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux47~14_combout\ & (\tL|Data|RegFile|regs[7][16]~q\)) # (!\tL|Data|RegFile|Mux47~14_combout\ & ((\tL|Data|RegFile|regs[6][16]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|Mux47~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|regs[7][16]~q\,
	datac => \tL|Data|RegFile|regs[6][16]~q\,
	datad => \tL|Data|RegFile|Mux47~14_combout\,
	combout => \tL|Data|RegFile|Mux47~15_combout\);

-- Location: LCCOMB_X46_Y17_N26
\tL|Data|RegFile|Mux47~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux47~17_combout\ = (\tL|Data|RegFile|Mux47~16_combout\ & (((\tL|Data|RegFile|regs[3][16]~q\)) # (!\tL|Data|RegFile|rd_data1[17]~2_combout\))) # (!\tL|Data|RegFile|Mux47~16_combout\ & (\tL|Data|RegFile|rd_data1[17]~2_combout\ & 
-- ((\tL|Data|RegFile|Mux47~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux47~16_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datac => \tL|Data|RegFile|regs[3][16]~q\,
	datad => \tL|Data|RegFile|Mux47~15_combout\,
	combout => \tL|Data|RegFile|Mux47~17_combout\);

-- Location: LCCOMB_X43_Y17_N8
\tL|Data|RegFile|Mux47~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux47~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~4_combout\ & ((\tL|Data|RegFile|Mux47~13_combout\) # ((\tL|Data|RegFile|rd_data1[17]~5_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & 
-- (((!\tL|Data|RegFile|rd_data1[17]~5_combout\ & \tL|Data|RegFile|Mux47~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datab => \tL|Data|RegFile|Mux47~13_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datad => \tL|Data|RegFile|Mux47~17_combout\,
	combout => \tL|Data|RegFile|Mux47~18_combout\);

-- Location: LCCOMB_X40_Y25_N12
\tL|Data|RegFile|Mux47~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux47~2_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[22][16]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[18][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[18][16]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[22][16]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux47~2_combout\);

-- Location: LCCOMB_X41_Y26_N26
\tL|Data|RegFile|Mux47~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux47~3_combout\ = (\tL|Data|RegFile|Mux47~2_combout\ & (((\tL|Data|RegFile|regs[30][16]~q\) # (!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux47~2_combout\ & (\tL|Data|RegFile|regs[26][16]~q\ & 
-- ((\tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux47~2_combout\,
	datab => \tL|Data|RegFile|regs[26][16]~q\,
	datac => \tL|Data|RegFile|regs[30][16]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux47~3_combout\);

-- Location: LCCOMB_X39_Y23_N16
\tL|Data|RegFile|Mux47~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux47~4_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|InstReg|out20_to_16\(3))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[25][16]~q\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[17][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[25][16]~q\,
	datad => \tL|Data|RegFile|regs[17][16]~q\,
	combout => \tL|Data|RegFile|Mux47~4_combout\);

-- Location: LCCOMB_X40_Y23_N30
\tL|Data|RegFile|Mux47~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux47~5_combout\ = (\tL|Data|RegFile|Mux47~4_combout\ & (((\tL|Data|RegFile|regs[29][16]~q\)) # (!\tL|Data|InstReg|out20_to_16\(2)))) # (!\tL|Data|RegFile|Mux47~4_combout\ & (\tL|Data|InstReg|out20_to_16\(2) & 
-- (\tL|Data|RegFile|regs[21][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux47~4_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[21][16]~q\,
	datad => \tL|Data|RegFile|regs[29][16]~q\,
	combout => \tL|Data|RegFile|Mux47~5_combout\);

-- Location: LCCOMB_X40_Y24_N4
\tL|Data|RegFile|Mux47~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux47~6_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[24][16]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[16][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[16][16]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[24][16]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux47~6_combout\);

-- Location: LCCOMB_X43_Y25_N14
\tL|Data|RegFile|Mux47~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux47~7_combout\ = (\tL|Data|RegFile|Mux47~6_combout\ & (((\tL|Data|RegFile|regs[28][16]~q\)) # (!\tL|Data|InstReg|out20_to_16\(2)))) # (!\tL|Data|RegFile|Mux47~6_combout\ & (\tL|Data|InstReg|out20_to_16\(2) & 
-- (\tL|Data|RegFile|regs[20][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux47~6_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[20][16]~q\,
	datad => \tL|Data|RegFile|regs[28][16]~q\,
	combout => \tL|Data|RegFile|Mux47~7_combout\);

-- Location: LCCOMB_X44_Y23_N14
\tL|Data|RegFile|Mux47~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux47~8_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1)) # ((\tL|Data|RegFile|Mux47~5_combout\)))) # (!\tL|Data|InstReg|out20_to_16\(0) & (!\tL|Data|InstReg|out20_to_16\(1) & 
-- ((\tL|Data|RegFile|Mux47~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|Mux47~5_combout\,
	datad => \tL|Data|RegFile|Mux47~7_combout\,
	combout => \tL|Data|RegFile|Mux47~8_combout\);

-- Location: LCCOMB_X45_Y21_N24
\tL|Data|RegFile|Mux47~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux47~9_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3)) # ((\tL|Data|RegFile|regs[23][16]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(2) & (!\tL|Data|InstReg|out20_to_16\(3) & 
-- ((\tL|Data|RegFile|regs[19][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[23][16]~q\,
	datad => \tL|Data|RegFile|regs[19][16]~q\,
	combout => \tL|Data|RegFile|Mux47~9_combout\);

-- Location: LCCOMB_X45_Y21_N4
\tL|Data|RegFile|Mux47~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux47~10_combout\ = (\tL|Data|RegFile|Mux47~9_combout\ & ((\tL|Data|RegFile|regs[31][16]~q\) # ((!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux47~9_combout\ & (((\tL|Data|RegFile|regs[27][16]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[31][16]~q\,
	datab => \tL|Data|RegFile|Mux47~9_combout\,
	datac => \tL|Data|RegFile|regs[27][16]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux47~10_combout\);

-- Location: LCCOMB_X44_Y23_N24
\tL|Data|RegFile|Mux47~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux47~11_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux47~8_combout\ & ((\tL|Data|RegFile|Mux47~10_combout\))) # (!\tL|Data|RegFile|Mux47~8_combout\ & (\tL|Data|RegFile|Mux47~3_combout\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|Mux47~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux47~3_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|Mux47~8_combout\,
	datad => \tL|Data|RegFile|Mux47~10_combout\,
	combout => \tL|Data|RegFile|Mux47~11_combout\);

-- Location: LCCOMB_X43_Y17_N22
\tL|Data|RegFile|Mux47~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux47~21_combout\ = (\tL|Data|RegFile|Mux47~18_combout\ & ((\tL|Data|RegFile|Mux47~20_combout\) # ((!\tL|Data|RegFile|rd_data1[17]~5_combout\)))) # (!\tL|Data|RegFile|Mux47~18_combout\ & (((\tL|Data|RegFile|rd_data1[17]~5_combout\ & 
-- \tL|Data|RegFile|Mux47~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux47~20_combout\,
	datab => \tL|Data|RegFile|Mux47~18_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datad => \tL|Data|RegFile|Mux47~11_combout\,
	combout => \tL|Data|RegFile|Mux47~21_combout\);

-- Location: LCCOMB_X40_Y17_N30
\tL|Data|RegFile|Mux47~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux47~22_combout\ = (\tL|Data|RegFile|Mux47~21_combout\ & ((\tL|Data|InstReg|out20_to_16\(2)) # ((\tL|Data|RegFile|rd_data1[17]~3_combout\) # (\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|Mux47~21_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux47~22_combout\);

-- Location: FF_X40_Y17_N31
\tL|Data|RegFile|rd_data1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux47~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(16));

-- Location: FF_X35_Y16_N27
\tL|Data|RegB|output[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|RegFile|rd_data1\(16),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(16));

-- Location: LCCOMB_X34_Y16_N10
\tL|Data|Mem|dataOut[17]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[17]~51_combout\ = (\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(17) & \tL|Data|Mem|SIG_outPort_en~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(17),
	datad => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	combout => \tL|Data|Mem|dataOut[17]~51_combout\);

-- Location: LCCOMB_X46_Y16_N12
\tL|Data|Mem|dataOut[17]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[17]~52_combout\ = (\tL|Data|Mem|dataOut[17]~51_combout\ & ((\tL|Data|Mem|process_0~2_combout\) # ((\tL|Data|Mem|process_0~5_combout\) # (\tL|Data|Mem|process_0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|process_0~2_combout\,
	datab => \tL|Data|Mem|dataOut[17]~51_combout\,
	datac => \tL|Data|Mem|process_0~5_combout\,
	datad => \tL|Data|Mem|process_0~10_combout\,
	combout => \tL|Data|Mem|dataOut[17]~52_combout\);

-- Location: LCCOMB_X46_Y16_N24
\tL|Data|InstReg|out20_to_16[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|InstReg|out20_to_16[1]~feeder_combout\ = \tL|Data|Mem|dataOut[17]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|Mem|dataOut[17]~52_combout\,
	combout => \tL|Data|InstReg|out20_to_16[1]~feeder_combout\);

-- Location: FF_X46_Y16_N25
\tL|Data|InstReg|out20_to_16[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|InstReg|out20_to_16[1]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out20_to_16\(1));

-- Location: LCCOMB_X44_Y18_N10
\tL|Data|RegFile|Mux50~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux50~2_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1)) # ((\tL|Data|RegFile|regs[9][13]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(0) & (!\tL|Data|InstReg|out20_to_16\(1) & 
-- ((\tL|Data|RegFile|regs[8][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[9][13]~q\,
	datad => \tL|Data|RegFile|regs[8][13]~q\,
	combout => \tL|Data|RegFile|Mux50~2_combout\);

-- Location: LCCOMB_X43_Y18_N22
\tL|Data|RegFile|Mux50~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux50~3_combout\ = (\tL|Data|RegFile|Mux50~2_combout\ & (((\tL|Data|RegFile|regs[11][13]~q\)) # (!\tL|Data|InstReg|out20_to_16\(1)))) # (!\tL|Data|RegFile|Mux50~2_combout\ & (\tL|Data|InstReg|out20_to_16\(1) & 
-- (\tL|Data|RegFile|regs[10][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux50~2_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[10][13]~q\,
	datad => \tL|Data|RegFile|regs[11][13]~q\,
	combout => \tL|Data|RegFile|Mux50~3_combout\);

-- Location: LCCOMB_X39_Y18_N14
\tL|Data|RegFile|Mux50~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux50~19_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|regs[14][13]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[12][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[12][13]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[14][13]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux50~19_combout\);

-- Location: LCCOMB_X42_Y18_N20
\tL|Data|RegFile|Mux50~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux50~20_combout\ = (\tL|Data|RegFile|Mux50~19_combout\ & (((\tL|Data|RegFile|regs[15][13]~q\) # (!\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|RegFile|Mux50~19_combout\ & (\tL|Data|RegFile|regs[13][13]~q\ & 
-- ((\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux50~19_combout\,
	datab => \tL|Data|RegFile|regs[13][13]~q\,
	datac => \tL|Data|RegFile|regs[15][13]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux50~20_combout\);

-- Location: LCCOMB_X43_Y17_N30
\tL|Data|RegFile|Mux50~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux50~14_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[6][13]~q\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|regs[4][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[6][13]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[4][13]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux50~14_combout\);

-- Location: LCCOMB_X43_Y17_N0
\tL|Data|RegFile|Mux50~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux50~15_combout\ = (\tL|Data|RegFile|Mux50~14_combout\ & (((\tL|Data|RegFile|regs[7][13]~q\)) # (!\tL|Data|InstReg|out20_to_16\(0)))) # (!\tL|Data|RegFile|Mux50~14_combout\ & (\tL|Data|InstReg|out20_to_16\(0) & 
-- (\tL|Data|RegFile|regs[5][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux50~14_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[5][13]~q\,
	datad => \tL|Data|RegFile|regs[7][13]~q\,
	combout => \tL|Data|RegFile|Mux50~15_combout\);

-- Location: LCCOMB_X47_Y18_N18
\tL|Data|RegFile|Mux50~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux50~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & (((\tL|Data|RegFile|Mux50~15_combout\) # (\tL|Data|RegFile|rd_data1[17]~6_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & (\tL|Data|RegFile|regs[1][13]~q\ & 
-- ((!\tL|Data|RegFile|rd_data1[17]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datab => \tL|Data|RegFile|regs[1][13]~q\,
	datac => \tL|Data|RegFile|Mux50~15_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	combout => \tL|Data|RegFile|Mux50~16_combout\);

-- Location: LCCOMB_X47_Y18_N14
\tL|Data|RegFile|Mux50~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux50~17_combout\ = (\tL|Data|RegFile|rd_data1[17]~6_combout\ & ((\tL|Data|RegFile|Mux50~16_combout\ & (\tL|Data|RegFile|regs[3][13]~q\)) # (!\tL|Data|RegFile|Mux50~16_combout\ & ((\tL|Data|RegFile|regs[2][13]~q\))))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & (((\tL|Data|RegFile|Mux50~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	datab => \tL|Data|RegFile|regs[3][13]~q\,
	datac => \tL|Data|RegFile|regs[2][13]~q\,
	datad => \tL|Data|RegFile|Mux50~16_combout\,
	combout => \tL|Data|RegFile|Mux50~17_combout\);

-- Location: LCCOMB_X41_Y21_N28
\tL|Data|RegFile|Mux50~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux50~4_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[25][13]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[17][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[17][13]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[25][13]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux50~4_combout\);

-- Location: LCCOMB_X38_Y19_N16
\tL|Data|RegFile|Mux50~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux50~5_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|Mux50~4_combout\ & (\tL|Data|RegFile|regs[29][13]~q\)) # (!\tL|Data|RegFile|Mux50~4_combout\ & ((\tL|Data|RegFile|regs[21][13]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|Mux50~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[29][13]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[21][13]~q\,
	datad => \tL|Data|RegFile|Mux50~4_combout\,
	combout => \tL|Data|RegFile|Mux50~5_combout\);

-- Location: LCCOMB_X39_Y20_N0
\tL|Data|RegFile|Mux50~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux50~11_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|regs[23][13]~q\) # (\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[19][13]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[19][13]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[23][13]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux50~11_combout\);

-- Location: LCCOMB_X39_Y20_N8
\tL|Data|RegFile|Mux50~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux50~12_combout\ = (\tL|Data|RegFile|Mux50~11_combout\ & ((\tL|Data|RegFile|regs[31][13]~q\) # ((!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux50~11_combout\ & (((\tL|Data|InstReg|out20_to_16\(3) & 
-- \tL|Data|RegFile|regs[27][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[31][13]~q\,
	datab => \tL|Data|RegFile|Mux50~11_combout\,
	datac => \tL|Data|InstReg|out20_to_16\(3),
	datad => \tL|Data|RegFile|regs[27][13]~q\,
	combout => \tL|Data|RegFile|Mux50~12_combout\);

-- Location: LCCOMB_X46_Y24_N2
\tL|Data|RegFile|Mux50~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux50~6_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[22][13]~q\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[18][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|RegFile|regs[22][13]~q\,
	datac => \tL|Data|RegFile|regs[18][13]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux50~6_combout\);

-- Location: LCCOMB_X45_Y24_N8
\tL|Data|RegFile|Mux50~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux50~7_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|Mux50~6_combout\ & (\tL|Data|RegFile|regs[30][13]~q\)) # (!\tL|Data|RegFile|Mux50~6_combout\ & ((\tL|Data|RegFile|regs[26][13]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|Mux50~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[30][13]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[26][13]~q\,
	datad => \tL|Data|RegFile|Mux50~6_combout\,
	combout => \tL|Data|RegFile|Mux50~7_combout\);

-- Location: LCCOMB_X42_Y24_N30
\tL|Data|RegFile|Mux50~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux50~8_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|InstReg|out20_to_16\(3))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[24][13]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[16][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[16][13]~q\,
	datad => \tL|Data|RegFile|regs[24][13]~q\,
	combout => \tL|Data|RegFile|Mux50~8_combout\);

-- Location: LCCOMB_X43_Y20_N28
\tL|Data|RegFile|Mux50~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux50~9_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|Mux50~8_combout\ & (\tL|Data|RegFile|regs[28][13]~q\)) # (!\tL|Data|RegFile|Mux50~8_combout\ & ((\tL|Data|RegFile|regs[20][13]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|Mux50~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|RegFile|regs[28][13]~q\,
	datac => \tL|Data|RegFile|regs[20][13]~q\,
	datad => \tL|Data|RegFile|Mux50~8_combout\,
	combout => \tL|Data|RegFile|Mux50~9_combout\);

-- Location: LCCOMB_X42_Y20_N24
\tL|Data|RegFile|Mux50~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux50~10_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0)) # ((\tL|Data|RegFile|Mux50~7_combout\)))) # (!\tL|Data|InstReg|out20_to_16\(1) & (!\tL|Data|InstReg|out20_to_16\(0) & 
-- ((\tL|Data|RegFile|Mux50~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|Mux50~7_combout\,
	datad => \tL|Data|RegFile|Mux50~9_combout\,
	combout => \tL|Data|RegFile|Mux50~10_combout\);

-- Location: LCCOMB_X38_Y20_N22
\tL|Data|RegFile|Mux50~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux50~13_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux50~10_combout\ & ((\tL|Data|RegFile|Mux50~12_combout\))) # (!\tL|Data|RegFile|Mux50~10_combout\ & (\tL|Data|RegFile|Mux50~5_combout\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|Mux50~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|Mux50~5_combout\,
	datac => \tL|Data|RegFile|Mux50~12_combout\,
	datad => \tL|Data|RegFile|Mux50~10_combout\,
	combout => \tL|Data|RegFile|Mux50~13_combout\);

-- Location: LCCOMB_X39_Y18_N24
\tL|Data|RegFile|Mux50~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux50~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~5_combout\ & (((\tL|Data|RegFile|Mux50~13_combout\) # (\tL|Data|RegFile|rd_data1[17]~4_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~5_combout\ & (\tL|Data|RegFile|Mux50~17_combout\ & 
-- ((!\tL|Data|RegFile|rd_data1[17]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux50~17_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datac => \tL|Data|RegFile|Mux50~13_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	combout => \tL|Data|RegFile|Mux50~18_combout\);

-- Location: LCCOMB_X39_Y18_N4
\tL|Data|RegFile|Mux50~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux50~21_combout\ = (\tL|Data|RegFile|rd_data1[17]~4_combout\ & ((\tL|Data|RegFile|Mux50~18_combout\ & ((\tL|Data|RegFile|Mux50~20_combout\))) # (!\tL|Data|RegFile|Mux50~18_combout\ & (\tL|Data|RegFile|Mux50~3_combout\)))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & (((\tL|Data|RegFile|Mux50~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux50~3_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datac => \tL|Data|RegFile|Mux50~20_combout\,
	datad => \tL|Data|RegFile|Mux50~18_combout\,
	combout => \tL|Data|RegFile|Mux50~21_combout\);

-- Location: LCCOMB_X39_Y17_N14
\tL|Data|RegFile|Mux50~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux50~22_combout\ = (\tL|Data|RegFile|Mux50~21_combout\ & ((\tL|Data|InstReg|out20_to_16\(0)) # ((\tL|Data|RegFile|rd_data1[17]~3_combout\) # (\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	datac => \tL|Data|RegFile|Mux50~21_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux50~22_combout\);

-- Location: FF_X39_Y17_N15
\tL|Data|RegFile|rd_data1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux50~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(13));

-- Location: LCCOMB_X34_Y16_N18
\tL|Data|RegB|output[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegB|output[13]~feeder_combout\ = \tL|Data|RegFile|rd_data1\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegFile|rd_data1\(13),
	combout => \tL|Data|RegB|output[13]~feeder_combout\);

-- Location: FF_X34_Y16_N19
\tL|Data|RegB|output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegB|output[13]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(13));

-- Location: LCCOMB_X39_Y16_N2
\tL|Data|Mem|dataOut[28]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[28]~38_combout\ = (\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(28) & \tL|Data|Mem|SIG_outPort_en~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(28),
	datad => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	combout => \tL|Data|Mem|dataOut[28]~38_combout\);

-- Location: LCCOMB_X40_Y16_N14
\tL|Data|Mem|dataOut[28]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[28]~39_combout\ = (\tL|Data|Mem|dataOut[28]~38_combout\ & ((\tL|Data|Mem|process_0~5_combout\) # ((\tL|Data|Mem|process_0~2_combout\) # (\tL|Data|Mem|process_0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|dataOut[28]~38_combout\,
	datab => \tL|Data|Mem|process_0~5_combout\,
	datac => \tL|Data|Mem|process_0~2_combout\,
	datad => \tL|Data|Mem|process_0~10_combout\,
	combout => \tL|Data|Mem|dataOut[28]~39_combout\);

-- Location: FF_X40_Y16_N29
\tL|Data|InstReg|out31_to_26[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|Mem|dataOut[28]~39_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out31_to_26\(2));

-- Location: LCCOMB_X40_Y16_N6
\tL|Data|ALUCtrl|Mux12~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux12~1_combout\ = (\tL|Data|InstReg|out31_to_26\(1) & ((\tL|Data|InstReg|out31_to_26\(3) & (!\tL|Data|InstReg|out31_to_26\(0))) # (!\tL|Data|InstReg|out31_to_26\(3) & ((\tL|Data|InstReg|out31_to_26\(2)))))) # 
-- (!\tL|Data|InstReg|out31_to_26\(1) & (\tL|Data|InstReg|out31_to_26\(2) & (\tL|Data|InstReg|out31_to_26\(0) $ (\tL|Data|InstReg|out31_to_26\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out31_to_26\(0),
	datab => \tL|Data|InstReg|out31_to_26\(2),
	datac => \tL|Data|InstReg|out31_to_26\(1),
	datad => \tL|Data|InstReg|out31_to_26\(3),
	combout => \tL|Data|ALUCtrl|Mux12~1_combout\);

-- Location: LCCOMB_X40_Y16_N16
\tL|Data|ALUCtrl|Mux12~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux12~2_combout\ = (!\tL|Data|InstReg|out31_to_26\(5) & (!\tL|Data|InstReg|out31_to_26\(4) & \tL|Data|ALUCtrl|Mux12~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out31_to_26\(5),
	datab => \tL|Data|InstReg|out31_to_26\(4),
	datad => \tL|Data|ALUCtrl|Mux12~1_combout\,
	combout => \tL|Data|ALUCtrl|Mux12~2_combout\);

-- Location: LCCOMB_X42_Y14_N12
\tL|Data|ALUCtrl|Mux17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux17~0_combout\ = (\tL|Data|InstReg|out15_to_0\(4) & (!\tL|Data|InstReg|out15_to_0\(5) & (\tL|Data|InstReg|out15_to_0\(3) & !\tL|Data|InstReg|out15_to_0\(1)))) # (!\tL|Data|InstReg|out15_to_0\(4) & (\tL|Data|InstReg|out15_to_0\(1) & 
-- (\tL|Data|InstReg|out15_to_0\(5) $ (!\tL|Data|InstReg|out15_to_0\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(4),
	datab => \tL|Data|InstReg|out15_to_0\(5),
	datac => \tL|Data|InstReg|out15_to_0\(3),
	datad => \tL|Data|InstReg|out15_to_0\(1),
	combout => \tL|Data|ALUCtrl|Mux17~0_combout\);

-- Location: LCCOMB_X42_Y14_N28
\tL|Data|ALUCtrl|Mux17~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux17~1_combout\ = (\tL|Data|InstReg|out15_to_0\(3) & (((!\tL|Data|InstReg|out15_to_0\(2) & \tL|Data|InstReg|out15_to_0\(0))))) # (!\tL|Data|InstReg|out15_to_0\(3) & (!\tL|Data|InstReg|out15_to_0\(4) & ((!\tL|Data|InstReg|out15_to_0\(0)) 
-- # (!\tL|Data|InstReg|out15_to_0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(4),
	datab => \tL|Data|InstReg|out15_to_0\(3),
	datac => \tL|Data|InstReg|out15_to_0\(2),
	datad => \tL|Data|InstReg|out15_to_0\(0),
	combout => \tL|Data|ALUCtrl|Mux17~1_combout\);

-- Location: LCCOMB_X42_Y14_N22
\tL|Data|ALUCtrl|Mux17~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux17~2_combout\ = (\tL|Data|ALUCtrl|Mux17~1_combout\ & ((\tL|Data|InstReg|out15_to_0\(2) & ((\tL|Data|InstReg|out15_to_0\(5)))) # (!\tL|Data|InstReg|out15_to_0\(2) & (\tL|Data|ALUCtrl|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux17~0_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(5),
	datac => \tL|Data|InstReg|out15_to_0\(2),
	datad => \tL|Data|ALUCtrl|Mux17~1_combout\,
	combout => \tL|Data|ALUCtrl|Mux17~2_combout\);

-- Location: LCCOMB_X41_Y14_N26
\tL|Data|ALUCtrl|Mux17~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux17~3_combout\ = (\tL|Control|WideOr7~combout\ & (\tL|Data|ALUCtrl|Mux18~6_combout\ & ((\tL|Data|ALUCtrl|Mux17~2_combout\)))) # (!\tL|Control|WideOr7~combout\ & ((\tL|Data|ALUCtrl|Mux12~2_combout\) # ((\tL|Data|ALUCtrl|Mux18~6_combout\ 
-- & \tL|Data|ALUCtrl|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr7~combout\,
	datab => \tL|Data|ALUCtrl|Mux18~6_combout\,
	datac => \tL|Data|ALUCtrl|Mux12~2_combout\,
	datad => \tL|Data|ALUCtrl|Mux17~2_combout\,
	combout => \tL|Data|ALUCtrl|Mux17~3_combout\);

-- Location: LCCOMB_X37_Y13_N22
\tL|Data|ALU|Mux21~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux21~5_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\) # (((\tL|Data|ALU|Mux21~4_combout\) # (!\tL|Data|ALUCtrl|Mux14~2_combout\)) # (!\tL|Data|ALUCtrl|Mux17~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datab => \tL|Data|ALUCtrl|Mux17~3_combout\,
	datac => \tL|Data|ALU|Mux21~4_combout\,
	datad => \tL|Data|ALUCtrl|Mux14~2_combout\,
	combout => \tL|Data|ALU|Mux21~5_combout\);

-- Location: LCCOMB_X37_Y13_N10
\tL|Data|ALU|Mux21~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux21~8_combout\ = (\tL|Data|InstReg|out15_to_0\(10)) # ((\tL|Data|ALU|Mux21~5_combout\ & \tL|Data|ALU|Mux21~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(10),
	datac => \tL|Data|ALU|Mux21~5_combout\,
	datad => \tL|Data|ALU|Mux21~7_combout\,
	combout => \tL|Data|ALU|Mux21~8_combout\);

-- Location: LCCOMB_X35_Y10_N0
\tL|Data|ALU|ShiftRight0~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~37_combout\ = (!\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|ALU|ShiftRight0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[18]~48_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(9),
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|ALU|ShiftRight0~97_combout\,
	combout => \tL|Data|ALU|ShiftRight0~37_combout\);

-- Location: LCCOMB_X40_Y12_N4
\tL|Data|ALU|Add0~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~67_combout\ = (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(8))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datab => \tL|Data|PCReg|output\(8),
	datac => \tL|Control|WideOr8~combout\,
	datad => \tL|Data|RegFile|rd_data0\(8),
	combout => \tL|Data|ALU|Add0~67_combout\);

-- Location: LCCOMB_X40_Y12_N10
\tL|Data|ALU|SIG_Result_Low~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~5_combout\ = (\tL|Data|RegBMux|output[8]~21_combout\ & ((\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(8)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[8]~21_combout\,
	datab => \tL|Data|RegFile|rd_data0\(8),
	datac => \tL|Control|WideOr8~combout\,
	datad => \tL|Data|PCReg|output\(8),
	combout => \tL|Data|ALU|SIG_Result_Low~5_combout\);

-- Location: LCCOMB_X40_Y12_N8
\tL|Data|ALU|Mux23~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux23~1_combout\ = (\tL|Data|ALU|Mux21~10_combout\ & ((\tL|Data|ALU|Mux21~11_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|w513w\(8)))) # (!\tL|Data|ALU|Mux21~11_combout\ & (!\tL|Data|RegBMux|output[8]~21_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~10_combout\ & (((!\tL|Data|ALU|Mux21~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~10_combout\,
	datab => \tL|Data|RegBMux|output[8]~21_combout\,
	datac => \tL|Data|ALU|Mux21~11_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|w513w\(8),
	combout => \tL|Data|ALU|Mux23~1_combout\);

-- Location: LCCOMB_X40_Y12_N18
\tL|Data|ALU|Mux23~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux23~2_combout\ = (\tL|Data|ALU|Mux21~9_combout\ & ((\tL|Data|ALU|Mux23~1_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|w569w\(8)))) # (!\tL|Data|ALU|Mux23~1_combout\ & (\tL|Data|ALU|SIG_Result_Low~5_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~9_combout\ & (((\tL|Data|ALU|Mux23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|SIG_Result_Low~5_combout\,
	datab => \tL|Data|ALU|Mux21~9_combout\,
	datac => \tL|Data|ALU|Mux23~1_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|w569w\(8),
	combout => \tL|Data|ALU|Mux23~2_combout\);

-- Location: LCCOMB_X40_Y12_N30
\tL|Data|ALU|Mux23~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux23~3_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & (\tL|Data|ALU|Mux21~12_combout\)) # (!\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux21~12_combout\ & ((\tL|Data|ALU|Mux23~2_combout\))) # (!\tL|Data|ALU|Mux21~12_combout\ & 
-- (\tL|Data|ALU|Add0~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~13_combout\,
	datab => \tL|Data|ALU|Mux21~12_combout\,
	datac => \tL|Data|ALU|Add0~67_combout\,
	datad => \tL|Data|ALU|Mux23~2_combout\,
	combout => \tL|Data|ALU|Mux23~3_combout\);

-- Location: LCCOMB_X40_Y12_N12
\tL|Data|ALU|Add0~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~66_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\ & (!\tL|Data|RegAMux|output[8]~3_combout\)) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Data|RegBMux|output[8]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datab => \tL|Data|RegAMux|output[8]~3_combout\,
	datad => \tL|Data|RegBMux|output[8]~21_combout\,
	combout => \tL|Data|ALU|Add0~66_combout\);

-- Location: LCCOMB_X40_Y12_N0
\tL|Data|ALU|Mux23~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux23~4_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux23~3_combout\ & (\tL|Data|ALU|Add0~52_combout\)) # (!\tL|Data|ALU|Mux23~3_combout\ & ((\tL|Data|ALU|Add0~66_combout\))))) # (!\tL|Data|ALU|Mux21~13_combout\ & 
-- (((\tL|Data|ALU|Mux23~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~13_combout\,
	datab => \tL|Data|ALU|Add0~52_combout\,
	datac => \tL|Data|ALU|Mux23~3_combout\,
	datad => \tL|Data|ALU|Add0~66_combout\,
	combout => \tL|Data|ALU|Mux23~4_combout\);

-- Location: LCCOMB_X40_Y12_N2
\tL|Data|ALU|Mux23~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux23~5_combout\ = (\tL|Data|ALU|Mux21~31_combout\ & ((\tL|Data|ALU|Mux21~15_combout\ & (\tL|Data|ALU|ShiftRight1~84_combout\)) # (!\tL|Data|ALU|Mux21~15_combout\ & ((\tL|Data|ALU|Mux23~4_combout\))))) # (!\tL|Data|ALU|Mux21~31_combout\ & 
-- (!\tL|Data|ALU|Mux21~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~31_combout\,
	datab => \tL|Data|ALU|Mux21~15_combout\,
	datac => \tL|Data|ALU|ShiftRight1~84_combout\,
	datad => \tL|Data|ALU|Mux23~4_combout\,
	combout => \tL|Data|ALU|Mux23~5_combout\);

-- Location: LCCOMB_X40_Y12_N24
\tL|Data|ALU|Mux23~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux23~6_combout\ = (\tL|Data|ALU|Mux21~16_combout\ & (((\tL|Data|ALU|Mux23~5_combout\)))) # (!\tL|Data|ALU|Mux21~16_combout\ & ((\tL|Data|RegBMux|output[8]~21_combout\ & ((\tL|Data|ALU|Mux23~5_combout\) # 
-- (!\tL|Data|RegAMux|output[8]~3_combout\))) # (!\tL|Data|RegBMux|output[8]~21_combout\ & (\tL|Data|RegAMux|output[8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[8]~21_combout\,
	datab => \tL|Data|RegAMux|output[8]~3_combout\,
	datac => \tL|Data|ALU|Mux21~16_combout\,
	datad => \tL|Data|ALU|Mux23~5_combout\,
	combout => \tL|Data|ALU|Mux23~6_combout\);

-- Location: LCCOMB_X40_Y12_N6
\tL|Data|ALU|Mux23~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux23~7_combout\ = (\tL|Data|ALU|Mux21~17_combout\ & ((\tL|Data|ALU|ShiftRight0~37_combout\) # ((!\tL|Data|ALU|Mux21~18_combout\)))) # (!\tL|Data|ALU|Mux21~17_combout\ & (((\tL|Data|ALU|Mux21~18_combout\ & \tL|Data|ALU|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~17_combout\,
	datab => \tL|Data|ALU|ShiftRight0~37_combout\,
	datac => \tL|Data|ALU|Mux21~18_combout\,
	datad => \tL|Data|ALU|Mux23~6_combout\,
	combout => \tL|Data|ALU|Mux23~7_combout\);

-- Location: LCCOMB_X40_Y12_N28
\tL|Data|ALU|Mux23~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux23~8_combout\ = (\tL|Data|ALU|Mux21~8_combout\ & (((\tL|Data|ALU|Mux23~7_combout\)))) # (!\tL|Data|ALU|Mux21~8_combout\ & ((\tL|Data|ALU|Mux23~7_combout\ & (\tL|Data|ALU|ShiftRight0~36_combout\)) # (!\tL|Data|ALU|Mux23~7_combout\ & 
-- ((\tL|Data|ALU|ShiftRight0~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~8_combout\,
	datab => \tL|Data|ALU|ShiftRight0~36_combout\,
	datac => \tL|Data|ALU|ShiftRight0~34_combout\,
	datad => \tL|Data|ALU|Mux23~7_combout\,
	combout => \tL|Data|ALU|Mux23~8_combout\);

-- Location: LCCOMB_X37_Y15_N26
\tL|Data|ALU|Mux23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux23~0_combout\ = (!\tL|Data|InstReg|out15_to_0\(10) & \tL|Data|ALU|ShiftLeft0~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(10),
	datad => \tL|Data|ALU|ShiftLeft0~27_combout\,
	combout => \tL|Data|ALU|Mux23~0_combout\);

-- Location: LCCOMB_X37_Y15_N4
\tL|Data|RegFile|regs[31][8]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][8]~4_combout\ = (\tL|Data|ALU|Mux21~19_combout\ & (\tL|Data|ALU|Mux23~8_combout\)) # (!\tL|Data|ALU|Mux21~19_combout\ & ((\tL|Data|ALU|Mux23~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~19_combout\,
	datac => \tL|Data|ALU|Mux23~8_combout\,
	datad => \tL|Data|ALU|Mux23~0_combout\,
	combout => \tL|Data|RegFile|regs[31][8]~4_combout\);

-- Location: FF_X37_Y15_N5
\tL|Data|ALUOut|output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][8]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(8));

-- Location: FF_X37_Y15_N27
\tL|Data|ScuffedOut|output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|ALUOut|output\(8),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(8));

-- Location: LCCOMB_X40_Y12_N16
\tL|Data|PCReg|output[8]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[8]~22_combout\ = (\tL|Control|curr_state.branch_2~q\ & (\tL|Data|ScuffedOut|output\(8))) # (!\tL|Control|curr_state.branch_2~q\ & ((\tL|Data|InstReg|out15_to_0\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ScuffedOut|output\(8),
	datab => \tL|Control|curr_state.branch_2~q\,
	datad => \tL|Data|InstReg|out15_to_0\(6),
	combout => \tL|Data|PCReg|output[8]~22_combout\);

-- Location: FF_X40_Y12_N17
\tL|Data|PCReg|output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[8]~22_combout\,
	asdata => \tL|Data|RegFile|regs[31][8]~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Data|PCSourceMux|ALT_INV_Equal1~0_combout\,
	ena => \tL|Data|PCEnable~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(8));

-- Location: LCCOMB_X37_Y15_N0
\tL|Data|CodeMux|output[8]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[8]~6_combout\ = (\tL|Control|WideOr6~0_combout\ & (\tL|Data|PCReg|output\(8))) # (!\tL|Control|WideOr6~0_combout\ & ((\tL|Data|RegFile|regs[31][8]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr6~0_combout\,
	datac => \tL|Data|PCReg|output\(8),
	datad => \tL|Data|RegFile|regs[31][8]~4_combout\,
	combout => \tL|Data|CodeMux|output[8]~6_combout\);

-- Location: IOIBUF_X49_Y54_N1
\input[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(5),
	o => \input[5]~input_o\);

-- Location: FF_X47_Y42_N31
\tL|Data|Mem|InputPort0|output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \input[5]~input_o\,
	sload => VCC,
	ena => \ALT_INV_button0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|InputPort0|output\(5));

-- Location: FF_X47_Y42_N5
\tL|Data|Mem|InputPort1|output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \input[5]~input_o\,
	sload => VCC,
	ena => \ALT_INV_button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|InputPort1|output\(5));

-- Location: LCCOMB_X47_Y42_N4
\tL|Data|Mem|dataOut[5]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[5]~12_combout\ = (\tL|Data|Mem|dataOut[9]~0_combout\ & ((\tL|Data|Mem|InputPort1|output\(5)) # ((\tL|Data|Mem|InputPort0|output\(5) & \tL|Data|Mem|Equal0~10_combout\)))) # (!\tL|Data|Mem|dataOut[9]~0_combout\ & 
-- (\tL|Data|Mem|InputPort0|output\(5) & ((\tL|Data|Mem|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|dataOut[9]~0_combout\,
	datab => \tL|Data|Mem|InputPort0|output\(5),
	datac => \tL|Data|Mem|InputPort1|output\(5),
	datad => \tL|Data|Mem|Equal0~10_combout\,
	combout => \tL|Data|Mem|dataOut[5]~12_combout\);

-- Location: LCCOMB_X42_Y14_N4
\tL|Data|Mem|dataOut[5]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[5]~13_combout\ = (\tL|Data|Mem|dataOut[5]~12_combout\) # ((\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(5) & (\tL|Data|Mem|SIG_outPort_en~0_combout\ & \tL|Data|Mem|dataOut[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(5),
	datab => \tL|Data|Mem|dataOut[5]~12_combout\,
	datac => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	datad => \tL|Data|Mem|dataOut[2]~2_combout\,
	combout => \tL|Data|Mem|dataOut[5]~13_combout\);

-- Location: FF_X42_Y14_N15
\tL|Data|InstReg|out15_to_0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|Mem|dataOut[5]~13_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out15_to_0\(5));

-- Location: FF_X41_Y12_N5
\tL|Data|ALUOut|output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][7]~5_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(7));

-- Location: FF_X41_Y12_N9
\tL|Data|ScuffedOut|output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|ALUOut|output\(7),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(7));

-- Location: LCCOMB_X44_Y13_N8
\tL|Data|PCReg|output[7]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[7]~23_combout\ = (\tL|Control|curr_state.branch_2~q\ & ((\tL|Data|ScuffedOut|output\(7)))) # (!\tL|Control|curr_state.branch_2~q\ & (\tL|Data|InstReg|out15_to_0\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(5),
	datab => \tL|Data|ScuffedOut|output\(7),
	datad => \tL|Control|curr_state.branch_2~q\,
	combout => \tL|Data|PCReg|output[7]~23_combout\);

-- Location: FF_X44_Y13_N9
\tL|Data|PCReg|output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[7]~23_combout\,
	asdata => \tL|Data|RegFile|regs[31][7]~5_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Data|PCSourceMux|ALT_INV_Equal1~0_combout\,
	ena => \tL|Data|PCEnable~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(7));

-- Location: LCCOMB_X37_Y16_N30
\tL|Data|CodeMux|output[7]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[7]~7_combout\ = (\tL|Control|WideOr6~0_combout\ & (\tL|Data|PCReg|output\(7))) # (!\tL|Control|WideOr6~0_combout\ & ((\tL|Data|RegFile|regs[31][7]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output\(7),
	datac => \tL|Control|WideOr6~0_combout\,
	datad => \tL|Data|RegFile|regs[31][7]~5_combout\,
	combout => \tL|Data|CodeMux|output[7]~7_combout\);

-- Location: LCCOMB_X35_Y16_N30
\tL|Data|Mem|dataOut[10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[10]~16_combout\ = (\tL|Data|Mem|SIG_outPort_en~0_combout\ & \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	datad => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(10),
	combout => \tL|Data|Mem|dataOut[10]~16_combout\);

-- Location: LCCOMB_X41_Y15_N8
\tL|Data|Mem|dataOut[10]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[10]~17_combout\ = (\tL|Data|Mem|dataOut[10]~16_combout\ & ((\tL|Data|Mem|process_0~2_combout\) # ((\tL|Data|Mem|process_0~5_combout\) # (\tL|Data|Mem|process_0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|dataOut[10]~16_combout\,
	datab => \tL|Data|Mem|process_0~2_combout\,
	datac => \tL|Data|Mem|process_0~5_combout\,
	datad => \tL|Data|Mem|process_0~10_combout\,
	combout => \tL|Data|Mem|dataOut[10]~17_combout\);

-- Location: FF_X41_Y15_N29
\tL|Data|InstReg|out15_to_0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|Mem|dataOut[10]~17_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out15_to_0\(10));

-- Location: LCCOMB_X37_Y15_N2
\tL|Data|ALU|ShiftLeft0~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftLeft0~28_combout\ = (!\tL|Data|InstReg|out15_to_0\(10) & !\tL|Data|InstReg|out15_to_0\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|InstReg|out15_to_0\(10),
	datad => \tL|Data|InstReg|out15_to_0\(9),
	combout => \tL|Data|ALU|ShiftLeft0~28_combout\);

-- Location: LCCOMB_X37_Y9_N8
\tL|Data|ALU|Mux25~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux25~0_combout\ = (\tL|Data|ALU|ShiftLeft0~28_combout\ & ((\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftLeft0~33_combout\)) # (!\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftLeft0~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~28_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|ALU|ShiftLeft0~33_combout\,
	datad => \tL|Data|ALU|ShiftLeft0~35_combout\,
	combout => \tL|Data|ALU|Mux25~0_combout\);

-- Location: LCCOMB_X40_Y13_N18
\tL|Data|ALU|Add0~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~71_combout\ = (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(6))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output\(6),
	datab => \tL|Control|WideOr8~combout\,
	datac => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datad => \tL|Data|RegFile|rd_data0\(6),
	combout => \tL|Data|ALU|Add0~71_combout\);

-- Location: LCCOMB_X40_Y13_N14
\tL|Data|ALU|Mux25~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux25~2_combout\ = (\tL|Data|ALU|Mux21~12_combout\ & (\tL|Data|RegAMux|output[6]~5_combout\ & ((\tL|Data|RegBMux|output[6]~15_combout\)))) # (!\tL|Data|ALU|Mux21~12_combout\ & ((\tL|Data|ALUCtrl|Mux13~2_combout\ & 
-- (!\tL|Data|RegAMux|output[6]~5_combout\)) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Data|RegBMux|output[6]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegAMux|output[6]~5_combout\,
	datab => \tL|Data|ALU|Mux21~12_combout\,
	datac => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datad => \tL|Data|RegBMux|output[6]~15_combout\,
	combout => \tL|Data|ALU|Mux25~2_combout\);

-- Location: LCCOMB_X40_Y13_N26
\tL|Data|ALU|Mux25~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux25~4_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux21~12_combout\ & ((\tL|Data|ALU|Add0~48_combout\))) # (!\tL|Data|ALU|Mux21~12_combout\ & (\tL|Data|ALU|Mux25~2_combout\)))) # (!\tL|Data|ALU|Mux21~13_combout\ & 
-- (\tL|Data|ALU|Mux21~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~13_combout\,
	datab => \tL|Data|ALU|Mux21~12_combout\,
	datac => \tL|Data|ALU|Mux25~2_combout\,
	datad => \tL|Data|ALU|Add0~48_combout\,
	combout => \tL|Data|ALU|Mux25~4_combout\);

-- Location: LCCOMB_X40_Y13_N8
\tL|Data|ALU|Mux25~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux25~1_combout\ = (\tL|Data|ALU|Mux21~11_combout\ & (((\tL|Data|ALU|Mux21~10_combout\ & \tL|Data|ALU|Mult0|auto_generated|w513w\(6))))) # (!\tL|Data|ALU|Mux21~11_combout\ & (((!\tL|Data|ALU|Mux21~10_combout\)) # 
-- (!\tL|Data|RegBMux|output[6]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[6]~15_combout\,
	datab => \tL|Data|ALU|Mux21~11_combout\,
	datac => \tL|Data|ALU|Mux21~10_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|w513w\(6),
	combout => \tL|Data|ALU|Mux25~1_combout\);

-- Location: LCCOMB_X40_Y13_N20
\tL|Data|ALU|Mux25~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux25~3_combout\ = (\tL|Data|ALU|Mux21~9_combout\ & ((\tL|Data|ALU|Mux25~1_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|w569w\(6)))) # (!\tL|Data|ALU|Mux25~1_combout\ & (\tL|Data|ALU|Mux25~2_combout\)))) # (!\tL|Data|ALU|Mux21~9_combout\ & 
-- (((\tL|Data|ALU|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~9_combout\,
	datab => \tL|Data|ALU|Mux25~2_combout\,
	datac => \tL|Data|ALU|Mux25~1_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|w569w\(6),
	combout => \tL|Data|ALU|Mux25~3_combout\);

-- Location: LCCOMB_X40_Y13_N28
\tL|Data|ALU|Mux25~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux25~5_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & (((\tL|Data|ALU|Mux25~4_combout\)))) # (!\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux25~4_combout\ & ((\tL|Data|ALU|Mux25~3_combout\))) # (!\tL|Data|ALU|Mux25~4_combout\ & 
-- (\tL|Data|ALU|Add0~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~13_combout\,
	datab => \tL|Data|ALU|Add0~71_combout\,
	datac => \tL|Data|ALU|Mux25~4_combout\,
	datad => \tL|Data|ALU|Mux25~3_combout\,
	combout => \tL|Data|ALU|Mux25~5_combout\);

-- Location: LCCOMB_X40_Y13_N6
\tL|Data|ALU|Mux25~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux25~6_combout\ = (\tL|Data|ALU|Mux21~15_combout\ & (\tL|Data|ALU|ShiftRight1~52_combout\ & (\tL|Data|ALU|Mux21~31_combout\))) # (!\tL|Data|ALU|Mux21~15_combout\ & (((\tL|Data|ALU|Mux25~5_combout\) # (!\tL|Data|ALU|Mux21~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight1~52_combout\,
	datab => \tL|Data|ALU|Mux21~15_combout\,
	datac => \tL|Data|ALU|Mux21~31_combout\,
	datad => \tL|Data|ALU|Mux25~5_combout\,
	combout => \tL|Data|ALU|Mux25~6_combout\);

-- Location: LCCOMB_X40_Y13_N0
\tL|Data|ALU|Mux25~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux25~7_combout\ = (\tL|Data|ALU|Mux21~16_combout\ & (((\tL|Data|ALU|Mux25~6_combout\)))) # (!\tL|Data|ALU|Mux21~16_combout\ & ((\tL|Data|RegBMux|output[6]~15_combout\ & ((\tL|Data|ALU|Mux25~6_combout\) # 
-- (!\tL|Data|RegAMux|output[6]~5_combout\))) # (!\tL|Data|RegBMux|output[6]~15_combout\ & (\tL|Data|RegAMux|output[6]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[6]~15_combout\,
	datab => \tL|Data|ALU|Mux21~16_combout\,
	datac => \tL|Data|RegAMux|output[6]~5_combout\,
	datad => \tL|Data|ALU|Mux25~6_combout\,
	combout => \tL|Data|ALU|Mux25~7_combout\);

-- Location: LCCOMB_X35_Y13_N0
\tL|Data|ALU|Mux25~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux25~8_combout\ = (\tL|Data|ALU|Mux26~3_combout\ & ((\tL|Data|ALU|ShiftRight0~61_combout\) # ((!\tL|Data|ALU|Mux26~4_combout\)))) # (!\tL|Data|ALU|Mux26~3_combout\ & (((\tL|Data|ALU|Mux26~4_combout\ & \tL|Data|ALU|Mux25~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~61_combout\,
	datab => \tL|Data|ALU|Mux26~3_combout\,
	datac => \tL|Data|ALU|Mux26~4_combout\,
	datad => \tL|Data|ALU|Mux25~7_combout\,
	combout => \tL|Data|ALU|Mux25~8_combout\);

-- Location: LCCOMB_X35_Y13_N2
\tL|Data|ALU|Mux25~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux25~9_combout\ = (\tL|Data|ALU|Mux26~2_combout\ & (((\tL|Data|ALU|Mux25~8_combout\)))) # (!\tL|Data|ALU|Mux26~2_combout\ & ((\tL|Data|ALU|Mux25~8_combout\ & ((\tL|Data|ALU|ShiftRight1~46_combout\))) # (!\tL|Data|ALU|Mux25~8_combout\ & 
-- (\tL|Data|ALU|ShiftRight1~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight1~44_combout\,
	datab => \tL|Data|ALU|ShiftRight1~46_combout\,
	datac => \tL|Data|ALU|Mux26~2_combout\,
	datad => \tL|Data|ALU|Mux25~8_combout\,
	combout => \tL|Data|ALU|Mux25~9_combout\);

-- Location: LCCOMB_X35_Y13_N28
\tL|Data|ALU|Mux25~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux25~10_combout\ = (\tL|Data|ALU|Mux21~7_combout\ & (((\tL|Data|ALU|Mux25~9_combout\)))) # (!\tL|Data|ALU|Mux21~7_combout\ & ((\tL|Data|InstReg|out15_to_0\(10) & (\tL|Data|ALU|ShiftRight0~64_combout\)) # (!\tL|Data|InstReg|out15_to_0\(10) & 
-- ((\tL|Data|ALU|Mux25~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~7_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(10),
	datac => \tL|Data|ALU|ShiftRight0~64_combout\,
	datad => \tL|Data|ALU|Mux25~9_combout\,
	combout => \tL|Data|ALU|Mux25~10_combout\);

-- Location: LCCOMB_X36_Y16_N30
\tL|Data|RegFile|regs[31][6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][6]~6_combout\ = (\tL|Data|ALU|Mux21~19_combout\ & ((\tL|Data|ALU|Mux25~10_combout\))) # (!\tL|Data|ALU|Mux21~19_combout\ & (\tL|Data|ALU|Mux25~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mux21~19_combout\,
	datac => \tL|Data|ALU|Mux25~0_combout\,
	datad => \tL|Data|ALU|Mux25~10_combout\,
	combout => \tL|Data|RegFile|regs[31][6]~6_combout\);

-- Location: LCCOMB_X37_Y16_N8
\tL|Data|CodeMux|output[6]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[6]~9_combout\ = (\tL|Control|WideOr6~0_combout\ & ((\tL|Data|PCReg|output\(6)))) # (!\tL|Control|WideOr6~0_combout\ & (\tL|Data|RegFile|regs[31][6]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Control|WideOr6~0_combout\,
	datac => \tL|Data|RegFile|regs[31][6]~6_combout\,
	datad => \tL|Data|PCReg|output\(6),
	combout => \tL|Data|CodeMux|output[6]~9_combout\);

-- Location: LCCOMB_X34_Y16_N0
\tL|Data|Mem|dataOut[19]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[19]~53_combout\ = (\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(19) & \tL|Data|Mem|SIG_outPort_en~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(19),
	datad => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	combout => \tL|Data|Mem|dataOut[19]~53_combout\);

-- Location: LCCOMB_X46_Y16_N2
\tL|Data|Mem|dataOut[19]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[19]~54_combout\ = (\tL|Data|Mem|dataOut[19]~53_combout\ & ((\tL|Data|Mem|process_0~2_combout\) # ((\tL|Data|Mem|process_0~5_combout\) # (\tL|Data|Mem|process_0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|process_0~2_combout\,
	datab => \tL|Data|Mem|dataOut[19]~53_combout\,
	datac => \tL|Data|Mem|process_0~5_combout\,
	datad => \tL|Data|Mem|process_0~10_combout\,
	combout => \tL|Data|Mem|dataOut[19]~54_combout\);

-- Location: LCCOMB_X46_Y16_N26
\tL|Data|InstReg|out20_to_16[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|InstReg|out20_to_16[3]~feeder_combout\ = \tL|Data|Mem|dataOut[19]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|Mem|dataOut[19]~54_combout\,
	combout => \tL|Data|InstReg|out20_to_16[3]~feeder_combout\);

-- Location: FF_X46_Y16_N27
\tL|Data|InstReg|out20_to_16[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|InstReg|out20_to_16[3]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out20_to_16\(3));

-- Location: LCCOMB_X46_Y17_N24
\tL|Data|RegFile|rd_data1[17]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|rd_data1[17]~3_combout\ = (\tL|Data|InstReg|out20_to_16\(3)) # ((\tL|Data|InstReg|out20_to_16\(4)) # ((\tL|Data|InstReg|out20_to_16\(1) & !\tL|Data|InstReg|out20_to_16\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|InstReg|out20_to_16\(4),
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|rd_data1[17]~3_combout\);

-- Location: LCCOMB_X36_Y22_N20
\tL|Data|RegFile|Mux63~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux63~19_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|regs[14][0]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[12][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[12][0]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[14][0]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux63~19_combout\);

-- Location: LCCOMB_X36_Y22_N14
\tL|Data|RegFile|Mux63~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux63~20_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux63~19_combout\ & ((\tL|Data|RegFile|regs[15][0]~q\))) # (!\tL|Data|RegFile|Mux63~19_combout\ & (\tL|Data|RegFile|regs[13][0]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|Mux63~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[13][0]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[15][0]~q\,
	datad => \tL|Data|RegFile|Mux63~19_combout\,
	combout => \tL|Data|RegFile|Mux63~20_combout\);

-- Location: LCCOMB_X41_Y18_N28
\tL|Data|RegFile|Mux63~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux63~2_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|regs[9][0]~q\) # (\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[8][0]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[8][0]~q\,
	datac => \tL|Data|RegFile|regs[9][0]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux63~2_combout\);

-- Location: LCCOMB_X38_Y18_N20
\tL|Data|RegFile|Mux63~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux63~3_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux63~2_combout\ & (\tL|Data|RegFile|regs[11][0]~q\)) # (!\tL|Data|RegFile|Mux63~2_combout\ & ((\tL|Data|RegFile|regs[10][0]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|Mux63~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|regs[11][0]~q\,
	datac => \tL|Data|RegFile|regs[10][0]~q\,
	datad => \tL|Data|RegFile|Mux63~2_combout\,
	combout => \tL|Data|RegFile|Mux63~3_combout\);

-- Location: LCCOMB_X40_Y24_N28
\tL|Data|RegFile|Mux63~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux63~8_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|regs[24][0]~q\) # (\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[16][0]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[16][0]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[24][0]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux63~8_combout\);

-- Location: LCCOMB_X37_Y21_N0
\tL|Data|RegFile|Mux63~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux63~9_combout\ = (\tL|Data|RegFile|Mux63~8_combout\ & ((\tL|Data|RegFile|regs[28][0]~q\) # ((!\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|RegFile|Mux63~8_combout\ & (((\tL|Data|RegFile|regs[20][0]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[28][0]~q\,
	datab => \tL|Data|RegFile|Mux63~8_combout\,
	datac => \tL|Data|RegFile|regs[20][0]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux63~9_combout\);

-- Location: LCCOMB_X40_Y25_N0
\tL|Data|RegFile|Mux63~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux63~6_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3)) # ((\tL|Data|RegFile|regs[22][0]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(2) & (!\tL|Data|InstReg|out20_to_16\(3) & 
-- ((\tL|Data|RegFile|regs[18][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[22][0]~q\,
	datad => \tL|Data|RegFile|regs[18][0]~q\,
	combout => \tL|Data|RegFile|Mux63~6_combout\);

-- Location: LCCOMB_X38_Y25_N24
\tL|Data|RegFile|Mux63~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux63~7_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|Mux63~6_combout\ & (\tL|Data|RegFile|regs[30][0]~q\)) # (!\tL|Data|RegFile|Mux63~6_combout\ & ((\tL|Data|RegFile|regs[26][0]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|Mux63~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[30][0]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[26][0]~q\,
	datad => \tL|Data|RegFile|Mux63~6_combout\,
	combout => \tL|Data|RegFile|Mux63~7_combout\);

-- Location: LCCOMB_X37_Y21_N28
\tL|Data|RegFile|Mux63~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux63~10_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|Mux63~7_combout\) # (\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|Mux63~9_combout\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux63~9_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|Mux63~7_combout\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux63~10_combout\);

-- Location: LCCOMB_X35_Y19_N24
\tL|Data|RegFile|Mux63~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux63~11_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|InstReg|out20_to_16\(2))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[23][0]~q\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[19][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[23][0]~q\,
	datad => \tL|Data|RegFile|regs[19][0]~q\,
	combout => \tL|Data|RegFile|Mux63~11_combout\);

-- Location: LCCOMB_X35_Y19_N26
\tL|Data|RegFile|Mux63~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux63~12_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|Mux63~11_combout\ & (\tL|Data|RegFile|regs[31][0]~q\)) # (!\tL|Data|RegFile|Mux63~11_combout\ & ((\tL|Data|RegFile|regs[27][0]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|Mux63~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[31][0]~q\,
	datab => \tL|Data|RegFile|regs[27][0]~q\,
	datac => \tL|Data|InstReg|out20_to_16\(3),
	datad => \tL|Data|RegFile|Mux63~11_combout\,
	combout => \tL|Data|RegFile|Mux63~12_combout\);

-- Location: LCCOMB_X37_Y19_N16
\tL|Data|RegFile|Mux63~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux63~4_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|InstReg|out20_to_16\(3))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[25][0]~q\)) # (!\tL|Data|InstReg|out20_to_16\(3) 
-- & ((\tL|Data|RegFile|regs[17][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[25][0]~q\,
	datad => \tL|Data|RegFile|regs[17][0]~q\,
	combout => \tL|Data|RegFile|Mux63~4_combout\);

-- Location: LCCOMB_X37_Y23_N12
\tL|Data|RegFile|Mux63~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux63~5_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|Mux63~4_combout\ & (\tL|Data|RegFile|regs[29][0]~q\)) # (!\tL|Data|RegFile|Mux63~4_combout\ & ((\tL|Data|RegFile|regs[21][0]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|Mux63~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[29][0]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[21][0]~q\,
	datad => \tL|Data|RegFile|Mux63~4_combout\,
	combout => \tL|Data|RegFile|Mux63~5_combout\);

-- Location: LCCOMB_X37_Y21_N14
\tL|Data|RegFile|Mux63~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux63~13_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux63~10_combout\ & (\tL|Data|RegFile|Mux63~12_combout\)) # (!\tL|Data|RegFile|Mux63~10_combout\ & ((\tL|Data|RegFile|Mux63~5_combout\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|Mux63~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|Mux63~10_combout\,
	datac => \tL|Data|RegFile|Mux63~12_combout\,
	datad => \tL|Data|RegFile|Mux63~5_combout\,
	combout => \tL|Data|RegFile|Mux63~13_combout\);

-- Location: LCCOMB_X54_Y20_N10
\tL|Data|RegFile|Mux63~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux63~14_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|InstReg|out20_to_16\(1))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[6][0]~q\)) # (!\tL|Data|InstReg|out20_to_16\(1) 
-- & ((\tL|Data|RegFile|regs[4][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[6][0]~q\,
	datad => \tL|Data|RegFile|regs[4][0]~q\,
	combout => \tL|Data|RegFile|Mux63~14_combout\);

-- Location: LCCOMB_X51_Y18_N16
\tL|Data|RegFile|Mux63~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux63~15_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux63~14_combout\ & (\tL|Data|RegFile|regs[7][0]~q\)) # (!\tL|Data|RegFile|Mux63~14_combout\ & ((\tL|Data|RegFile|regs[5][0]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|Mux63~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[7][0]~q\,
	datac => \tL|Data|RegFile|regs[5][0]~q\,
	datad => \tL|Data|RegFile|Mux63~14_combout\,
	combout => \tL|Data|RegFile|Mux63~15_combout\);

-- Location: LCCOMB_X49_Y21_N16
\tL|Data|RegFile|Mux63~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux63~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~6_combout\ & (((\tL|Data|RegFile|rd_data1[17]~2_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & ((\tL|Data|RegFile|rd_data1[17]~2_combout\ & 
-- (\tL|Data|RegFile|Mux63~15_combout\)) # (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & ((\tL|Data|RegFile|regs[1][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux63~15_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	datac => \tL|Data|RegFile|regs[1][0]~q\,
	datad => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	combout => \tL|Data|RegFile|Mux63~16_combout\);

-- Location: LCCOMB_X49_Y21_N12
\tL|Data|RegFile|Mux63~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux63~17_combout\ = (\tL|Data|RegFile|rd_data1[17]~6_combout\ & ((\tL|Data|RegFile|Mux63~16_combout\ & (\tL|Data|RegFile|regs[3][0]~q\)) # (!\tL|Data|RegFile|Mux63~16_combout\ & ((\tL|Data|RegFile|regs[2][0]~q\))))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & (((\tL|Data|RegFile|Mux63~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	datab => \tL|Data|RegFile|regs[3][0]~q\,
	datac => \tL|Data|RegFile|regs[2][0]~q\,
	datad => \tL|Data|RegFile|Mux63~16_combout\,
	combout => \tL|Data|RegFile|Mux63~17_combout\);

-- Location: LCCOMB_X37_Y18_N20
\tL|Data|RegFile|Mux63~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux63~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~4_combout\ & (((\tL|Data|RegFile|rd_data1[17]~5_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & ((\tL|Data|RegFile|rd_data1[17]~5_combout\ & 
-- (\tL|Data|RegFile|Mux63~13_combout\)) # (!\tL|Data|RegFile|rd_data1[17]~5_combout\ & ((\tL|Data|RegFile|Mux63~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux63~13_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datac => \tL|Data|RegFile|Mux63~17_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	combout => \tL|Data|RegFile|Mux63~18_combout\);

-- Location: LCCOMB_X37_Y18_N12
\tL|Data|RegFile|Mux63~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux63~21_combout\ = (\tL|Data|RegFile|rd_data1[17]~4_combout\ & ((\tL|Data|RegFile|Mux63~18_combout\ & (\tL|Data|RegFile|Mux63~20_combout\)) # (!\tL|Data|RegFile|Mux63~18_combout\ & ((\tL|Data|RegFile|Mux63~3_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & (((\tL|Data|RegFile|Mux63~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux63~20_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datac => \tL|Data|RegFile|Mux63~3_combout\,
	datad => \tL|Data|RegFile|Mux63~18_combout\,
	combout => \tL|Data|RegFile|Mux63~21_combout\);

-- Location: LCCOMB_X36_Y14_N16
\tL|Data|RegFile|Mux63~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux63~22_combout\ = (\tL|Data|RegFile|Mux63~21_combout\ & ((\tL|Data|RegFile|rd_data1[17]~3_combout\) # ((\tL|Data|InstReg|out20_to_16\(2)) # (\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	datab => \tL|Data|RegFile|Mux63~21_combout\,
	datac => \tL|Data|InstReg|out20_to_16\(2),
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux63~22_combout\);

-- Location: FF_X36_Y14_N17
\tL|Data|RegFile|rd_data1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux63~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(0));

-- Location: FF_X37_Y14_N5
\tL|Data|RegB|output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|RegFile|rd_data1\(0),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(0));

-- Location: FF_X47_Y42_N3
\tL|Data|Mem|InputPort0|output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \input[9]~input_o\,
	sload => VCC,
	ena => \ALT_INV_button0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|InputPort0|output\(9));

-- Location: FF_X47_Y42_N1
\tL|Data|Mem|InputPort1|output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \input[9]~input_o\,
	sload => VCC,
	ena => \ALT_INV_button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|InputPort1|output\(9));

-- Location: LCCOMB_X47_Y42_N0
\tL|Data|Mem|dataOut[9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[9]~18_combout\ = (\tL|Data|Mem|dataOut[9]~0_combout\ & ((\tL|Data|Mem|InputPort1|output\(9)) # ((\tL|Data|Mem|InputPort0|output\(9) & \tL|Data|Mem|Equal0~10_combout\)))) # (!\tL|Data|Mem|dataOut[9]~0_combout\ & 
-- (\tL|Data|Mem|InputPort0|output\(9) & ((\tL|Data|Mem|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|dataOut[9]~0_combout\,
	datab => \tL|Data|Mem|InputPort0|output\(9),
	datac => \tL|Data|Mem|InputPort1|output\(9),
	datad => \tL|Data|Mem|Equal0~10_combout\,
	combout => \tL|Data|Mem|dataOut[9]~18_combout\);

-- Location: LCCOMB_X41_Y16_N30
\tL|Data|Mem|dataOut[9]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[9]~19_combout\ = (\tL|Data|Mem|dataOut[9]~18_combout\) # ((\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(9) & (\tL|Data|Mem|SIG_outPort_en~0_combout\ & \tL|Data|Mem|dataOut[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(9),
	datab => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	datac => \tL|Data|Mem|dataOut[9]~18_combout\,
	datad => \tL|Data|Mem|dataOut[2]~2_combout\,
	combout => \tL|Data|Mem|dataOut[9]~19_combout\);

-- Location: FF_X40_Y15_N23
\tL|Data|InstReg|out15_to_0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|Mem|dataOut[9]~19_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out15_to_0\(9));

-- Location: LCCOMB_X38_Y16_N28
\tL|Data|ALU|Mux26~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux26~14_combout\ = (!\tL|Data|InstReg|out15_to_0\(9) & (!\tL|Data|InstReg|out15_to_0\(10) & \tL|Data|ALU|ShiftLeft0~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(9),
	datab => \tL|Data|InstReg|out15_to_0\(10),
	datad => \tL|Data|ALU|ShiftLeft0~31_combout\,
	combout => \tL|Data|ALU|Mux26~14_combout\);

-- Location: LCCOMB_X40_Y9_N8
\tL|Data|ALU|ShiftRight0~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~46_combout\ = (\tL|Data|ALU|ShiftRight0~44_combout\) # (\tL|Data|ALU|ShiftRight0~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~44_combout\,
	datad => \tL|Data|ALU|ShiftRight0~45_combout\,
	combout => \tL|Data|ALU|ShiftRight0~46_combout\);

-- Location: LCCOMB_X41_Y17_N22
\tL|Data|ALU|Add0~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~69_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\ & (!\tL|Data|RegAMux|output[5]~6_combout\)) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Data|RegBMux|output[5]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegAMux|output[5]~6_combout\,
	datac => \tL|Data|RegBMux|output[5]~17_combout\,
	datad => \tL|Data|ALUCtrl|Mux13~2_combout\,
	combout => \tL|Data|ALU|Add0~69_combout\);

-- Location: LCCOMB_X45_Y15_N26
\tL|Data|ALU|Add0~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~70_combout\ = (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(5))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datab => \tL|Data|PCReg|output\(5),
	datac => \tL|Control|WideOr8~combout\,
	datad => \tL|Data|RegFile|rd_data0\(5),
	combout => \tL|Data|ALU|Add0~70_combout\);

-- Location: LCCOMB_X45_Y15_N24
\tL|Data|ALU|SIG_Result_Low~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~6_combout\ = (\tL|Data|RegBMux|output[5]~17_combout\ & ((\tL|Control|WideOr8~combout\ & (\tL|Data|PCReg|output\(5))) # (!\tL|Control|WideOr8~combout\ & ((\tL|Data|RegFile|rd_data0\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[5]~17_combout\,
	datab => \tL|Data|PCReg|output\(5),
	datac => \tL|Control|WideOr8~combout\,
	datad => \tL|Data|RegFile|rd_data0\(5),
	combout => \tL|Data|ALU|SIG_Result_Low~6_combout\);

-- Location: LCCOMB_X45_Y15_N30
\tL|Data|ALU|Mux26~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux26~5_combout\ = (\tL|Data|ALU|Mux21~10_combout\ & ((\tL|Data|ALU|Mux21~11_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|w513w\(5)))) # (!\tL|Data|ALU|Mux21~11_combout\ & (!\tL|Data|RegBMux|output[5]~17_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~10_combout\ & (((!\tL|Data|ALU|Mux21~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[5]~17_combout\,
	datab => \tL|Data|ALU|Mux21~10_combout\,
	datac => \tL|Data|ALU|Mult0|auto_generated|w513w\(5),
	datad => \tL|Data|ALU|Mux21~11_combout\,
	combout => \tL|Data|ALU|Mux26~5_combout\);

-- Location: LCCOMB_X45_Y15_N0
\tL|Data|ALU|Mux26~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux26~6_combout\ = (\tL|Data|ALU|Mux21~9_combout\ & ((\tL|Data|ALU|Mux26~5_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|w569w\(5)))) # (!\tL|Data|ALU|Mux26~5_combout\ & (\tL|Data|ALU|SIG_Result_Low~6_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~9_combout\ & (((\tL|Data|ALU|Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~9_combout\,
	datab => \tL|Data|ALU|SIG_Result_Low~6_combout\,
	datac => \tL|Data|ALU|Mux26~5_combout\,
	datad => \tL|Data|ALU|Mult1|auto_generated|w569w\(5),
	combout => \tL|Data|ALU|Mux26~6_combout\);

-- Location: LCCOMB_X45_Y15_N12
\tL|Data|ALU|Mux26~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux26~7_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & (((\tL|Data|ALU|Mux21~12_combout\)))) # (!\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux21~12_combout\ & ((\tL|Data|ALU|Mux26~6_combout\))) # (!\tL|Data|ALU|Mux21~12_combout\ & 
-- (\tL|Data|ALU|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~70_combout\,
	datab => \tL|Data|ALU|Mux21~13_combout\,
	datac => \tL|Data|ALU|Mux21~12_combout\,
	datad => \tL|Data|ALU|Mux26~6_combout\,
	combout => \tL|Data|ALU|Mux26~7_combout\);

-- Location: LCCOMB_X41_Y17_N20
\tL|Data|ALU|Mux26~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux26~8_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux26~7_combout\ & ((\tL|Data|ALU|Add0~46_combout\))) # (!\tL|Data|ALU|Mux26~7_combout\ & (\tL|Data|ALU|Add0~69_combout\)))) # (!\tL|Data|ALU|Mux21~13_combout\ & 
-- (((\tL|Data|ALU|Mux26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~69_combout\,
	datab => \tL|Data|ALU|Mux21~13_combout\,
	datac => \tL|Data|ALU|Add0~46_combout\,
	datad => \tL|Data|ALU|Mux26~7_combout\,
	combout => \tL|Data|ALU|Mux26~8_combout\);

-- Location: LCCOMB_X41_Y17_N10
\tL|Data|ALU|Mux26~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux26~9_combout\ = (\tL|Data|ALU|Mux21~31_combout\ & ((\tL|Data|ALU|Mux21~15_combout\ & (\tL|Data|ALU|ShiftRight1~85_combout\)) # (!\tL|Data|ALU|Mux21~15_combout\ & ((\tL|Data|ALU|Mux26~8_combout\))))) # (!\tL|Data|ALU|Mux21~31_combout\ & 
-- (((!\tL|Data|ALU|Mux21~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~31_combout\,
	datab => \tL|Data|ALU|ShiftRight1~85_combout\,
	datac => \tL|Data|ALU|Mux21~15_combout\,
	datad => \tL|Data|ALU|Mux26~8_combout\,
	combout => \tL|Data|ALU|Mux26~9_combout\);

-- Location: LCCOMB_X41_Y17_N28
\tL|Data|ALU|Mux26~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux26~10_combout\ = (\tL|Data|ALU|Mux21~16_combout\ & (((\tL|Data|ALU|Mux26~9_combout\)))) # (!\tL|Data|ALU|Mux21~16_combout\ & ((\tL|Data|RegAMux|output[5]~6_combout\ & ((\tL|Data|ALU|Mux26~9_combout\) # 
-- (!\tL|Data|RegBMux|output[5]~17_combout\))) # (!\tL|Data|RegAMux|output[5]~6_combout\ & (\tL|Data|RegBMux|output[5]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~16_combout\,
	datab => \tL|Data|RegAMux|output[5]~6_combout\,
	datac => \tL|Data|RegBMux|output[5]~17_combout\,
	datad => \tL|Data|ALU|Mux26~9_combout\,
	combout => \tL|Data|ALU|Mux26~10_combout\);

-- Location: LCCOMB_X41_Y17_N2
\tL|Data|ALU|Mux26~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux26~11_combout\ = (\tL|Data|ALU|Mux26~3_combout\ & ((\tL|Data|ALU|ShiftRight0~55_combout\) # ((!\tL|Data|ALU|Mux26~4_combout\)))) # (!\tL|Data|ALU|Mux26~3_combout\ & (((\tL|Data|ALU|Mux26~4_combout\ & \tL|Data|ALU|Mux26~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~55_combout\,
	datab => \tL|Data|ALU|Mux26~3_combout\,
	datac => \tL|Data|ALU|Mux26~4_combout\,
	datad => \tL|Data|ALU|Mux26~10_combout\,
	combout => \tL|Data|ALU|Mux26~11_combout\);

-- Location: LCCOMB_X41_Y17_N24
\tL|Data|ALU|Mux26~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux26~12_combout\ = (\tL|Data|ALU|Mux26~2_combout\ & (((\tL|Data|ALU|Mux26~11_combout\)))) # (!\tL|Data|ALU|Mux26~2_combout\ & ((\tL|Data|ALU|Mux26~11_combout\ & (\tL|Data|ALU|ShiftRight0~46_combout\)) # (!\tL|Data|ALU|Mux26~11_combout\ & 
-- ((\tL|Data|ALU|ShiftRight0~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~46_combout\,
	datab => \tL|Data|ALU|Mux26~2_combout\,
	datac => \tL|Data|ALU|ShiftRight0~43_combout\,
	datad => \tL|Data|ALU|Mux26~11_combout\,
	combout => \tL|Data|ALU|Mux26~12_combout\);

-- Location: LCCOMB_X37_Y16_N20
\tL|Data|ALU|Mux26~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux26~13_combout\ = (\tL|Data|InstReg|out15_to_0\(10) & ((\tL|Data|ALU|Mux21~7_combout\ & ((\tL|Data|ALU|Mux26~12_combout\))) # (!\tL|Data|ALU|Mux21~7_combout\ & (\tL|Data|ALU|ShiftRight0~59_combout\)))) # (!\tL|Data|InstReg|out15_to_0\(10) & 
-- (((\tL|Data|ALU|Mux26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(10),
	datab => \tL|Data|ALU|ShiftRight0~59_combout\,
	datac => \tL|Data|ALU|Mux21~7_combout\,
	datad => \tL|Data|ALU|Mux26~12_combout\,
	combout => \tL|Data|ALU|Mux26~13_combout\);

-- Location: LCCOMB_X37_Y16_N16
\tL|Data|RegFile|regs[31][5]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][5]~7_combout\ = (\tL|Data|ALU|Mux21~19_combout\ & ((\tL|Data|ALU|Mux26~13_combout\))) # (!\tL|Data|ALU|Mux21~19_combout\ & (\tL|Data|ALU|Mux26~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mux26~14_combout\,
	datac => \tL|Data|ALU|Mux21~19_combout\,
	datad => \tL|Data|ALU|Mux26~13_combout\,
	combout => \tL|Data|RegFile|regs[31][5]~7_combout\);

-- Location: FF_X37_Y16_N17
\tL|Data|ALUOut|output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][5]~7_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(5));

-- Location: LCCOMB_X39_Y16_N8
\tL|Data|ScuffedOut|output[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ScuffedOut|output[5]~feeder_combout\ = \tL|Data|ALUOut|output\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|ALUOut|output\(5),
	combout => \tL|Data|ScuffedOut|output[5]~feeder_combout\);

-- Location: FF_X39_Y16_N9
\tL|Data|ScuffedOut|output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ScuffedOut|output[5]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(5));

-- Location: LCCOMB_X40_Y13_N10
\tL|Data|PCReg|output[5]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[5]~25_combout\ = (\tL|Control|curr_state.branch_2~q\ & (\tL|Data|ScuffedOut|output\(5))) # (!\tL|Control|curr_state.branch_2~q\ & ((\tL|Data|InstReg|out15_to_0\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.branch_2~q\,
	datab => \tL|Data|ScuffedOut|output\(5),
	datad => \tL|Data|InstReg|out15_to_0\(3),
	combout => \tL|Data|PCReg|output[5]~25_combout\);

-- Location: FF_X40_Y13_N11
\tL|Data|PCReg|output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[5]~25_combout\,
	asdata => \tL|Data|RegFile|regs[31][5]~7_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Data|PCSourceMux|ALT_INV_Equal1~0_combout\,
	ena => \tL|Data|PCEnable~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(5));

-- Location: LCCOMB_X37_Y16_N6
\tL|Data|CodeMux|output[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[5]~8_combout\ = (\tL|Control|WideOr6~0_combout\ & (\tL|Data|PCReg|output\(5))) # (!\tL|Control|WideOr6~0_combout\ & ((\tL|Data|RegFile|regs[31][5]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Control|WideOr6~0_combout\,
	datac => \tL|Data|PCReg|output\(5),
	datad => \tL|Data|RegFile|regs[31][5]~7_combout\,
	combout => \tL|Data|CodeMux|output[5]~8_combout\);

-- Location: LCCOMB_X39_Y16_N4
\tL|Data|Mem|dataOut[29]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[29]~40_combout\ = (\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(29) & \tL|Data|Mem|SIG_outPort_en~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(29),
	datad => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	combout => \tL|Data|Mem|dataOut[29]~40_combout\);

-- Location: LCCOMB_X40_Y16_N4
\tL|Data|Mem|dataOut[29]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[29]~41_combout\ = (\tL|Data|Mem|dataOut[29]~40_combout\ & ((\tL|Data|Mem|process_0~2_combout\) # ((\tL|Data|Mem|process_0~5_combout\) # (\tL|Data|Mem|process_0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|process_0~2_combout\,
	datab => \tL|Data|Mem|dataOut[29]~40_combout\,
	datac => \tL|Data|Mem|process_0~5_combout\,
	datad => \tL|Data|Mem|process_0~10_combout\,
	combout => \tL|Data|Mem|dataOut[29]~41_combout\);

-- Location: FF_X40_Y16_N19
\tL|Data|InstReg|out31_to_26[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|Mem|dataOut[29]~41_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out31_to_26\(3));

-- Location: LCCOMB_X42_Y12_N18
\tL|Control|next_state.sltui_1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|next_state.sltui_1~2_combout\ = (\tL|Data|InstReg|out31_to_26\(1) & (!\tL|Data|InstReg|out31_to_26\(2) & \tL|Data|InstReg|out31_to_26\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out31_to_26\(1),
	datac => \tL|Data|InstReg|out31_to_26\(2),
	datad => \tL|Data|InstReg|out31_to_26\(0),
	combout => \tL|Control|next_state.sltui_1~2_combout\);

-- Location: LCCOMB_X42_Y12_N28
\tL|Control|next_state.jal_1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|next_state.jal_1~0_combout\ = (!\tL|Data|InstReg|out31_to_26\(3) & (\tL|Control|next_state.sltui_1~2_combout\ & (\tL|Data|ALUCtrl|Mux12~0_combout\ & \tL|Control|curr_state.decode~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out31_to_26\(3),
	datab => \tL|Control|next_state.sltui_1~2_combout\,
	datac => \tL|Data|ALUCtrl|Mux12~0_combout\,
	datad => \tL|Control|curr_state.decode~q\,
	combout => \tL|Control|next_state.jal_1~0_combout\);

-- Location: FF_X40_Y14_N31
\tL|Control|curr_state.jal_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Control|next_state.jal_1~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Control|curr_state.jal_1~q\);

-- Location: LCCOMB_X40_Y14_N4
\tL|Control|WideOr2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|WideOr2~0_combout\ = (!\tL|Control|curr_state.jal_1~q\ & (!\tL|Control|curr_state.branch~q\ & (!\tL|Control|curr_state.fetch_2~q\ & \tL|Control|curr_state.fetch_1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.jal_1~q\,
	datab => \tL|Control|curr_state.branch~q\,
	datac => \tL|Control|curr_state.fetch_2~q\,
	datad => \tL|Control|curr_state.fetch_1~q\,
	combout => \tL|Control|WideOr2~0_combout\);

-- Location: LCCOMB_X41_Y14_N16
\tL|Control|WideOr7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|WideOr7~0_combout\ = (\tL|Control|curr_state.rtype_2~q\) # ((\tL|Control|curr_state.rtype_1~q\) # (\tL|Control|curr_state.decode~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.rtype_2~q\,
	datab => \tL|Control|curr_state.rtype_1~q\,
	datad => \tL|Control|curr_state.decode~q\,
	combout => \tL|Control|WideOr7~0_combout\);

-- Location: LCCOMB_X41_Y14_N22
\tL|Control|WideOr7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|WideOr7~combout\ = (((\tL|Control|WideOr7~0_combout\) # (!\tL|Control|WideOr6~0_combout\)) # (!\tL|Control|WideOr2~0_combout\)) # (!\tL|Control|WideOr2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr2~1_combout\,
	datab => \tL|Control|WideOr2~0_combout\,
	datac => \tL|Control|WideOr6~0_combout\,
	datad => \tL|Control|WideOr7~0_combout\,
	combout => \tL|Control|WideOr7~combout\);

-- Location: LCCOMB_X42_Y14_N24
\tL|Data|ALUCtrl|Mux13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux13~0_combout\ = (!\tL|Data|InstReg|out15_to_0\(3) & (\tL|Data|InstReg|out15_to_0\(5) & ((!\tL|Data|InstReg|out15_to_0\(1)) # (!\tL|Data|InstReg|out15_to_0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(0),
	datab => \tL|Data|InstReg|out15_to_0\(3),
	datac => \tL|Data|InstReg|out15_to_0\(1),
	datad => \tL|Data|InstReg|out15_to_0\(5),
	combout => \tL|Data|ALUCtrl|Mux13~0_combout\);

-- Location: LCCOMB_X41_Y14_N6
\tL|Data|ALUCtrl|Mux13~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux13~1_combout\ = (\tL|Data|InstReg|out15_to_0\(4) & (((\tL|Data|ALUCtrl|Mux18~4_combout\)))) # (!\tL|Data|InstReg|out15_to_0\(4) & (\tL|Data|InstReg|out15_to_0\(2) & ((\tL|Data|ALUCtrl|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(2),
	datab => \tL|Data|InstReg|out15_to_0\(4),
	datac => \tL|Data|ALUCtrl|Mux18~4_combout\,
	datad => \tL|Data|ALUCtrl|Mux13~0_combout\,
	combout => \tL|Data|ALUCtrl|Mux13~1_combout\);

-- Location: LCCOMB_X41_Y14_N24
\tL|Data|ALUCtrl|Mux13~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux13~2_combout\ = (\tL|Control|WideOr7~combout\ & (\tL|Data|ALUCtrl|Mux18~6_combout\ & ((\tL|Data|ALUCtrl|Mux13~1_combout\)))) # (!\tL|Control|WideOr7~combout\ & ((\tL|Data|ALUCtrl|Mux8~2_combout\) # ((\tL|Data|ALUCtrl|Mux18~6_combout\ & 
-- \tL|Data|ALUCtrl|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr7~combout\,
	datab => \tL|Data|ALUCtrl|Mux18~6_combout\,
	datac => \tL|Data|ALUCtrl|Mux8~2_combout\,
	datad => \tL|Data|ALUCtrl|Mux13~1_combout\,
	combout => \tL|Data|ALUCtrl|Mux13~2_combout\);

-- Location: LCCOMB_X38_Y11_N12
\tL|Data|ALU|Mux21~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux21~19_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\) # ((\tL|Data|ALUCtrl|Mux17~3_combout\) # (\tL|Data|ALU|Mux21~9_combout\ $ (!\tL|Data|ALUCtrl|Mux14~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datab => \tL|Data|ALU|Mux21~9_combout\,
	datac => \tL|Data|ALUCtrl|Mux14~2_combout\,
	datad => \tL|Data|ALUCtrl|Mux17~3_combout\,
	combout => \tL|Data|ALU|Mux21~19_combout\);

-- Location: LCCOMB_X35_Y12_N6
\tL|Data|ALU|Mux27~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux27~11_combout\ = (\tL|Data|ALU|ShiftLeft0~19_combout\ & (!\tL|Data|InstReg|out15_to_0\(9) & !\tL|Data|InstReg|out15_to_0\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftLeft0~19_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(9),
	datac => \tL|Data|InstReg|out15_to_0\(10),
	combout => \tL|Data|ALU|Mux27~11_combout\);

-- Location: LCCOMB_X38_Y12_N14
\tL|Data|ALU|Add0~207\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~207_combout\ = (\tL|Data|ALUCtrl|Mux13~2_combout\ & ((!\tL|Data|RegAMux|output[4]~7_combout\))) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (\tL|Data|RegBMux|output[4]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[4]~13_combout\,
	datac => \tL|Data|RegAMux|output[4]~7_combout\,
	datad => \tL|Data|ALUCtrl|Mux13~2_combout\,
	combout => \tL|Data|ALU|Add0~207_combout\);

-- Location: LCCOMB_X38_Y14_N20
\tL|Data|ALU|Add0~208\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~208_combout\ = (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(4)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0\(4),
	datab => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datac => \tL|Control|WideOr8~combout\,
	datad => \tL|Data|PCReg|output\(4),
	combout => \tL|Data|ALU|Add0~208_combout\);

-- Location: LCCOMB_X38_Y14_N26
\tL|Data|ALU|SIG_Result_Low~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|SIG_Result_Low~27_combout\ = (\tL|Data|RegBMux|output[4]~13_combout\ & ((\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(4)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0\(4),
	datab => \tL|Data|RegBMux|output[4]~13_combout\,
	datac => \tL|Control|WideOr8~combout\,
	datad => \tL|Data|PCReg|output\(4),
	combout => \tL|Data|ALU|SIG_Result_Low~27_combout\);

-- Location: LCCOMB_X38_Y14_N28
\tL|Data|ALU|Mux27~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux27~2_combout\ = (\tL|Data|ALU|Mux21~10_combout\ & ((\tL|Data|ALU|Mux21~11_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|w513w\(4)))) # (!\tL|Data|ALU|Mux21~11_combout\ & (!\tL|Data|RegBMux|output[4]~13_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~10_combout\ & (!\tL|Data|ALU|Mux21~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~10_combout\,
	datab => \tL|Data|ALU|Mux21~11_combout\,
	datac => \tL|Data|RegBMux|output[4]~13_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|w513w\(4),
	combout => \tL|Data|ALU|Mux27~2_combout\);

-- Location: LCCOMB_X38_Y14_N30
\tL|Data|ALU|Mux27~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux27~3_combout\ = (\tL|Data|ALU|Mux21~9_combout\ & ((\tL|Data|ALU|Mux27~2_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|w569w\(4)))) # (!\tL|Data|ALU|Mux27~2_combout\ & (\tL|Data|ALU|SIG_Result_Low~27_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~9_combout\ & (((\tL|Data|ALU|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|SIG_Result_Low~27_combout\,
	datab => \tL|Data|ALU|Mux21~9_combout\,
	datac => \tL|Data|ALU|Mult1|auto_generated|w569w\(4),
	datad => \tL|Data|ALU|Mux27~2_combout\,
	combout => \tL|Data|ALU|Mux27~3_combout\);

-- Location: LCCOMB_X38_Y12_N16
\tL|Data|ALU|Mux27~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux27~4_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & (\tL|Data|ALU|Mux21~12_combout\)) # (!\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux21~12_combout\ & ((\tL|Data|ALU|Mux27~3_combout\))) # (!\tL|Data|ALU|Mux21~12_combout\ & 
-- (\tL|Data|ALU|Add0~208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~13_combout\,
	datab => \tL|Data|ALU|Mux21~12_combout\,
	datac => \tL|Data|ALU|Add0~208_combout\,
	datad => \tL|Data|ALU|Mux27~3_combout\,
	combout => \tL|Data|ALU|Mux27~4_combout\);

-- Location: LCCOMB_X38_Y12_N6
\tL|Data|ALU|Mux27~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux27~5_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux27~4_combout\ & (\tL|Data|ALU|Add0~44_combout\)) # (!\tL|Data|ALU|Mux27~4_combout\ & ((\tL|Data|ALU|Add0~207_combout\))))) # (!\tL|Data|ALU|Mux21~13_combout\ & 
-- (((\tL|Data|ALU|Mux27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Add0~44_combout\,
	datab => \tL|Data|ALU|Add0~207_combout\,
	datac => \tL|Data|ALU|Mux21~13_combout\,
	datad => \tL|Data|ALU|Mux27~4_combout\,
	combout => \tL|Data|ALU|Mux27~5_combout\);

-- Location: LCCOMB_X38_Y12_N20
\tL|Data|ALU|Mux27~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux27~6_combout\ = (\tL|Data|ALU|Mux21~15_combout\ & (\tL|Data|ALU|ShiftRight1~81_combout\ & (\tL|Data|ALU|Mux21~31_combout\))) # (!\tL|Data|ALU|Mux21~15_combout\ & (((\tL|Data|ALU|Mux27~5_combout\) # (!\tL|Data|ALU|Mux21~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~15_combout\,
	datab => \tL|Data|ALU|ShiftRight1~81_combout\,
	datac => \tL|Data|ALU|Mux21~31_combout\,
	datad => \tL|Data|ALU|Mux27~5_combout\,
	combout => \tL|Data|ALU|Mux27~6_combout\);

-- Location: LCCOMB_X38_Y12_N2
\tL|Data|ALU|Mux27~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux27~7_combout\ = (\tL|Data|ALU|Mux21~16_combout\ & (((\tL|Data|ALU|Mux27~6_combout\)))) # (!\tL|Data|ALU|Mux21~16_combout\ & ((\tL|Data|RegBMux|output[4]~13_combout\ & ((\tL|Data|ALU|Mux27~6_combout\) # 
-- (!\tL|Data|RegAMux|output[4]~7_combout\))) # (!\tL|Data|RegBMux|output[4]~13_combout\ & (\tL|Data|RegAMux|output[4]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegBMux|output[4]~13_combout\,
	datab => \tL|Data|ALU|Mux21~16_combout\,
	datac => \tL|Data|RegAMux|output[4]~7_combout\,
	datad => \tL|Data|ALU|Mux27~6_combout\,
	combout => \tL|Data|ALU|Mux27~7_combout\);

-- Location: LCCOMB_X38_Y12_N0
\tL|Data|ALU|Mux27~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux27~8_combout\ = (\tL|Data|ALU|Mux26~4_combout\ & ((\tL|Data|ALU|Mux26~3_combout\ & (\tL|Data|ALU|ShiftRight0~20_combout\)) # (!\tL|Data|ALU|Mux26~3_combout\ & ((\tL|Data|ALU|Mux27~7_combout\))))) # (!\tL|Data|ALU|Mux26~4_combout\ & 
-- (\tL|Data|ALU|Mux26~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux26~4_combout\,
	datab => \tL|Data|ALU|Mux26~3_combout\,
	datac => \tL|Data|ALU|ShiftRight0~20_combout\,
	datad => \tL|Data|ALU|Mux27~7_combout\,
	combout => \tL|Data|ALU|Mux27~8_combout\);

-- Location: LCCOMB_X38_Y12_N10
\tL|Data|ALU|Mux27~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux27~9_combout\ = (\tL|Data|ALU|Mux26~2_combout\ & (((\tL|Data|ALU|Mux27~8_combout\)))) # (!\tL|Data|ALU|Mux26~2_combout\ & ((\tL|Data|ALU|Mux27~8_combout\ & ((\tL|Data|ALU|ShiftRight0~33_combout\))) # (!\tL|Data|ALU|Mux27~8_combout\ & 
-- (\tL|Data|ALU|ShiftRight0~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~89_combout\,
	datab => \tL|Data|ALU|ShiftRight0~33_combout\,
	datac => \tL|Data|ALU|Mux26~2_combout\,
	datad => \tL|Data|ALU|Mux27~8_combout\,
	combout => \tL|Data|ALU|Mux27~9_combout\);

-- Location: LCCOMB_X38_Y12_N28
\tL|Data|ALU|Mux27~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux27~10_combout\ = (\tL|Data|InstReg|out15_to_0\(10) & ((\tL|Data|ALU|Mux21~7_combout\ & ((\tL|Data|ALU|Mux27~9_combout\))) # (!\tL|Data|ALU|Mux21~7_combout\ & (\tL|Data|ALU|ShiftRight0~95_combout\)))) # (!\tL|Data|InstReg|out15_to_0\(10) & 
-- (((\tL|Data|ALU|Mux27~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~95_combout\,
	datab => \tL|Data|InstReg|out15_to_0\(10),
	datac => \tL|Data|ALU|Mux21~7_combout\,
	datad => \tL|Data|ALU|Mux27~9_combout\,
	combout => \tL|Data|ALU|Mux27~10_combout\);

-- Location: LCCOMB_X37_Y12_N12
\tL|Data|RegFile|regs[31][4]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|regs[31][4]~8_combout\ = (\tL|Data|ALU|Mux21~19_combout\ & ((\tL|Data|ALU|Mux27~10_combout\))) # (!\tL|Data|ALU|Mux21~19_combout\ & (\tL|Data|ALU|Mux27~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|Mux21~19_combout\,
	datac => \tL|Data|ALU|Mux27~11_combout\,
	datad => \tL|Data|ALU|Mux27~10_combout\,
	combout => \tL|Data|RegFile|regs[31][4]~8_combout\);

-- Location: FF_X37_Y12_N13
\tL|Data|ALUOut|output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][4]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(4));

-- Location: FF_X39_Y14_N21
\tL|Data|ScuffedOut|output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|ALUOut|output\(4),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(4));

-- Location: LCCOMB_X38_Y14_N24
\tL|Data|PCReg|output[4]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[4]~26_combout\ = (\tL|Control|curr_state.branch_2~q\ & (\tL|Data|ScuffedOut|output\(4))) # (!\tL|Control|curr_state.branch_2~q\ & ((\tL|Data|InstReg|out15_to_0\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ScuffedOut|output\(4),
	datab => \tL|Control|curr_state.branch_2~q\,
	datad => \tL|Data|InstReg|out15_to_0\(2),
	combout => \tL|Data|PCReg|output[4]~26_combout\);

-- Location: FF_X38_Y14_N25
\tL|Data|PCReg|output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[4]~26_combout\,
	asdata => \tL|Data|RegFile|regs[31][4]~8_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Data|PCSourceMux|ALT_INV_Equal1~0_combout\,
	ena => \tL|Data|PCEnable~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(4));

-- Location: LCCOMB_X37_Y12_N16
\tL|Data|CodeMux|output[4]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[4]~29_combout\ = (\tL|Control|WideOr6~0_combout\ & (\tL|Data|PCReg|output\(4))) # (!\tL|Control|WideOr6~0_combout\ & ((\tL|Data|RegFile|regs[31][4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output\(4),
	datac => \tL|Control|WideOr6~0_combout\,
	datad => \tL|Data|RegFile|regs[31][4]~8_combout\,
	combout => \tL|Data|CodeMux|output[4]~29_combout\);

-- Location: LCCOMB_X39_Y16_N24
\tL|Data|Mem|dataOut[26]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[26]~34_combout\ = (\tL|Data|Mem|SIG_outPort_en~0_combout\ & \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	datad => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(26),
	combout => \tL|Data|Mem|dataOut[26]~34_combout\);

-- Location: LCCOMB_X40_Y16_N30
\tL|Data|Mem|dataOut[26]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[26]~35_combout\ = (\tL|Data|Mem|dataOut[26]~34_combout\ & ((\tL|Data|Mem|process_0~2_combout\) # ((\tL|Data|Mem|process_0~5_combout\) # (\tL|Data|Mem|process_0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|process_0~2_combout\,
	datab => \tL|Data|Mem|dataOut[26]~34_combout\,
	datac => \tL|Data|Mem|process_0~5_combout\,
	datad => \tL|Data|Mem|process_0~10_combout\,
	combout => \tL|Data|Mem|dataOut[26]~35_combout\);

-- Location: FF_X40_Y16_N1
\tL|Data|InstReg|out31_to_26[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|Mem|dataOut[26]~35_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out31_to_26\(0));

-- Location: LCCOMB_X40_Y16_N24
\tL|Control|next_state.subi_1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|next_state.subi_1~0_combout\ = (!\tL|Data|InstReg|out31_to_26\(0) & (!\tL|Data|InstReg|out31_to_26\(1) & (!\tL|Data|InstReg|out31_to_26\(3) & !\tL|Data|InstReg|out31_to_26\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out31_to_26\(0),
	datab => \tL|Data|InstReg|out31_to_26\(1),
	datac => \tL|Data|InstReg|out31_to_26\(3),
	datad => \tL|Data|InstReg|out31_to_26\(2),
	combout => \tL|Control|next_state.subi_1~0_combout\);

-- Location: LCCOMB_X39_Y14_N14
\tL|Control|Selector0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|Selector0~1_combout\ = (\tL|Data|InstReg|out31_to_26\(5) & (!\tL|Control|Selector0~0_combout\)) # (!\tL|Data|InstReg|out31_to_26\(5) & (((\tL|Data|InstReg|out31_to_26\(4) & !\tL|Control|next_state.subi_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|Selector0~0_combout\,
	datab => \tL|Data|InstReg|out31_to_26\(5),
	datac => \tL|Data|InstReg|out31_to_26\(4),
	datad => \tL|Control|next_state.subi_1~0_combout\,
	combout => \tL|Control|Selector0~1_combout\);

-- Location: LCCOMB_X39_Y14_N2
\tL|Control|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|Mux0~0_combout\ = (\tL|Data|InstReg|out31_to_26\(1) & (\tL|Data|InstReg|out31_to_26\(3) & (\tL|Data|InstReg|out31_to_26\(0) & \tL|Data|InstReg|out31_to_26\(2)))) # (!\tL|Data|InstReg|out31_to_26\(1) & (!\tL|Data|InstReg|out31_to_26\(2) & 
-- (\tL|Data|InstReg|out31_to_26\(3) $ (\tL|Data|InstReg|out31_to_26\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out31_to_26\(3),
	datab => \tL|Data|InstReg|out31_to_26\(0),
	datac => \tL|Data|InstReg|out31_to_26\(1),
	datad => \tL|Data|InstReg|out31_to_26\(2),
	combout => \tL|Control|Mux0~0_combout\);

-- Location: LCCOMB_X38_Y14_N6
\tL|Control|Selector0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|Selector0~2_combout\ = (\tL|Control|curr_state.decode~q\ & ((\tL|Control|Selector0~1_combout\) # ((\tL|Data|ALUCtrl|Mux12~0_combout\ & \tL|Control|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux12~0_combout\,
	datab => \tL|Control|curr_state.decode~q\,
	datac => \tL|Control|Selector0~1_combout\,
	datad => \tL|Control|Mux0~0_combout\,
	combout => \tL|Control|Selector0~2_combout\);

-- Location: LCCOMB_X40_Y14_N28
\tL|Control|Selector0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|Selector0~3_combout\ = ((\tL|Control|curr_state.store_2~q\) # (\tL|Control|curr_state.load_4~q\)) # (!\tL|Control|WideOr2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr2~2_combout\,
	datab => \tL|Control|curr_state.store_2~q\,
	datad => \tL|Control|curr_state.load_4~q\,
	combout => \tL|Control|Selector0~3_combout\);

-- Location: LCCOMB_X40_Y14_N2
\tL|Control|Selector0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|Selector0~4_combout\ = (!\tL|Control|Selector0~2_combout\ & (\tL|Control|WideOr10~0_combout\ & (\tL|Control|WideOr10~1_combout\ & !\tL|Control|Selector0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|Selector0~2_combout\,
	datab => \tL|Control|WideOr10~0_combout\,
	datac => \tL|Control|WideOr10~1_combout\,
	datad => \tL|Control|Selector0~3_combout\,
	combout => \tL|Control|Selector0~4_combout\);

-- Location: FF_X40_Y14_N3
\tL|Control|curr_state.fetch_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Control|Selector0~4_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Control|curr_state.fetch_1~q\);

-- Location: LCCOMB_X39_Y14_N18
\tL|Control|curr_state.fetch_2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|curr_state.fetch_2~0_combout\ = !\tL|Control|curr_state.fetch_1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Control|curr_state.fetch_1~q\,
	combout => \tL|Control|curr_state.fetch_2~0_combout\);

-- Location: FF_X40_Y14_N5
\tL|Control|curr_state.fetch_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Control|curr_state.fetch_2~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Control|curr_state.fetch_2~q\);

-- Location: FF_X40_Y14_N29
\tL|Control|curr_state.decode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Control|curr_state.fetch_2~q\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Control|curr_state.decode~q\);

-- Location: LCCOMB_X39_Y14_N12
\tL|Control|next_state.slti_1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|next_state.slti_1~0_combout\ = (\tL|Control|curr_state.decode~q\ & (\tL|Data|InstReg|out31_to_26\(3) & (!\tL|Data|InstReg|out31_to_26\(4) & !\tL|Data|InstReg|out31_to_26\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.decode~q\,
	datab => \tL|Data|InstReg|out31_to_26\(3),
	datac => \tL|Data|InstReg|out31_to_26\(4),
	datad => \tL|Data|InstReg|out31_to_26\(5),
	combout => \tL|Control|next_state.slti_1~0_combout\);

-- Location: LCCOMB_X37_Y14_N20
\tL|Control|next_state.slti_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|next_state.slti_1~1_combout\ = (\tL|Control|next_state.slti_1~0_combout\ & (!\tL|Data|InstReg|out31_to_26\(2) & (\tL|Data|InstReg|out31_to_26\(1) & !\tL|Data|InstReg|out31_to_26\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|next_state.slti_1~0_combout\,
	datab => \tL|Data|InstReg|out31_to_26\(2),
	datac => \tL|Data|InstReg|out31_to_26\(1),
	datad => \tL|Data|InstReg|out31_to_26\(0),
	combout => \tL|Control|next_state.slti_1~1_combout\);

-- Location: FF_X37_Y14_N21
\tL|Control|curr_state.slti_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Control|next_state.slti_1~1_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Control|curr_state.slti_1~q\);

-- Location: LCCOMB_X40_Y14_N26
\tL|Data|RegBMux|output[18]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegBMux|output[18]~48_combout\ = (\tL|Control|curr_state.slti_1~q\ & (\tL|Data|InstReg|out15_to_0\(15) & !\tL|Control|WideOr2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.slti_1~q\,
	datab => \tL|Data|InstReg|out15_to_0\(15),
	datad => \tL|Control|WideOr2~4_combout\,
	combout => \tL|Data|RegBMux|output[18]~48_combout\);

-- Location: LCCOMB_X37_Y9_N20
\tL|Data|ALU|ShiftRight0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~9_combout\ = (\tL|Data|InstReg|out15_to_0\(8) & ((\tL|Data|ALU|ShiftRight1~21_combout\))) # (!\tL|Data|InstReg|out15_to_0\(8) & (\tL|Data|ALU|ShiftRight1~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out15_to_0\(8),
	datac => \tL|Data|ALU|ShiftRight1~23_combout\,
	datad => \tL|Data|ALU|ShiftRight1~21_combout\,
	combout => \tL|Data|ALU|ShiftRight0~9_combout\);

-- Location: LCCOMB_X37_Y9_N18
\tL|Data|ALU|ShiftRight0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~10_combout\ = (\tL|Data|RegBMux|output[18]~48_combout\) # ((\tL|Data|RegBMux|Equal2~2_combout\ & \tL|Data|ALU|ShiftRight0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|RegBMux|output[18]~48_combout\,
	datac => \tL|Data|RegBMux|Equal2~2_combout\,
	datad => \tL|Data|ALU|ShiftRight0~9_combout\,
	combout => \tL|Data|ALU|ShiftRight0~10_combout\);

-- Location: LCCOMB_X37_Y9_N4
\tL|Data|ALU|ShiftRight0~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|ShiftRight0~85_combout\ = (\tL|Data|InstReg|out15_to_0\(9) & ((\tL|Data|ALU|ShiftRight0~13_combout\))) # (!\tL|Data|InstReg|out15_to_0\(9) & (\tL|Data|ALU|ShiftRight0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|ALU|ShiftRight0~10_combout\,
	datac => \tL|Data|InstReg|out15_to_0\(9),
	datad => \tL|Data|ALU|ShiftRight0~13_combout\,
	combout => \tL|Data|ALU|ShiftRight0~85_combout\);

-- Location: LCCOMB_X35_Y8_N20
\tL|Data|ALU|Mux28~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux28~13_combout\ = (!\tL|Data|InstReg|out15_to_0\(8) & (!\tL|Data|InstReg|out15_to_0\(9) & (!\tL|Data|InstReg|out15_to_0\(10) & \tL|Data|ALU|ShiftLeft0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out15_to_0\(8),
	datab => \tL|Data|InstReg|out15_to_0\(9),
	datac => \tL|Data|InstReg|out15_to_0\(10),
	datad => \tL|Data|ALU|ShiftLeft0~15_combout\,
	combout => \tL|Data|ALU|Mux28~13_combout\);

-- Location: LCCOMB_X38_Y11_N4
\tL|Data|ALU|Mux28~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux28~9_combout\ = (\tL|Data|ALU|Mux29~2_combout\ & (((\tL|Data|ALU|ShiftRight1~27_combout\)))) # (!\tL|Data|ALU|Mux29~2_combout\ & ((\tL|Data|ALU|ShiftRight1~27_combout\ & (\tL|Data|ALU|ShiftRight1~33_combout\)) # 
-- (!\tL|Data|ALU|ShiftRight1~27_combout\ & ((\tL|Data|ALU|ShiftRight1~68_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux29~2_combout\,
	datab => \tL|Data|ALU|ShiftRight1~33_combout\,
	datac => \tL|Data|ALU|ShiftRight1~68_combout\,
	datad => \tL|Data|ALU|ShiftRight1~27_combout\,
	combout => \tL|Data|ALU|Mux28~9_combout\);

-- Location: LCCOMB_X38_Y11_N30
\tL|Data|ALU|Mux28~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux28~10_combout\ = (\tL|Data|ALU|Mux29~2_combout\ & ((\tL|Data|ALU|Mux28~9_combout\ & ((\tL|Data|ALU|ShiftRight0~6_combout\))) # (!\tL|Data|ALU|Mux28~9_combout\ & (\tL|Data|ALU|ShiftRight1~37_combout\)))) # (!\tL|Data|ALU|Mux29~2_combout\ & 
-- (((\tL|Data|ALU|Mux28~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux29~2_combout\,
	datab => \tL|Data|ALU|ShiftRight1~37_combout\,
	datac => \tL|Data|ALU|Mux28~9_combout\,
	datad => \tL|Data|ALU|ShiftRight0~6_combout\,
	combout => \tL|Data|ALU|Mux28~10_combout\);

-- Location: LCCOMB_X38_Y11_N0
\tL|Data|ALU|Mux28~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux28~11_combout\ = (\tL|Data|ALU|Mux29~10_combout\ & (((\tL|Data|ALU|Mux28~10_combout\ & !\tL|Data|ALU|Mux29~9_combout\)))) # (!\tL|Data|ALU|Mux29~10_combout\ & ((\tL|Data|ALU|Mux28~13_combout\) # ((\tL|Data|ALU|Mux29~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux28~13_combout\,
	datab => \tL|Data|ALU|Mux29~10_combout\,
	datac => \tL|Data|ALU|Mux28~10_combout\,
	datad => \tL|Data|ALU|Mux29~9_combout\,
	combout => \tL|Data|ALU|Mux28~11_combout\);

-- Location: LCCOMB_X38_Y12_N4
\tL|Data|ALU|Add0~172\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Add0~172_combout\ = (!\tL|Data|ALUCtrl|Mux13~2_combout\ & ((\tL|Control|WideOr8~combout\ & ((\tL|Data|PCReg|output\(3)))) # (!\tL|Control|WideOr8~combout\ & (\tL|Data|RegFile|rd_data0\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data0\(3),
	datab => \tL|Data|PCReg|output\(3),
	datac => \tL|Control|WideOr8~combout\,
	datad => \tL|Data|ALUCtrl|Mux13~2_combout\,
	combout => \tL|Data|ALU|Add0~172_combout\);

-- Location: LCCOMB_X38_Y12_N26
\tL|Data|ALU|Mux28~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux28~3_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALUCtrl|Mux13~2_combout\ & ((!\tL|Data|RegAMux|output[3]~8_combout\))) # (!\tL|Data|ALUCtrl|Mux13~2_combout\ & (\tL|Data|RegBMux|output[3]~33_combout\)))) # 
-- (!\tL|Data|ALU|Mux21~13_combout\ & (((\tL|Data|RegBMux|output[3]~33_combout\ & \tL|Data|RegAMux|output[3]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux13~2_combout\,
	datab => \tL|Data|RegBMux|output[3]~33_combout\,
	datac => \tL|Data|RegAMux|output[3]~8_combout\,
	datad => \tL|Data|ALU|Mux21~13_combout\,
	combout => \tL|Data|ALU|Mux28~3_combout\);

-- Location: LCCOMB_X38_Y12_N22
\tL|Data|ALU|Mux28~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux28~5_combout\ = (\tL|Data|ALU|Mux21~12_combout\ & (((\tL|Data|ALU|Add0~42_combout\) # (!\tL|Data|ALU|Mux21~13_combout\)))) # (!\tL|Data|ALU|Mux21~12_combout\ & (\tL|Data|ALU|Mux28~3_combout\ & (\tL|Data|ALU|Mux21~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux28~3_combout\,
	datab => \tL|Data|ALU|Mux21~12_combout\,
	datac => \tL|Data|ALU|Mux21~13_combout\,
	datad => \tL|Data|ALU|Add0~42_combout\,
	combout => \tL|Data|ALU|Mux28~5_combout\);

-- Location: LCCOMB_X42_Y12_N24
\tL|Data|ALU|Mux28~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux28~2_combout\ = (\tL|Data|ALU|Mux21~11_combout\ & (\tL|Data|ALU|Mux21~10_combout\ & ((\tL|Data|ALU|Mult0|auto_generated|w513w\(3))))) # (!\tL|Data|ALU|Mux21~11_combout\ & (((!\tL|Data|RegBMux|output[3]~33_combout\)) # 
-- (!\tL|Data|ALU|Mux21~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~11_combout\,
	datab => \tL|Data|ALU|Mux21~10_combout\,
	datac => \tL|Data|RegBMux|output[3]~33_combout\,
	datad => \tL|Data|ALU|Mult0|auto_generated|w513w\(3),
	combout => \tL|Data|ALU|Mux28~2_combout\);

-- Location: LCCOMB_X38_Y12_N24
\tL|Data|ALU|Mux28~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux28~4_combout\ = (\tL|Data|ALU|Mux21~9_combout\ & ((\tL|Data|ALU|Mux28~2_combout\ & ((\tL|Data|ALU|Mult1|auto_generated|w569w\(3)))) # (!\tL|Data|ALU|Mux28~2_combout\ & (\tL|Data|ALU|Mux28~3_combout\)))) # (!\tL|Data|ALU|Mux21~9_combout\ & 
-- (((\tL|Data|ALU|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux28~3_combout\,
	datab => \tL|Data|ALU|Mux21~9_combout\,
	datac => \tL|Data|ALU|Mult1|auto_generated|w569w\(3),
	datad => \tL|Data|ALU|Mux28~2_combout\,
	combout => \tL|Data|ALU|Mux28~4_combout\);

-- Location: LCCOMB_X38_Y12_N8
\tL|Data|ALU|Mux28~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux28~6_combout\ = (\tL|Data|ALU|Mux21~13_combout\ & (((\tL|Data|ALU|Mux28~5_combout\)))) # (!\tL|Data|ALU|Mux21~13_combout\ & ((\tL|Data|ALU|Mux28~5_combout\ & ((\tL|Data|ALU|Mux28~4_combout\))) # (!\tL|Data|ALU|Mux28~5_combout\ & 
-- (\tL|Data|ALU|Add0~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~13_combout\,
	datab => \tL|Data|ALU|Add0~172_combout\,
	datac => \tL|Data|ALU|Mux28~5_combout\,
	datad => \tL|Data|ALU|Mux28~4_combout\,
	combout => \tL|Data|ALU|Mux28~6_combout\);

-- Location: LCCOMB_X38_Y11_N10
\tL|Data|ALU|Mux28~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux28~7_combout\ = (\tL|Data|ALU|Mux21~15_combout\ & (\tL|Data|ALU|ShiftRight1~76_combout\ & (\tL|Data|ALU|Mux21~31_combout\))) # (!\tL|Data|ALU|Mux21~15_combout\ & (((\tL|Data|ALU|Mux28~6_combout\) # (!\tL|Data|ALU|Mux21~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight1~76_combout\,
	datab => \tL|Data|ALU|Mux21~15_combout\,
	datac => \tL|Data|ALU|Mux21~31_combout\,
	datad => \tL|Data|ALU|Mux28~6_combout\,
	combout => \tL|Data|ALU|Mux28~7_combout\);

-- Location: LCCOMB_X38_Y11_N20
\tL|Data|ALU|Mux28~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux28~8_combout\ = (\tL|Data|ALU|Mux21~16_combout\ & (((\tL|Data|ALU|Mux28~7_combout\)))) # (!\tL|Data|ALU|Mux21~16_combout\ & ((\tL|Data|RegAMux|output[3]~8_combout\ & ((\tL|Data|ALU|Mux28~7_combout\) # 
-- (!\tL|Data|RegBMux|output[3]~33_combout\))) # (!\tL|Data|RegAMux|output[3]~8_combout\ & (\tL|Data|RegBMux|output[3]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|Mux21~16_combout\,
	datab => \tL|Data|RegAMux|output[3]~8_combout\,
	datac => \tL|Data|RegBMux|output[3]~33_combout\,
	datad => \tL|Data|ALU|Mux28~7_combout\,
	combout => \tL|Data|ALU|Mux28~8_combout\);

-- Location: LCCOMB_X38_Y11_N26
\tL|Data|ALU|Mux28~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALU|Mux28~12_combout\ = (\tL|Data|ALU|Mux29~11_combout\ & ((\tL|Data|ALU|Mux28~11_combout\ & (\tL|Data|ALU|ShiftRight0~85_combout\)) # (!\tL|Data|ALU|Mux28~11_combout\ & ((\tL|Data|ALU|Mux28~8_combout\))))) # (!\tL|Data|ALU|Mux29~11_combout\ & 
-- (((\tL|Data|ALU|Mux28~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALU|ShiftRight0~85_combout\,
	datab => \tL|Data|ALU|Mux29~11_combout\,
	datac => \tL|Data|ALU|Mux28~11_combout\,
	datad => \tL|Data|ALU|Mux28~8_combout\,
	combout => \tL|Data|ALU|Mux28~12_combout\);

-- Location: LCCOMB_X38_Y11_N28
\tL|Data|CodeMux|output[3]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[3]~18_combout\ = (\tL|Control|WideOr6~0_combout\ & ((\tL|Data|PCReg|output\(3)))) # (!\tL|Control|WideOr6~0_combout\ & (\tL|Data|ALU|Mux28~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|WideOr6~0_combout\,
	datac => \tL|Data|ALU|Mux28~12_combout\,
	datad => \tL|Data|PCReg|output\(3),
	combout => \tL|Data|CodeMux|output[3]~18_combout\);

-- Location: LCCOMB_X35_Y16_N4
\tL|Data|Mem|dataOut[16]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[16]~47_combout\ = (\tL|Data|Mem|SIG_outPort_en~0_combout\ & \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	datad => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(16),
	combout => \tL|Data|Mem|dataOut[16]~47_combout\);

-- Location: LCCOMB_X46_Y16_N16
\tL|Data|Mem|dataOut[16]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[16]~48_combout\ = (\tL|Data|Mem|dataOut[16]~47_combout\ & ((\tL|Data|Mem|process_0~2_combout\) # ((\tL|Data|Mem|process_0~5_combout\) # (\tL|Data|Mem|process_0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|process_0~2_combout\,
	datab => \tL|Data|Mem|dataOut[16]~47_combout\,
	datac => \tL|Data|Mem|process_0~5_combout\,
	datad => \tL|Data|Mem|process_0~10_combout\,
	combout => \tL|Data|Mem|dataOut[16]~48_combout\);

-- Location: LCCOMB_X46_Y16_N4
\tL|Data|InstReg|out20_to_16[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|InstReg|out20_to_16[0]~feeder_combout\ = \tL|Data|Mem|dataOut[16]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|Mem|dataOut[16]~48_combout\,
	combout => \tL|Data|InstReg|out20_to_16[0]~feeder_combout\);

-- Location: FF_X46_Y16_N5
\tL|Data|InstReg|out20_to_16[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|InstReg|out20_to_16[0]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out20_to_16\(0));

-- Location: LCCOMB_X46_Y20_N18
\tL|Data|RegFile|Mux51~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux51~14_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|regs[5][12]~q\) # (\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[4][12]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[4][12]~q\,
	datac => \tL|Data|RegFile|regs[5][12]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux51~14_combout\);

-- Location: LCCOMB_X46_Y20_N20
\tL|Data|RegFile|Mux51~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux51~15_combout\ = (\tL|Data|RegFile|Mux51~14_combout\ & ((\tL|Data|RegFile|regs[7][12]~q\) # ((!\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|RegFile|Mux51~14_combout\ & (((\tL|Data|RegFile|regs[6][12]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[7][12]~q\,
	datab => \tL|Data|RegFile|Mux51~14_combout\,
	datac => \tL|Data|RegFile|regs[6][12]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux51~15_combout\);

-- Location: LCCOMB_X45_Y20_N16
\tL|Data|RegFile|Mux51~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux51~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~6_combout\ & ((\tL|Data|RegFile|rd_data1[17]~2_combout\) # ((\tL|Data|RegFile|regs[2][12]~q\)))) # (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & (!\tL|Data|RegFile|rd_data1[17]~2_combout\ 
-- & ((\tL|Data|RegFile|regs[1][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	datab => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datac => \tL|Data|RegFile|regs[2][12]~q\,
	datad => \tL|Data|RegFile|regs[1][12]~q\,
	combout => \tL|Data|RegFile|Mux51~16_combout\);

-- Location: LCCOMB_X45_Y20_N18
\tL|Data|RegFile|Mux51~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux51~17_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & ((\tL|Data|RegFile|Mux51~16_combout\ & (\tL|Data|RegFile|regs[3][12]~q\)) # (!\tL|Data|RegFile|Mux51~16_combout\ & ((\tL|Data|RegFile|Mux51~15_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & (((\tL|Data|RegFile|Mux51~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[3][12]~q\,
	datab => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datac => \tL|Data|RegFile|Mux51~15_combout\,
	datad => \tL|Data|RegFile|Mux51~16_combout\,
	combout => \tL|Data|RegFile|Mux51~17_combout\);

-- Location: LCCOMB_X41_Y22_N6
\tL|Data|RegFile|Mux51~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux51~12_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|regs[10][12]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[8][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[8][12]~q\,
	datac => \tL|Data|RegFile|regs[10][12]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux51~12_combout\);

-- Location: LCCOMB_X40_Y22_N22
\tL|Data|RegFile|Mux51~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux51~13_combout\ = (\tL|Data|RegFile|Mux51~12_combout\ & ((\tL|Data|RegFile|regs[11][12]~q\) # ((!\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|RegFile|Mux51~12_combout\ & (((\tL|Data|RegFile|regs[9][12]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux51~12_combout\,
	datab => \tL|Data|RegFile|regs[11][12]~q\,
	datac => \tL|Data|RegFile|regs[9][12]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux51~13_combout\);

-- Location: LCCOMB_X44_Y20_N4
\tL|Data|RegFile|Mux51~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux51~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~5_combout\ & (((\tL|Data|RegFile|rd_data1[17]~4_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~5_combout\ & ((\tL|Data|RegFile|rd_data1[17]~4_combout\ & 
-- ((\tL|Data|RegFile|Mux51~13_combout\))) # (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & (\tL|Data|RegFile|Mux51~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datab => \tL|Data|RegFile|Mux51~17_combout\,
	datac => \tL|Data|RegFile|Mux51~13_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	combout => \tL|Data|RegFile|Mux51~18_combout\);

-- Location: LCCOMB_X36_Y20_N14
\tL|Data|RegFile|Mux51~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux51~19_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|InstReg|out20_to_16\(1)) # ((\tL|Data|RegFile|regs[13][12]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(0) & (!\tL|Data|InstReg|out20_to_16\(1) & 
-- ((\tL|Data|RegFile|regs[12][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[13][12]~q\,
	datad => \tL|Data|RegFile|regs[12][12]~q\,
	combout => \tL|Data|RegFile|Mux51~19_combout\);

-- Location: LCCOMB_X37_Y20_N28
\tL|Data|RegFile|Mux51~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux51~20_combout\ = (\tL|Data|RegFile|Mux51~19_combout\ & (((\tL|Data|RegFile|regs[15][12]~q\)) # (!\tL|Data|InstReg|out20_to_16\(1)))) # (!\tL|Data|RegFile|Mux51~19_combout\ & (\tL|Data|InstReg|out20_to_16\(1) & 
-- (\tL|Data|RegFile|regs[14][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux51~19_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[14][12]~q\,
	datad => \tL|Data|RegFile|regs[15][12]~q\,
	combout => \tL|Data|RegFile|Mux51~20_combout\);

-- Location: LCCOMB_X35_Y19_N18
\tL|Data|RegFile|Mux51~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux51~9_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|InstReg|out20_to_16\(2))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[23][12]~q\)) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[19][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[23][12]~q\,
	datad => \tL|Data|RegFile|regs[19][12]~q\,
	combout => \tL|Data|RegFile|Mux51~9_combout\);

-- Location: LCCOMB_X36_Y19_N26
\tL|Data|RegFile|Mux51~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux51~10_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|Mux51~9_combout\ & ((\tL|Data|RegFile|regs[31][12]~q\))) # (!\tL|Data|RegFile|Mux51~9_combout\ & (\tL|Data|RegFile|regs[27][12]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|Mux51~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[27][12]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[31][12]~q\,
	datad => \tL|Data|RegFile|Mux51~9_combout\,
	combout => \tL|Data|RegFile|Mux51~10_combout\);

-- Location: LCCOMB_X46_Y24_N12
\tL|Data|RegFile|Mux51~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux51~2_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|regs[22][12]~q\) # (\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[18][12]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[18][12]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[22][12]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux51~2_combout\);

-- Location: LCCOMB_X45_Y24_N2
\tL|Data|RegFile|Mux51~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux51~3_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|Mux51~2_combout\ & ((\tL|Data|RegFile|regs[30][12]~q\))) # (!\tL|Data|RegFile|Mux51~2_combout\ & (\tL|Data|RegFile|regs[26][12]~q\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|Mux51~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|RegFile|regs[26][12]~q\,
	datac => \tL|Data|RegFile|regs[30][12]~q\,
	datad => \tL|Data|RegFile|Mux51~2_combout\,
	combout => \tL|Data|RegFile|Mux51~3_combout\);

-- Location: LCCOMB_X41_Y24_N2
\tL|Data|RegFile|Mux51~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux51~6_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[20][12]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[16][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[16][12]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[20][12]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux51~6_combout\);

-- Location: LCCOMB_X42_Y24_N4
\tL|Data|RegFile|Mux51~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux51~7_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|Mux51~6_combout\ & (\tL|Data|RegFile|regs[28][12]~q\)) # (!\tL|Data|RegFile|Mux51~6_combout\ & ((\tL|Data|RegFile|regs[24][12]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|Mux51~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[28][12]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[24][12]~q\,
	datad => \tL|Data|RegFile|Mux51~6_combout\,
	combout => \tL|Data|RegFile|Mux51~7_combout\);

-- Location: LCCOMB_X41_Y21_N24
\tL|Data|RegFile|Mux51~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux51~4_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2)) # ((\tL|Data|RegFile|regs[25][12]~q\)))) # (!\tL|Data|InstReg|out20_to_16\(3) & (!\tL|Data|InstReg|out20_to_16\(2) & 
-- ((\tL|Data|RegFile|regs[17][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[25][12]~q\,
	datad => \tL|Data|RegFile|regs[17][12]~q\,
	combout => \tL|Data|RegFile|Mux51~4_combout\);

-- Location: LCCOMB_X40_Y21_N20
\tL|Data|RegFile|Mux51~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux51~5_combout\ = (\tL|Data|RegFile|Mux51~4_combout\ & ((\tL|Data|RegFile|regs[29][12]~q\) # ((!\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|RegFile|Mux51~4_combout\ & (((\tL|Data|RegFile|regs[21][12]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[29][12]~q\,
	datab => \tL|Data|RegFile|Mux51~4_combout\,
	datac => \tL|Data|RegFile|regs[21][12]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux51~5_combout\);

-- Location: LCCOMB_X39_Y24_N24
\tL|Data|RegFile|Mux51~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux51~8_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux51~5_combout\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|Mux51~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|Mux51~7_combout\,
	datac => \tL|Data|InstReg|out20_to_16\(0),
	datad => \tL|Data|RegFile|Mux51~5_combout\,
	combout => \tL|Data|RegFile|Mux51~8_combout\);

-- Location: LCCOMB_X38_Y24_N16
\tL|Data|RegFile|Mux51~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux51~11_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux51~8_combout\ & (\tL|Data|RegFile|Mux51~10_combout\)) # (!\tL|Data|RegFile|Mux51~8_combout\ & ((\tL|Data|RegFile|Mux51~3_combout\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|Mux51~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|Mux51~10_combout\,
	datac => \tL|Data|RegFile|Mux51~3_combout\,
	datad => \tL|Data|RegFile|Mux51~8_combout\,
	combout => \tL|Data|RegFile|Mux51~11_combout\);

-- Location: LCCOMB_X37_Y20_N18
\tL|Data|RegFile|Mux51~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux51~21_combout\ = (\tL|Data|RegFile|Mux51~18_combout\ & ((\tL|Data|RegFile|Mux51~20_combout\) # ((!\tL|Data|RegFile|rd_data1[17]~5_combout\)))) # (!\tL|Data|RegFile|Mux51~18_combout\ & (((\tL|Data|RegFile|rd_data1[17]~5_combout\ & 
-- \tL|Data|RegFile|Mux51~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux51~18_combout\,
	datab => \tL|Data|RegFile|Mux51~20_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datad => \tL|Data|RegFile|Mux51~11_combout\,
	combout => \tL|Data|RegFile|Mux51~21_combout\);

-- Location: LCCOMB_X40_Y17_N14
\tL|Data|RegFile|Mux51~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux51~22_combout\ = (\tL|Data|RegFile|Mux51~21_combout\ & ((\tL|Data|InstReg|out20_to_16\(2)) # ((\tL|Data|InstReg|out20_to_16\(0)) # (\tL|Data|RegFile|rd_data1[17]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	datad => \tL|Data|RegFile|Mux51~21_combout\,
	combout => \tL|Data|RegFile|Mux51~22_combout\);

-- Location: FF_X40_Y17_N15
\tL|Data|RegFile|rd_data1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux51~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(12));

-- Location: FF_X34_Y16_N5
\tL|Data|RegB|output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|RegFile|rd_data1\(12),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(12));

-- Location: LCCOMB_X39_Y16_N6
\tL|Data|Mem|dataOut[31]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[31]~44_combout\ = (\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(31) & \tL|Data|Mem|SIG_outPort_en~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(31),
	datad => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	combout => \tL|Data|Mem|dataOut[31]~44_combout\);

-- Location: LCCOMB_X40_Y16_N12
\tL|Data|Mem|dataOut[31]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[31]~45_combout\ = (\tL|Data|Mem|dataOut[31]~44_combout\ & ((\tL|Data|Mem|process_0~2_combout\) # ((\tL|Data|Mem|process_0~5_combout\) # (\tL|Data|Mem|process_0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|process_0~2_combout\,
	datab => \tL|Data|Mem|dataOut[31]~44_combout\,
	datac => \tL|Data|Mem|process_0~5_combout\,
	datad => \tL|Data|Mem|process_0~10_combout\,
	combout => \tL|Data|Mem|dataOut[31]~45_combout\);

-- Location: LCCOMB_X40_Y16_N10
\tL|Data|InstReg|out31_to_26[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|InstReg|out31_to_26[5]~feeder_combout\ = \tL|Data|Mem|dataOut[31]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|Mem|dataOut[31]~45_combout\,
	combout => \tL|Data|InstReg|out31_to_26[5]~feeder_combout\);

-- Location: FF_X40_Y16_N11
\tL|Data|InstReg|out31_to_26[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|InstReg|out31_to_26[5]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out31_to_26\(5));

-- Location: LCCOMB_X39_Y14_N26
\tL|Control|next_state.store_1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|next_state.store_1~0_combout\ = (\tL|Control|Selector0~0_combout\ & (\tL|Data|InstReg|out31_to_26\(5) & (\tL|Control|curr_state.decode~q\ & \tL|Data|InstReg|out31_to_26\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|Selector0~0_combout\,
	datab => \tL|Data|InstReg|out31_to_26\(5),
	datac => \tL|Control|curr_state.decode~q\,
	datad => \tL|Data|InstReg|out31_to_26\(3),
	combout => \tL|Control|next_state.store_1~0_combout\);

-- Location: FF_X39_Y14_N27
\tL|Control|curr_state.store_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Control|next_state.store_1~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Control|curr_state.store_1~q\);

-- Location: FF_X39_Y14_N19
\tL|Control|curr_state.store_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Control|curr_state.store_1~q\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Control|curr_state.store_2~q\);

-- Location: LCCOMB_X41_Y16_N16
\tL|Data|Mem|dataOut[31]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[31]~46_combout\ = (\tL|Data|Mem|SIG_outPort_en~0_combout\ & ((\tL|Data|Mem|process_0~2_combout\) # ((\tL|Data|Mem|process_0~5_combout\) # (\tL|Data|Mem|process_0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	datab => \tL|Data|Mem|process_0~2_combout\,
	datac => \tL|Data|Mem|process_0~5_combout\,
	datad => \tL|Data|Mem|process_0~10_combout\,
	combout => \tL|Data|Mem|dataOut[31]~46_combout\);

-- Location: LCCOMB_X41_Y16_N2
\tL|Data|Mem|SIG_ram_en~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|SIG_ram_en~0_combout\ = (\tL|Control|curr_state.store_2~q\ & \tL|Data|Mem|dataOut[31]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Control|curr_state.store_2~q\,
	datad => \tL|Data|Mem|dataOut[31]~46_combout\,
	combout => \tL|Data|Mem|SIG_ram_en~0_combout\);

-- Location: LCCOMB_X36_Y16_N0
\tL|Data|Mem|dataOut[27]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[27]~36_combout\ = (\tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(27) & \tL|Data|Mem|SIG_outPort_en~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(27),
	datad => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	combout => \tL|Data|Mem|dataOut[27]~36_combout\);

-- Location: LCCOMB_X40_Y16_N8
\tL|Data|Mem|dataOut[27]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[27]~37_combout\ = (\tL|Data|Mem|dataOut[27]~36_combout\ & ((\tL|Data|Mem|process_0~2_combout\) # ((\tL|Data|Mem|process_0~5_combout\) # (\tL|Data|Mem|process_0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|process_0~2_combout\,
	datab => \tL|Data|Mem|dataOut[27]~36_combout\,
	datac => \tL|Data|Mem|process_0~5_combout\,
	datad => \tL|Data|Mem|process_0~10_combout\,
	combout => \tL|Data|Mem|dataOut[27]~37_combout\);

-- Location: FF_X40_Y16_N7
\tL|Data|InstReg|out31_to_26[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|Mem|dataOut[27]~37_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out31_to_26\(1));

-- Location: LCCOMB_X39_Y14_N10
\tL|Control|Selector0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|Selector0~0_combout\ = (\tL|Data|InstReg|out31_to_26\(1) & (\tL|Data|InstReg|out31_to_26\(0) & (!\tL|Data|InstReg|out31_to_26\(4) & !\tL|Data|InstReg|out31_to_26\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out31_to_26\(1),
	datab => \tL|Data|InstReg|out31_to_26\(0),
	datac => \tL|Data|InstReg|out31_to_26\(4),
	datad => \tL|Data|InstReg|out31_to_26\(2),
	combout => \tL|Control|Selector0~0_combout\);

-- Location: LCCOMB_X39_Y14_N30
\tL|Control|next_state.load_1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|next_state.load_1~0_combout\ = (\tL|Control|Selector0~0_combout\ & (\tL|Data|InstReg|out31_to_26\(5) & (\tL|Control|curr_state.decode~q\ & !\tL|Data|InstReg|out31_to_26\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|Selector0~0_combout\,
	datab => \tL|Data|InstReg|out31_to_26\(5),
	datac => \tL|Control|curr_state.decode~q\,
	datad => \tL|Data|InstReg|out31_to_26\(3),
	combout => \tL|Control|next_state.load_1~0_combout\);

-- Location: FF_X39_Y14_N31
\tL|Control|curr_state.load_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Control|next_state.load_1~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Control|curr_state.load_1~q\);

-- Location: LCCOMB_X39_Y14_N28
\tL|Control|WideOr6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|WideOr6~0_combout\ = (!\tL|Control|curr_state.load_1~q\ & (!\tL|Control|curr_state.store_2~q\ & (!\tL|Control|curr_state.store_1~q\ & !\tL|Control|curr_state.load_2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.load_1~q\,
	datab => \tL|Control|curr_state.store_2~q\,
	datac => \tL|Control|curr_state.store_1~q\,
	datad => \tL|Control|curr_state.load_2~q\,
	combout => \tL|Control|WideOr6~0_combout\);

-- Location: LCCOMB_X37_Y11_N26
\tL|Data|CodeMux|output[2]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[2]~17_combout\ = (\tL|Control|WideOr6~0_combout\ & ((\tL|Data|PCReg|output\(2)))) # (!\tL|Control|WideOr6~0_combout\ & (\tL|Data|ALU|Mux29~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Control|WideOr6~0_combout\,
	datac => \tL|Data|ALU|Mux29~15_combout\,
	datad => \tL|Data|PCReg|output\(2),
	combout => \tL|Data|CodeMux|output[2]~17_combout\);

-- Location: FF_X37_Y11_N27
\tL|Data|Mem|BaddrDelay|output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|CodeMux|output[2]~17_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|BaddrDelay|output\(2));

-- Location: LCCOMB_X39_Y14_N16
\tL|Data|Mem|SIG_outPort_en~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|SIG_outPort_en~0_combout\ = ((\tL|Data|Mem|BaddrDelay|output\(2) & (\tL|Control|curr_state.fetch_1~q\ & !\tL|Control|curr_state.load_2~q\))) # (!\tL|Data|Mem|Equal0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|BaddrDelay|output\(2),
	datab => \tL|Control|curr_state.fetch_1~q\,
	datac => \tL|Control|curr_state.load_2~q\,
	datad => \tL|Data|Mem|Equal0~9_combout\,
	combout => \tL|Data|Mem|SIG_outPort_en~0_combout\);

-- Location: LCCOMB_X36_Y16_N18
\tL|Data|Mem|dataOut[30]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[30]~42_combout\ = (\tL|Data|Mem|SIG_outPort_en~0_combout\ & \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	datad => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(30),
	combout => \tL|Data|Mem|dataOut[30]~42_combout\);

-- Location: LCCOMB_X40_Y16_N22
\tL|Data|Mem|dataOut[30]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[30]~43_combout\ = (\tL|Data|Mem|dataOut[30]~42_combout\ & ((\tL|Data|Mem|process_0~5_combout\) # ((\tL|Data|Mem|process_0~2_combout\) # (\tL|Data|Mem|process_0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|dataOut[30]~42_combout\,
	datab => \tL|Data|Mem|process_0~5_combout\,
	datac => \tL|Data|Mem|process_0~2_combout\,
	datad => \tL|Data|Mem|process_0~10_combout\,
	combout => \tL|Data|Mem|dataOut[30]~43_combout\);

-- Location: FF_X40_Y16_N21
\tL|Data|InstReg|out31_to_26[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|Mem|dataOut[30]~43_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out31_to_26\(4));

-- Location: LCCOMB_X39_Y14_N24
\tL|Data|ALUCtrl|Mux12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ALUCtrl|Mux12~0_combout\ = (!\tL|Data|InstReg|out31_to_26\(4) & !\tL|Data|InstReg|out31_to_26\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|InstReg|out31_to_26\(4),
	datad => \tL|Data|InstReg|out31_to_26\(5),
	combout => \tL|Data|ALUCtrl|Mux12~0_combout\);

-- Location: LCCOMB_X40_Y14_N14
\tL|Control|next_state.branch~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Control|next_state.branch~0_combout\ = (\tL|Data|ALUCtrl|Mux12~0_combout\ & (!\tL|Data|InstReg|out31_to_26\(3) & (\tL|Control|curr_state.decode~q\ & \tL|Data|InstReg|out31_to_26\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|ALUCtrl|Mux12~0_combout\,
	datab => \tL|Data|InstReg|out31_to_26\(3),
	datac => \tL|Control|curr_state.decode~q\,
	datad => \tL|Data|InstReg|out31_to_26\(2),
	combout => \tL|Control|next_state.branch~0_combout\);

-- Location: FF_X40_Y14_N15
\tL|Control|curr_state.branch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Control|next_state.branch~0_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Control|curr_state.branch~q\);

-- Location: FF_X40_Y14_N17
\tL|Control|curr_state.branch_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Control|curr_state.branch~q\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Control|curr_state.branch_2~q\);

-- Location: FF_X37_Y17_N11
\tL|Data|ALUOut|output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|regs[31][9]~3_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ALUOut|output\(9));

-- Location: LCCOMB_X37_Y17_N12
\tL|Data|ScuffedOut|output[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|ScuffedOut|output[9]~feeder_combout\ = \tL|Data|ALUOut|output\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|ALUOut|output\(9),
	combout => \tL|Data|ScuffedOut|output[9]~feeder_combout\);

-- Location: FF_X37_Y17_N13
\tL|Data|ScuffedOut|output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|ScuffedOut|output[9]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|ScuffedOut|output\(9));

-- Location: LCCOMB_X44_Y14_N18
\tL|Data|PCReg|output[9]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|PCReg|output[9]~21_combout\ = (\tL|Control|curr_state.branch_2~q\ & ((\tL|Data|ScuffedOut|output\(9)))) # (!\tL|Control|curr_state.branch_2~q\ & (\tL|Data|InstReg|out15_to_0\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Control|curr_state.branch_2~q\,
	datab => \tL|Data|InstReg|out15_to_0\(7),
	datad => \tL|Data|ScuffedOut|output\(9),
	combout => \tL|Data|PCReg|output[9]~21_combout\);

-- Location: FF_X44_Y14_N19
\tL|Data|PCReg|output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|PCReg|output[9]~21_combout\,
	asdata => \tL|Data|RegFile|regs[31][9]~3_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	sload => \tL|Data|PCSourceMux|ALT_INV_Equal1~0_combout\,
	ena => \tL|Data|PCEnable~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|PCReg|output\(9));

-- Location: LCCOMB_X37_Y17_N26
\tL|Data|CodeMux|output[9]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|CodeMux|output[9]~11_combout\ = (\tL|Control|WideOr6~0_combout\ & (\tL|Data|PCReg|output\(9))) # (!\tL|Control|WideOr6~0_combout\ & ((\tL|Data|RegFile|regs[31][9]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|PCReg|output\(9),
	datab => \tL|Control|WideOr6~0_combout\,
	datad => \tL|Data|RegFile|regs[31][9]~3_combout\,
	combout => \tL|Data|CodeMux|output[9]~11_combout\);

-- Location: LCCOMB_X37_Y16_N4
\tL|Data|Mem|process_0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|process_0~0_combout\ = ((!\tL|Data|CodeMux|output[12]~5_combout\) # (!\tL|Data|CodeMux|output[11]~4_combout\)) # (!\tL|Control|curr_state.store_2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Control|curr_state.store_2~q\,
	datac => \tL|Data|CodeMux|output[11]~4_combout\,
	datad => \tL|Data|CodeMux|output[12]~5_combout\,
	combout => \tL|Data|Mem|process_0~0_combout\);

-- Location: LCCOMB_X37_Y16_N18
\tL|Data|Mem|process_0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|process_0~1_combout\ = (((!\tL|Data|CodeMux|output[5]~8_combout\) # (!\tL|Data|CodeMux|output[6]~9_combout\)) # (!\tL|Data|CodeMux|output[8]~6_combout\)) # (!\tL|Data|CodeMux|output[7]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|CodeMux|output[7]~7_combout\,
	datab => \tL|Data|CodeMux|output[8]~6_combout\,
	datac => \tL|Data|CodeMux|output[6]~9_combout\,
	datad => \tL|Data|CodeMux|output[5]~8_combout\,
	combout => \tL|Data|Mem|process_0~1_combout\);

-- Location: LCCOMB_X37_Y16_N24
\tL|Data|Mem|process_0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|process_0~2_combout\ = (((\tL|Data|Mem|process_0~0_combout\) # (\tL|Data|Mem|process_0~1_combout\)) # (!\tL|Data|CodeMux|output[10]~10_combout\)) # (!\tL|Data|CodeMux|output[9]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|CodeMux|output[9]~11_combout\,
	datab => \tL|Data|CodeMux|output[10]~10_combout\,
	datac => \tL|Data|Mem|process_0~0_combout\,
	datad => \tL|Data|Mem|process_0~1_combout\,
	combout => \tL|Data|Mem|process_0~2_combout\);

-- Location: LCCOMB_X35_Y16_N22
\tL|Data|Mem|dataOut[18]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[18]~49_combout\ = (\tL|Data|Mem|SIG_outPort_en~0_combout\ & \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	datad => \tL|Data|Mem|Storage|altsyncram_component|auto_generated|q_a\(18),
	combout => \tL|Data|Mem|dataOut[18]~49_combout\);

-- Location: LCCOMB_X46_Y16_N18
\tL|Data|Mem|dataOut[18]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|dataOut[18]~50_combout\ = (\tL|Data|Mem|dataOut[18]~49_combout\ & ((\tL|Data|Mem|process_0~2_combout\) # ((\tL|Data|Mem|process_0~5_combout\) # (\tL|Data|Mem|process_0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|process_0~2_combout\,
	datab => \tL|Data|Mem|dataOut[18]~49_combout\,
	datac => \tL|Data|Mem|process_0~5_combout\,
	datad => \tL|Data|Mem|process_0~10_combout\,
	combout => \tL|Data|Mem|dataOut[18]~50_combout\);

-- Location: LCCOMB_X46_Y16_N30
\tL|Data|InstReg|out20_to_16[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|InstReg|out20_to_16[2]~feeder_combout\ = \tL|Data|Mem|dataOut[18]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|Mem|dataOut[18]~50_combout\,
	combout => \tL|Data|InstReg|out20_to_16[2]~feeder_combout\);

-- Location: FF_X46_Y16_N31
\tL|Data|InstReg|out20_to_16[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|InstReg|out20_to_16[2]~feeder_combout\,
	clrn => \ALT_INV_input[9]~input_o\,
	ena => \tL|Control|curr_state.fetch_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|InstReg|out20_to_16\(2));

-- Location: LCCOMB_X40_Y25_N24
\tL|Data|RegFile|Mux60~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux60~2_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|regs[22][3]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[18][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[18][3]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[22][3]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux60~2_combout\);

-- Location: LCCOMB_X41_Y26_N2
\tL|Data|RegFile|Mux60~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux60~3_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|Mux60~2_combout\ & (\tL|Data|RegFile|regs[30][3]~q\)) # (!\tL|Data|RegFile|Mux60~2_combout\ & ((\tL|Data|RegFile|regs[26][3]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|Mux60~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|RegFile|Mux60~2_combout\,
	datac => \tL|Data|RegFile|regs[30][3]~q\,
	datad => \tL|Data|RegFile|regs[26][3]~q\,
	combout => \tL|Data|RegFile|Mux60~3_combout\);

-- Location: LCCOMB_X41_Y23_N0
\tL|Data|RegFile|Mux60~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux60~9_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|InstReg|out20_to_16\(2))) # (!\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|InstReg|out20_to_16\(2) & (\tL|Data|RegFile|regs[23][3]~q\)) # (!\tL|Data|InstReg|out20_to_16\(2) 
-- & ((\tL|Data|RegFile|regs[19][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(3),
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[23][3]~q\,
	datad => \tL|Data|RegFile|regs[19][3]~q\,
	combout => \tL|Data|RegFile|Mux60~9_combout\);

-- Location: LCCOMB_X46_Y21_N8
\tL|Data|RegFile|Mux60~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux60~10_combout\ = (\tL|Data|RegFile|Mux60~9_combout\ & ((\tL|Data|RegFile|regs[31][3]~q\) # ((!\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|RegFile|Mux60~9_combout\ & (((\tL|Data|InstReg|out20_to_16\(3) & 
-- \tL|Data|RegFile|regs[27][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux60~9_combout\,
	datab => \tL|Data|RegFile|regs[31][3]~q\,
	datac => \tL|Data|InstReg|out20_to_16\(3),
	datad => \tL|Data|RegFile|regs[27][3]~q\,
	combout => \tL|Data|RegFile|Mux60~10_combout\);

-- Location: LCCOMB_X40_Y24_N0
\tL|Data|RegFile|Mux60~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux60~6_combout\ = (\tL|Data|InstReg|out20_to_16\(3) & (((\tL|Data|RegFile|regs[24][3]~q\) # (\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[16][3]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[16][3]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(3),
	datac => \tL|Data|RegFile|regs[24][3]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux60~6_combout\);

-- Location: LCCOMB_X43_Y25_N16
\tL|Data|RegFile|Mux60~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux60~7_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|RegFile|Mux60~6_combout\ & (\tL|Data|RegFile|regs[28][3]~q\)) # (!\tL|Data|RegFile|Mux60~6_combout\ & ((\tL|Data|RegFile|regs[20][3]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|RegFile|Mux60~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[28][3]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[20][3]~q\,
	datad => \tL|Data|RegFile|Mux60~6_combout\,
	combout => \tL|Data|RegFile|Mux60~7_combout\);

-- Location: LCCOMB_X39_Y23_N12
\tL|Data|RegFile|Mux60~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux60~4_combout\ = (\tL|Data|InstReg|out20_to_16\(2) & (((\tL|Data|InstReg|out20_to_16\(3))))) # (!\tL|Data|InstReg|out20_to_16\(2) & ((\tL|Data|InstReg|out20_to_16\(3) & ((\tL|Data|RegFile|regs[25][3]~q\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(3) & (\tL|Data|RegFile|regs[17][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[17][3]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(2),
	datac => \tL|Data|RegFile|regs[25][3]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(3),
	combout => \tL|Data|RegFile|Mux60~4_combout\);

-- Location: LCCOMB_X37_Y23_N8
\tL|Data|RegFile|Mux60~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux60~5_combout\ = (\tL|Data|RegFile|Mux60~4_combout\ & ((\tL|Data|RegFile|regs[29][3]~q\) # ((!\tL|Data|InstReg|out20_to_16\(2))))) # (!\tL|Data|RegFile|Mux60~4_combout\ & (((\tL|Data|RegFile|regs[21][3]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[29][3]~q\,
	datab => \tL|Data|RegFile|Mux60~4_combout\,
	datac => \tL|Data|RegFile|regs[21][3]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(2),
	combout => \tL|Data|RegFile|Mux60~5_combout\);

-- Location: LCCOMB_X43_Y25_N28
\tL|Data|RegFile|Mux60~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux60~8_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux60~5_combout\))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|Mux60~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux60~7_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|InstReg|out20_to_16\(0),
	datad => \tL|Data|RegFile|Mux60~5_combout\,
	combout => \tL|Data|RegFile|Mux60~8_combout\);

-- Location: LCCOMB_X42_Y25_N20
\tL|Data|RegFile|Mux60~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux60~11_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|RegFile|Mux60~8_combout\ & ((\tL|Data|RegFile|Mux60~10_combout\))) # (!\tL|Data|RegFile|Mux60~8_combout\ & (\tL|Data|RegFile|Mux60~3_combout\)))) # 
-- (!\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|Mux60~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|RegFile|Mux60~3_combout\,
	datac => \tL|Data|RegFile|Mux60~10_combout\,
	datad => \tL|Data|RegFile|Mux60~8_combout\,
	combout => \tL|Data|RegFile|Mux60~11_combout\);

-- Location: LCCOMB_X50_Y21_N26
\tL|Data|RegFile|Mux60~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux60~14_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|InstReg|out20_to_16\(0))) # (!\tL|Data|InstReg|out20_to_16\(1) & ((\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[5][3]~q\)) # (!\tL|Data|InstReg|out20_to_16\(0) 
-- & ((\tL|Data|RegFile|regs[4][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(1),
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[5][3]~q\,
	datad => \tL|Data|RegFile|regs[4][3]~q\,
	combout => \tL|Data|RegFile|Mux60~14_combout\);

-- Location: LCCOMB_X47_Y21_N8
\tL|Data|RegFile|Mux60~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux60~15_combout\ = (\tL|Data|RegFile|Mux60~14_combout\ & ((\tL|Data|RegFile|regs[7][3]~q\) # ((!\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|RegFile|Mux60~14_combout\ & (((\tL|Data|RegFile|regs[6][3]~q\ & 
-- \tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[7][3]~q\,
	datab => \tL|Data|RegFile|Mux60~14_combout\,
	datac => \tL|Data|RegFile|regs[6][3]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux60~15_combout\);

-- Location: LCCOMB_X49_Y21_N30
\tL|Data|RegFile|Mux60~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux60~16_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & (((\tL|Data|RegFile|rd_data1[17]~6_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & ((\tL|Data|RegFile|rd_data1[17]~6_combout\ & 
-- ((\tL|Data|RegFile|regs[2][3]~q\))) # (!\tL|Data|RegFile|rd_data1[17]~6_combout\ & (\tL|Data|RegFile|regs[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datab => \tL|Data|RegFile|regs[1][3]~q\,
	datac => \tL|Data|RegFile|regs[2][3]~q\,
	datad => \tL|Data|RegFile|rd_data1[17]~6_combout\,
	combout => \tL|Data|RegFile|Mux60~16_combout\);

-- Location: LCCOMB_X47_Y21_N16
\tL|Data|RegFile|Mux60~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux60~17_combout\ = (\tL|Data|RegFile|rd_data1[17]~2_combout\ & ((\tL|Data|RegFile|Mux60~16_combout\ & (\tL|Data|RegFile|regs[3][3]~q\)) # (!\tL|Data|RegFile|Mux60~16_combout\ & ((\tL|Data|RegFile|Mux60~15_combout\))))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~2_combout\ & (((\tL|Data|RegFile|Mux60~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[3][3]~q\,
	datab => \tL|Data|RegFile|rd_data1[17]~2_combout\,
	datac => \tL|Data|RegFile|Mux60~15_combout\,
	datad => \tL|Data|RegFile|Mux60~16_combout\,
	combout => \tL|Data|RegFile|Mux60~17_combout\);

-- Location: LCCOMB_X43_Y18_N4
\tL|Data|RegFile|Mux60~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux60~12_combout\ = (\tL|Data|InstReg|out20_to_16\(1) & (((\tL|Data|RegFile|regs[10][3]~q\) # (\tL|Data|InstReg|out20_to_16\(0))))) # (!\tL|Data|InstReg|out20_to_16\(1) & (\tL|Data|RegFile|regs[8][3]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[8][3]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[10][3]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(0),
	combout => \tL|Data|RegFile|Mux60~12_combout\);

-- Location: LCCOMB_X44_Y21_N28
\tL|Data|RegFile|Mux60~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux60~13_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & ((\tL|Data|RegFile|Mux60~12_combout\ & (\tL|Data|RegFile|regs[11][3]~q\)) # (!\tL|Data|RegFile|Mux60~12_combout\ & ((\tL|Data|RegFile|regs[9][3]~q\))))) # 
-- (!\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|Mux60~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|regs[11][3]~q\,
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|regs[9][3]~q\,
	datad => \tL|Data|RegFile|Mux60~12_combout\,
	combout => \tL|Data|RegFile|Mux60~13_combout\);

-- Location: LCCOMB_X45_Y23_N30
\tL|Data|RegFile|Mux60~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux60~18_combout\ = (\tL|Data|RegFile|rd_data1[17]~4_combout\ & (((\tL|Data|RegFile|Mux60~13_combout\) # (\tL|Data|RegFile|rd_data1[17]~5_combout\)))) # (!\tL|Data|RegFile|rd_data1[17]~4_combout\ & (\tL|Data|RegFile|Mux60~17_combout\ & 
-- ((!\tL|Data|RegFile|rd_data1[17]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux60~17_combout\,
	datab => \tL|Data|RegFile|Mux60~13_combout\,
	datac => \tL|Data|RegFile|rd_data1[17]~4_combout\,
	datad => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	combout => \tL|Data|RegFile|Mux60~18_combout\);

-- Location: LCCOMB_X37_Y24_N30
\tL|Data|RegFile|Mux60~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux60~19_combout\ = (\tL|Data|InstReg|out20_to_16\(0) & (((\tL|Data|RegFile|regs[13][3]~q\) # (\tL|Data|InstReg|out20_to_16\(1))))) # (!\tL|Data|InstReg|out20_to_16\(0) & (\tL|Data|RegFile|regs[12][3]~q\ & 
-- ((!\tL|Data|InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(0),
	datab => \tL|Data|RegFile|regs[12][3]~q\,
	datac => \tL|Data|RegFile|regs[13][3]~q\,
	datad => \tL|Data|InstReg|out20_to_16\(1),
	combout => \tL|Data|RegFile|Mux60~19_combout\);

-- Location: LCCOMB_X37_Y20_N0
\tL|Data|RegFile|Mux60~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux60~20_combout\ = (\tL|Data|RegFile|Mux60~19_combout\ & (((\tL|Data|RegFile|regs[15][3]~q\)) # (!\tL|Data|InstReg|out20_to_16\(1)))) # (!\tL|Data|RegFile|Mux60~19_combout\ & (\tL|Data|InstReg|out20_to_16\(1) & 
-- (\tL|Data|RegFile|regs[14][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|Mux60~19_combout\,
	datab => \tL|Data|InstReg|out20_to_16\(1),
	datac => \tL|Data|RegFile|regs[14][3]~q\,
	datad => \tL|Data|RegFile|regs[15][3]~q\,
	combout => \tL|Data|RegFile|Mux60~20_combout\);

-- Location: LCCOMB_X41_Y23_N28
\tL|Data|RegFile|Mux60~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux60~21_combout\ = (\tL|Data|RegFile|rd_data1[17]~5_combout\ & ((\tL|Data|RegFile|Mux60~18_combout\ & ((\tL|Data|RegFile|Mux60~20_combout\))) # (!\tL|Data|RegFile|Mux60~18_combout\ & (\tL|Data|RegFile|Mux60~11_combout\)))) # 
-- (!\tL|Data|RegFile|rd_data1[17]~5_combout\ & (((\tL|Data|RegFile|Mux60~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|RegFile|rd_data1[17]~5_combout\,
	datab => \tL|Data|RegFile|Mux60~11_combout\,
	datac => \tL|Data|RegFile|Mux60~18_combout\,
	datad => \tL|Data|RegFile|Mux60~20_combout\,
	combout => \tL|Data|RegFile|Mux60~21_combout\);

-- Location: LCCOMB_X40_Y17_N4
\tL|Data|RegFile|Mux60~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|RegFile|Mux60~22_combout\ = (\tL|Data|RegFile|Mux60~21_combout\ & ((\tL|Data|InstReg|out20_to_16\(2)) # ((\tL|Data|InstReg|out20_to_16\(0)) # (\tL|Data|RegFile|rd_data1[17]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|InstReg|out20_to_16\(2),
	datab => \tL|Data|InstReg|out20_to_16\(0),
	datac => \tL|Data|RegFile|rd_data1[17]~3_combout\,
	datad => \tL|Data|RegFile|Mux60~21_combout\,
	combout => \tL|Data|RegFile|Mux60~22_combout\);

-- Location: FF_X40_Y17_N5
\tL|Data|RegFile|rd_data1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|RegFile|Mux60~22_combout\,
	ena => \ALT_INV_input[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegFile|rd_data1\(3));

-- Location: FF_X40_Y17_N17
\tL|Data|RegB|output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|RegFile|rd_data1\(3),
	clrn => \ALT_INV_input[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|RegB|output\(3));

-- Location: LCCOMB_X41_Y16_N22
\tL|Data|Mem|SIG_outPort_en~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|SIG_outPort_en~1_combout\ = (\tL|Data|Mem|SIG_outPort_en~0_combout\ & (!\tL|Data|Mem|process_0~2_combout\ & (!\tL|Data|Mem|process_0~5_combout\ & !\tL|Data|Mem|process_0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|SIG_outPort_en~0_combout\,
	datab => \tL|Data|Mem|process_0~2_combout\,
	datac => \tL|Data|Mem|process_0~5_combout\,
	datad => \tL|Data|Mem|process_0~10_combout\,
	combout => \tL|Data|Mem|SIG_outPort_en~1_combout\);

-- Location: FF_X40_Y20_N7
\tL|Data|Mem|OutputPort|output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|RegB|output\(3),
	sload => VCC,
	ena => \tL|Data|Mem|SIG_outPort_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|OutputPort|output\(3));

-- Location: FF_X40_Y20_N15
\tL|Data|Mem|OutputPort|output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|RegB|output\(1),
	sload => VCC,
	ena => \tL|Data|Mem|SIG_outPort_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|OutputPort|output\(1));

-- Location: LCCOMB_X40_Y20_N8
\tL|Data|Mem|OutputPort|output[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|OutputPort|output[2]~feeder_combout\ = \tL|Data|RegB|output\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tL|Data|RegB|output\(2),
	combout => \tL|Data|Mem|OutputPort|output[2]~feeder_combout\);

-- Location: FF_X40_Y20_N9
\tL|Data|Mem|OutputPort|output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|OutputPort|output[2]~feeder_combout\,
	ena => \tL|Data|Mem|SIG_outPort_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|OutputPort|output\(2));

-- Location: FF_X40_Y20_N1
\tL|Data|Mem|OutputPort|output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|RegB|output\(0),
	sload => VCC,
	ena => \tL|Data|Mem|SIG_outPort_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|OutputPort|output\(0));

-- Location: LCCOMB_X40_Y20_N28
\dC0|waiter[6]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \dC0|waiter[6]~0_combout\ = (\tL|Data|Mem|OutputPort|output\(3) & ((\tL|Data|Mem|OutputPort|output\(1) $ (!\tL|Data|Mem|OutputPort|output\(2))) # (!\tL|Data|Mem|OutputPort|output\(0)))) # (!\tL|Data|Mem|OutputPort|output\(3) & 
-- ((\tL|Data|Mem|OutputPort|output\(1)) # (\tL|Data|Mem|OutputPort|output\(2) $ (!\tL|Data|Mem|OutputPort|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|OutputPort|output\(3),
	datab => \tL|Data|Mem|OutputPort|output\(1),
	datac => \tL|Data|Mem|OutputPort|output\(2),
	datad => \tL|Data|Mem|OutputPort|output\(0),
	combout => \dC0|waiter[6]~0_combout\);

-- Location: LCCOMB_X40_Y20_N26
\dC0|waiter[5]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \dC0|waiter[5]~1_combout\ = (\tL|Data|Mem|OutputPort|output\(3) & ((\tL|Data|Mem|OutputPort|output\(0) & (!\tL|Data|Mem|OutputPort|output\(1))) # (!\tL|Data|Mem|OutputPort|output\(0) & ((!\tL|Data|Mem|OutputPort|output\(2)))))) # 
-- (!\tL|Data|Mem|OutputPort|output\(3) & ((\tL|Data|Mem|OutputPort|output\(1) $ (!\tL|Data|Mem|OutputPort|output\(0))) # (!\tL|Data|Mem|OutputPort|output\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|OutputPort|output\(3),
	datab => \tL|Data|Mem|OutputPort|output\(1),
	datac => \tL|Data|Mem|OutputPort|output\(2),
	datad => \tL|Data|Mem|OutputPort|output\(0),
	combout => \dC0|waiter[5]~1_combout\);

-- Location: LCCOMB_X40_Y20_N20
\dC0|waiter[4]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \dC0|waiter[4]~2_combout\ = (\tL|Data|Mem|OutputPort|output\(3) & (((!\tL|Data|Mem|OutputPort|output\(1) & \tL|Data|Mem|OutputPort|output\(0))) # (!\tL|Data|Mem|OutputPort|output\(2)))) # (!\tL|Data|Mem|OutputPort|output\(3) & 
-- (((\tL|Data|Mem|OutputPort|output\(2)) # (\tL|Data|Mem|OutputPort|output\(0))) # (!\tL|Data|Mem|OutputPort|output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|OutputPort|output\(3),
	datab => \tL|Data|Mem|OutputPort|output\(1),
	datac => \tL|Data|Mem|OutputPort|output\(2),
	datad => \tL|Data|Mem|OutputPort|output\(0),
	combout => \dC0|waiter[4]~2_combout\);

-- Location: LCCOMB_X40_Y20_N30
\dC0|waiter[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \dC0|waiter[3]~3_combout\ = (\tL|Data|Mem|OutputPort|output\(1) & ((\tL|Data|Mem|OutputPort|output\(2) & ((\tL|Data|Mem|OutputPort|output\(0)))) # (!\tL|Data|Mem|OutputPort|output\(2) & (\tL|Data|Mem|OutputPort|output\(3) & 
-- !\tL|Data|Mem|OutputPort|output\(0))))) # (!\tL|Data|Mem|OutputPort|output\(1) & (!\tL|Data|Mem|OutputPort|output\(3) & (\tL|Data|Mem|OutputPort|output\(2) $ (\tL|Data|Mem|OutputPort|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|OutputPort|output\(3),
	datab => \tL|Data|Mem|OutputPort|output\(1),
	datac => \tL|Data|Mem|OutputPort|output\(2),
	datad => \tL|Data|Mem|OutputPort|output\(0),
	combout => \dC0|waiter[3]~3_combout\);

-- Location: LCCOMB_X40_Y20_N14
\dC0|waiter[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \dC0|waiter[2]~4_combout\ = (\tL|Data|Mem|OutputPort|output\(1) & ((\tL|Data|Mem|OutputPort|output\(3)) # ((!\tL|Data|Mem|OutputPort|output\(0))))) # (!\tL|Data|Mem|OutputPort|output\(1) & ((\tL|Data|Mem|OutputPort|output\(2) & 
-- (\tL|Data|Mem|OutputPort|output\(3))) # (!\tL|Data|Mem|OutputPort|output\(2) & ((!\tL|Data|Mem|OutputPort|output\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|OutputPort|output\(3),
	datab => \tL|Data|Mem|OutputPort|output\(2),
	datac => \tL|Data|Mem|OutputPort|output\(1),
	datad => \tL|Data|Mem|OutputPort|output\(0),
	combout => \dC0|waiter[2]~4_combout\);

-- Location: LCCOMB_X40_Y20_N0
\dC0|waiter[1]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \dC0|waiter[1]~5_combout\ = (\tL|Data|Mem|OutputPort|output\(2) & ((\tL|Data|Mem|OutputPort|output\(3) $ (!\tL|Data|Mem|OutputPort|output\(1))) # (!\tL|Data|Mem|OutputPort|output\(0)))) # (!\tL|Data|Mem|OutputPort|output\(2) & 
-- ((\tL|Data|Mem|OutputPort|output\(3)) # ((!\tL|Data|Mem|OutputPort|output\(0) & !\tL|Data|Mem|OutputPort|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111001101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|OutputPort|output\(3),
	datab => \tL|Data|Mem|OutputPort|output\(2),
	datac => \tL|Data|Mem|OutputPort|output\(0),
	datad => \tL|Data|Mem|OutputPort|output\(1),
	combout => \dC0|waiter[1]~5_combout\);

-- Location: LCCOMB_X40_Y20_N6
\dC0|waiter[0]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \dC0|waiter[0]~6_combout\ = (\tL|Data|Mem|OutputPort|output\(0) & ((\tL|Data|Mem|OutputPort|output\(3)) # (\tL|Data|Mem|OutputPort|output\(1) $ (\tL|Data|Mem|OutputPort|output\(2))))) # (!\tL|Data|Mem|OutputPort|output\(0) & 
-- ((\tL|Data|Mem|OutputPort|output\(1)) # (\tL|Data|Mem|OutputPort|output\(2) $ (\tL|Data|Mem|OutputPort|output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|OutputPort|output\(1),
	datab => \tL|Data|Mem|OutputPort|output\(2),
	datac => \tL|Data|Mem|OutputPort|output\(3),
	datad => \tL|Data|Mem|OutputPort|output\(0),
	combout => \dC0|waiter[0]~6_combout\);

-- Location: FF_X40_Y20_N13
\tL|Data|Mem|OutputPort|output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|RegB|output\(4),
	sload => VCC,
	ena => \tL|Data|Mem|SIG_outPort_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|OutputPort|output\(4));

-- Location: FF_X40_Y20_N25
\tL|Data|Mem|OutputPort|output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|RegB|output\(6),
	sload => VCC,
	ena => \tL|Data|Mem|SIG_outPort_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|OutputPort|output\(6));

-- Location: FF_X40_Y20_N23
\tL|Data|Mem|OutputPort|output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|RegB|output\(5),
	sload => VCC,
	ena => \tL|Data|Mem|SIG_outPort_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|OutputPort|output\(5));

-- Location: FF_X40_Y20_N19
\tL|Data|Mem|OutputPort|output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|RegB|output\(7),
	sload => VCC,
	ena => \tL|Data|Mem|SIG_outPort_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|OutputPort|output\(7));

-- Location: LCCOMB_X40_Y20_N4
\dC1|waiter[6]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \dC1|waiter[6]~0_combout\ = (\tL|Data|Mem|OutputPort|output\(6) & ((\tL|Data|Mem|OutputPort|output\(5)) # (\tL|Data|Mem|OutputPort|output\(4) $ (\tL|Data|Mem|OutputPort|output\(7))))) # (!\tL|Data|Mem|OutputPort|output\(6) & 
-- ((\tL|Data|Mem|OutputPort|output\(5) $ (\tL|Data|Mem|OutputPort|output\(7))) # (!\tL|Data|Mem|OutputPort|output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011111111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|OutputPort|output\(4),
	datab => \tL|Data|Mem|OutputPort|output\(6),
	datac => \tL|Data|Mem|OutputPort|output\(5),
	datad => \tL|Data|Mem|OutputPort|output\(7),
	combout => \dC1|waiter[6]~0_combout\);

-- Location: LCCOMB_X40_Y20_N2
\dC1|waiter[5]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \dC1|waiter[5]~1_combout\ = (\tL|Data|Mem|OutputPort|output\(5) & ((\tL|Data|Mem|OutputPort|output\(4) & ((!\tL|Data|Mem|OutputPort|output\(7)))) # (!\tL|Data|Mem|OutputPort|output\(4) & (!\tL|Data|Mem|OutputPort|output\(6))))) # 
-- (!\tL|Data|Mem|OutputPort|output\(5) & ((\tL|Data|Mem|OutputPort|output\(4) $ (!\tL|Data|Mem|OutputPort|output\(7))) # (!\tL|Data|Mem|OutputPort|output\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|OutputPort|output\(4),
	datab => \tL|Data|Mem|OutputPort|output\(6),
	datac => \tL|Data|Mem|OutputPort|output\(5),
	datad => \tL|Data|Mem|OutputPort|output\(7),
	combout => \dC1|waiter[5]~1_combout\);

-- Location: LCCOMB_X40_Y20_N16
\dC1|waiter[4]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \dC1|waiter[4]~2_combout\ = (\tL|Data|Mem|OutputPort|output\(6) & (((\tL|Data|Mem|OutputPort|output\(4) & !\tL|Data|Mem|OutputPort|output\(5))) # (!\tL|Data|Mem|OutputPort|output\(7)))) # (!\tL|Data|Mem|OutputPort|output\(6) & 
-- ((\tL|Data|Mem|OutputPort|output\(4)) # ((\tL|Data|Mem|OutputPort|output\(7)) # (!\tL|Data|Mem|OutputPort|output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|OutputPort|output\(4),
	datab => \tL|Data|Mem|OutputPort|output\(6),
	datac => \tL|Data|Mem|OutputPort|output\(5),
	datad => \tL|Data|Mem|OutputPort|output\(7),
	combout => \dC1|waiter[4]~2_combout\);

-- Location: LCCOMB_X40_Y20_N24
\dC1|waiter[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \dC1|waiter[3]~3_combout\ = (\tL|Data|Mem|OutputPort|output\(5) & ((\tL|Data|Mem|OutputPort|output\(4) & (\tL|Data|Mem|OutputPort|output\(6))) # (!\tL|Data|Mem|OutputPort|output\(4) & (!\tL|Data|Mem|OutputPort|output\(6) & 
-- \tL|Data|Mem|OutputPort|output\(7))))) # (!\tL|Data|Mem|OutputPort|output\(5) & (!\tL|Data|Mem|OutputPort|output\(7) & (\tL|Data|Mem|OutputPort|output\(4) $ (\tL|Data|Mem|OutputPort|output\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|OutputPort|output\(4),
	datab => \tL|Data|Mem|OutputPort|output\(5),
	datac => \tL|Data|Mem|OutputPort|output\(6),
	datad => \tL|Data|Mem|OutputPort|output\(7),
	combout => \dC1|waiter[3]~3_combout\);

-- Location: LCCOMB_X40_Y20_N22
\dC1|waiter[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \dC1|waiter[2]~4_combout\ = (\tL|Data|Mem|OutputPort|output\(5) & (((\tL|Data|Mem|OutputPort|output\(7))) # (!\tL|Data|Mem|OutputPort|output\(4)))) # (!\tL|Data|Mem|OutputPort|output\(5) & ((\tL|Data|Mem|OutputPort|output\(6) & 
-- ((\tL|Data|Mem|OutputPort|output\(7)))) # (!\tL|Data|Mem|OutputPort|output\(6) & (!\tL|Data|Mem|OutputPort|output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|OutputPort|output\(4),
	datab => \tL|Data|Mem|OutputPort|output\(6),
	datac => \tL|Data|Mem|OutputPort|output\(5),
	datad => \tL|Data|Mem|OutputPort|output\(7),
	combout => \dC1|waiter[2]~4_combout\);

-- Location: LCCOMB_X40_Y20_N12
\dC1|waiter[1]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \dC1|waiter[1]~5_combout\ = (\tL|Data|Mem|OutputPort|output\(5) & ((\tL|Data|Mem|OutputPort|output\(7)) # ((\tL|Data|Mem|OutputPort|output\(6) & !\tL|Data|Mem|OutputPort|output\(4))))) # (!\tL|Data|Mem|OutputPort|output\(5) & 
-- ((\tL|Data|Mem|OutputPort|output\(6) $ (\tL|Data|Mem|OutputPort|output\(7))) # (!\tL|Data|Mem|OutputPort|output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111101001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|OutputPort|output\(5),
	datab => \tL|Data|Mem|OutputPort|output\(6),
	datac => \tL|Data|Mem|OutputPort|output\(4),
	datad => \tL|Data|Mem|OutputPort|output\(7),
	combout => \dC1|waiter[1]~5_combout\);

-- Location: LCCOMB_X40_Y20_N18
\dC1|waiter[0]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \dC1|waiter[0]~6_combout\ = (\tL|Data|Mem|OutputPort|output\(4) & ((\tL|Data|Mem|OutputPort|output\(7)) # (\tL|Data|Mem|OutputPort|output\(5) $ (\tL|Data|Mem|OutputPort|output\(6))))) # (!\tL|Data|Mem|OutputPort|output\(4) & 
-- ((\tL|Data|Mem|OutputPort|output\(5)) # (\tL|Data|Mem|OutputPort|output\(6) $ (\tL|Data|Mem|OutputPort|output\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|OutputPort|output\(5),
	datab => \tL|Data|Mem|OutputPort|output\(6),
	datac => \tL|Data|Mem|OutputPort|output\(7),
	datad => \tL|Data|Mem|OutputPort|output\(4),
	combout => \dC1|waiter[0]~6_combout\);

-- Location: FF_X32_Y16_N13
\tL|Data|Mem|OutputPort|output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|RegB|output\(10),
	sload => VCC,
	ena => \tL|Data|Mem|SIG_outPort_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|OutputPort|output\(10));

-- Location: LCCOMB_X32_Y16_N28
\tL|Data|Mem|OutputPort|output[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|OutputPort|output[8]~feeder_combout\ = \tL|Data|RegB|output\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegB|output\(8),
	combout => \tL|Data|Mem|OutputPort|output[8]~feeder_combout\);

-- Location: FF_X32_Y16_N29
\tL|Data|Mem|OutputPort|output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|OutputPort|output[8]~feeder_combout\,
	ena => \tL|Data|Mem|SIG_outPort_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|OutputPort|output\(8));

-- Location: FF_X32_Y16_N15
\tL|Data|Mem|OutputPort|output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \tL|Data|RegB|output\(9),
	sload => VCC,
	ena => \tL|Data|Mem|SIG_outPort_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|OutputPort|output\(9));

-- Location: LCCOMB_X32_Y16_N10
\tL|Data|Mem|OutputPort|output[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \tL|Data|Mem|OutputPort|output[11]~feeder_combout\ = \tL|Data|RegB|output\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \tL|Data|RegB|output\(11),
	combout => \tL|Data|Mem|OutputPort|output[11]~feeder_combout\);

-- Location: FF_X32_Y16_N11
\tL|Data|Mem|OutputPort|output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tL|Data|Mem|OutputPort|output[11]~feeder_combout\,
	ena => \tL|Data|Mem|SIG_outPort_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tL|Data|Mem|OutputPort|output\(11));

-- Location: LCCOMB_X32_Y16_N0
\dC2|waiter[6]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \dC2|waiter[6]~0_combout\ = (\tL|Data|Mem|OutputPort|output\(10) & ((\tL|Data|Mem|OutputPort|output\(9)) # (\tL|Data|Mem|OutputPort|output\(8) $ (\tL|Data|Mem|OutputPort|output\(11))))) # (!\tL|Data|Mem|OutputPort|output\(10) & 
-- ((\tL|Data|Mem|OutputPort|output\(9) $ (\tL|Data|Mem|OutputPort|output\(11))) # (!\tL|Data|Mem|OutputPort|output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011111111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|OutputPort|output\(10),
	datab => \tL|Data|Mem|OutputPort|output\(8),
	datac => \tL|Data|Mem|OutputPort|output\(9),
	datad => \tL|Data|Mem|OutputPort|output\(11),
	combout => \dC2|waiter[6]~0_combout\);

-- Location: LCCOMB_X32_Y16_N22
\dC2|waiter[5]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \dC2|waiter[5]~1_combout\ = (\tL|Data|Mem|OutputPort|output\(9) & ((\tL|Data|Mem|OutputPort|output\(8) & ((!\tL|Data|Mem|OutputPort|output\(11)))) # (!\tL|Data|Mem|OutputPort|output\(8) & (!\tL|Data|Mem|OutputPort|output\(10))))) # 
-- (!\tL|Data|Mem|OutputPort|output\(9) & ((\tL|Data|Mem|OutputPort|output\(8) $ (!\tL|Data|Mem|OutputPort|output\(11))) # (!\tL|Data|Mem|OutputPort|output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|OutputPort|output\(10),
	datab => \tL|Data|Mem|OutputPort|output\(8),
	datac => \tL|Data|Mem|OutputPort|output\(9),
	datad => \tL|Data|Mem|OutputPort|output\(11),
	combout => \dC2|waiter[5]~1_combout\);

-- Location: LCCOMB_X32_Y16_N16
\dC2|waiter[4]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \dC2|waiter[4]~2_combout\ = (\tL|Data|Mem|OutputPort|output\(10) & (((\tL|Data|Mem|OutputPort|output\(8) & !\tL|Data|Mem|OutputPort|output\(9))) # (!\tL|Data|Mem|OutputPort|output\(11)))) # (!\tL|Data|Mem|OutputPort|output\(10) & 
-- ((\tL|Data|Mem|OutputPort|output\(8)) # ((\tL|Data|Mem|OutputPort|output\(11)) # (!\tL|Data|Mem|OutputPort|output\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|OutputPort|output\(10),
	datab => \tL|Data|Mem|OutputPort|output\(8),
	datac => \tL|Data|Mem|OutputPort|output\(9),
	datad => \tL|Data|Mem|OutputPort|output\(11),
	combout => \dC2|waiter[4]~2_combout\);

-- Location: LCCOMB_X32_Y16_N2
\dC2|waiter[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \dC2|waiter[3]~3_combout\ = (\tL|Data|Mem|OutputPort|output\(9) & ((\tL|Data|Mem|OutputPort|output\(10) & (\tL|Data|Mem|OutputPort|output\(8))) # (!\tL|Data|Mem|OutputPort|output\(10) & (!\tL|Data|Mem|OutputPort|output\(8) & 
-- \tL|Data|Mem|OutputPort|output\(11))))) # (!\tL|Data|Mem|OutputPort|output\(9) & (!\tL|Data|Mem|OutputPort|output\(11) & (\tL|Data|Mem|OutputPort|output\(10) $ (\tL|Data|Mem|OutputPort|output\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|OutputPort|output\(10),
	datab => \tL|Data|Mem|OutputPort|output\(8),
	datac => \tL|Data|Mem|OutputPort|output\(9),
	datad => \tL|Data|Mem|OutputPort|output\(11),
	combout => \dC2|waiter[3]~3_combout\);

-- Location: LCCOMB_X32_Y16_N24
\dC2|waiter[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \dC2|waiter[2]~4_combout\ = (\tL|Data|Mem|OutputPort|output\(9) & (((\tL|Data|Mem|OutputPort|output\(11)) # (!\tL|Data|Mem|OutputPort|output\(8))))) # (!\tL|Data|Mem|OutputPort|output\(9) & ((\tL|Data|Mem|OutputPort|output\(10) & 
-- ((\tL|Data|Mem|OutputPort|output\(11)))) # (!\tL|Data|Mem|OutputPort|output\(10) & (!\tL|Data|Mem|OutputPort|output\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|OutputPort|output\(10),
	datab => \tL|Data|Mem|OutputPort|output\(8),
	datac => \tL|Data|Mem|OutputPort|output\(9),
	datad => \tL|Data|Mem|OutputPort|output\(11),
	combout => \dC2|waiter[2]~4_combout\);

-- Location: LCCOMB_X32_Y16_N26
\dC2|waiter[1]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \dC2|waiter[1]~5_combout\ = (\tL|Data|Mem|OutputPort|output\(10) & ((\tL|Data|Mem|OutputPort|output\(9) $ (!\tL|Data|Mem|OutputPort|output\(11))) # (!\tL|Data|Mem|OutputPort|output\(8)))) # (!\tL|Data|Mem|OutputPort|output\(10) & 
-- ((\tL|Data|Mem|OutputPort|output\(11)) # ((!\tL|Data|Mem|OutputPort|output\(8) & !\tL|Data|Mem|OutputPort|output\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|OutputPort|output\(10),
	datab => \tL|Data|Mem|OutputPort|output\(8),
	datac => \tL|Data|Mem|OutputPort|output\(9),
	datad => \tL|Data|Mem|OutputPort|output\(11),
	combout => \dC2|waiter[1]~5_combout\);

-- Location: LCCOMB_X32_Y16_N8
\dC2|waiter[0]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \dC2|waiter[0]~6_combout\ = (\tL|Data|Mem|OutputPort|output\(8) & ((\tL|Data|Mem|OutputPort|output\(11)) # (\tL|Data|Mem|OutputPort|output\(10) $ (\tL|Data|Mem|OutputPort|output\(9))))) # (!\tL|Data|Mem|OutputPort|output\(8) & 
-- ((\tL|Data|Mem|OutputPort|output\(9)) # (\tL|Data|Mem|OutputPort|output\(10) $ (\tL|Data|Mem|OutputPort|output\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tL|Data|Mem|OutputPort|output\(10),
	datab => \tL|Data|Mem|OutputPort|output\(8),
	datac => \tL|Data|Mem|OutputPort|output\(9),
	datad => \tL|Data|Mem|OutputPort|output\(11),
	combout => \dC2|waiter[0]~6_combout\);

-- Location: UNVM_X0_Y40_N40
\~QUARTUS_CREATED_UNVM~\ : fiftyfivenm_unvm
-- pragma translate_off
GENERIC MAP (
	addr_range1_end_addr => -1,
	addr_range1_offset => -1,
	addr_range2_end_addr => -1,
	addr_range2_offset => -1,
	addr_range3_offset => -1,
	is_compressed_image => "false",
	is_dual_boot => "false",
	is_eram_skip => "false",
	max_ufm_valid_addr => -1,
	max_valid_addr => -1,
	min_ufm_valid_addr => -1,
	min_valid_addr => -1,
	part_name => "quartus_created_unvm",
	reserve_block => "true")
-- pragma translate_on
PORT MAP (
	nosc_ena => \~QUARTUS_CREATED_GND~I_combout\,
	xe_ye => \~QUARTUS_CREATED_GND~I_combout\,
	se => \~QUARTUS_CREATED_GND~I_combout\,
	busy => \~QUARTUS_CREATED_UNVM~~busy\);

-- Location: ADCBLOCK_X43_Y52_N0
\~QUARTUS_CREATED_ADC1~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 1,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC1~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC1~~eoc\);

-- Location: ADCBLOCK_X43_Y51_N0
\~QUARTUS_CREATED_ADC2~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 2,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC2~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC2~~eoc\);

ww_SSG0(0) <= \SSG0[0]~output_o\;

ww_SSG0(1) <= \SSG0[1]~output_o\;

ww_SSG0(2) <= \SSG0[2]~output_o\;

ww_SSG0(3) <= \SSG0[3]~output_o\;

ww_SSG0(4) <= \SSG0[4]~output_o\;

ww_SSG0(5) <= \SSG0[5]~output_o\;

ww_SSG0(6) <= \SSG0[6]~output_o\;

ww_SSG1(0) <= \SSG1[0]~output_o\;

ww_SSG1(1) <= \SSG1[1]~output_o\;

ww_SSG1(2) <= \SSG1[2]~output_o\;

ww_SSG1(3) <= \SSG1[3]~output_o\;

ww_SSG1(4) <= \SSG1[4]~output_o\;

ww_SSG1(5) <= \SSG1[5]~output_o\;

ww_SSG1(6) <= \SSG1[6]~output_o\;

ww_SSG2(0) <= \SSG2[0]~output_o\;

ww_SSG2(1) <= \SSG2[1]~output_o\;

ww_SSG2(2) <= \SSG2[2]~output_o\;

ww_SSG2(3) <= \SSG2[3]~output_o\;

ww_SSG2(4) <= \SSG2[4]~output_o\;

ww_SSG2(5) <= \SSG2[5]~output_o\;

ww_SSG2(6) <= \SSG2[6]~output_o\;
END structure;


