[13:28:20.806] <TB1>     INFO: *** Welcome to pxar ***
[13:28:20.806] <TB1>     INFO: *** Today: 2016/09/15
[13:28:20.813] <TB1>     INFO: *** Version: 47bc-dirty
[13:28:20.814] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C15.dat
[13:28:20.814] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:28:20.814] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//defaultMaskFile.dat
[13:28:20.814] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters_C15.dat
[13:28:20.892] <TB1>     INFO:         clk: 4
[13:28:20.892] <TB1>     INFO:         ctr: 4
[13:28:20.892] <TB1>     INFO:         sda: 19
[13:28:20.892] <TB1>     INFO:         tin: 9
[13:28:20.892] <TB1>     INFO:         level: 15
[13:28:20.892] <TB1>     INFO:         triggerdelay: 0
[13:28:20.892] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:28:20.892] <TB1>     INFO: Log level: DEBUG
[13:28:20.902] <TB1>     INFO: Found DTB DTB_WRECOM
[13:28:20.911] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[13:28:20.915] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[13:28:20.918] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[13:28:22.477] <TB1>     INFO: DUT info: 
[13:28:22.477] <TB1>     INFO: The DUT currently contains the following objects:
[13:28:22.477] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:28:22.477] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[13:28:22.478] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[13:28:22.478] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:28:22.478] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:22.478] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:22.478] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:22.478] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:22.478] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:22.478] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:22.478] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:22.478] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:22.478] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:22.478] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:22.478] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:22.478] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:22.478] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:22.478] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:22.478] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:22.478] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:22.478] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:28:22.478] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:28:22.478] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:28:22.478] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:28:22.478] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:28:22.478] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:28:22.478] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:28:22.478] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:28:22.478] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:28:22.478] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:28:22.478] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:28:22.478] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:28:22.478] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:28:22.478] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:28:22.478] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:28:22.479] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:28:22.480] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:28:22.481] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:28:22.481] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:28:22.481] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:28:22.481] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:28:22.481] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:28:22.481] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:28:22.481] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:28:22.481] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:28:22.481] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:28:22.481] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:28:22.481] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:28:22.481] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:28:22.481] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:28:22.481] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:28:22.481] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:28:22.481] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:28:22.481] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:28:22.481] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:28:22.481] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:28:22.492] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32976896
[13:28:22.492] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1f26310
[13:28:22.492] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1e98770
[13:28:22.492] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f3ad9d94010
[13:28:22.492] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f3adffff510
[13:28:22.492] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33042432 fPxarMemory = 0x7f3ad9d94010
[13:28:22.493] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 360.9mA
[13:28:22.494] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 460.6mA
[13:28:22.494] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.8 C
[13:28:22.494] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:28:22.895] <TB1>     INFO: enter 'restricted' command line mode
[13:28:22.895] <TB1>     INFO: enter test to run
[13:28:22.895] <TB1>     INFO:   test: FPIXTest no parameter change
[13:28:22.895] <TB1>     INFO:   running: fpixtest
[13:28:22.895] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:28:22.898] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:28:22.898] <TB1>     INFO: ######################################################################
[13:28:22.898] <TB1>     INFO: PixTestFPIXTest::doTest()
[13:28:22.898] <TB1>     INFO: ######################################################################
[13:28:22.901] <TB1>     INFO: ######################################################################
[13:28:22.901] <TB1>     INFO: PixTestPretest::doTest()
[13:28:22.901] <TB1>     INFO: ######################################################################
[13:28:22.904] <TB1>     INFO:    ----------------------------------------------------------------------
[13:28:22.904] <TB1>     INFO:    PixTestPretest::programROC() 
[13:28:22.904] <TB1>     INFO:    ----------------------------------------------------------------------
[13:28:40.920] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:28:40.920] <TB1>     INFO: IA differences per ROC:  18.5 16.1 17.7 19.3 18.5 16.9 17.7 17.7 17.7 18.5 19.3 16.9 17.7 17.7 18.5 17.7
[13:28:40.987] <TB1>     INFO:    ----------------------------------------------------------------------
[13:28:40.987] <TB1>     INFO:    PixTestPretest::checkIdig() 
[13:28:40.987] <TB1>     INFO:    ----------------------------------------------------------------------
[13:28:42.240] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:28:42.742] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[13:28:43.243] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[13:28:43.745] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:28:44.247] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[13:28:44.748] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:28:45.250] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[13:28:45.752] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:28:46.253] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:28:46.755] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[13:28:47.257] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:28:47.758] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[13:28:48.260] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[13:28:48.762] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[13:28:49.263] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:28:49.765] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[13:28:50.018] <TB1>     INFO: Idig [mA/ROC]: 1.6 1.6 1.6 2.4 1.6 2.4 1.6 2.4 2.4 1.6 2.4 2.4 1.6 1.6 2.4 1.6 
[13:28:50.018] <TB1>     INFO: Test took 9034 ms.
[13:28:50.018] <TB1>     INFO: PixTestPretest::checkIdig() done.
[13:28:50.051] <TB1>     INFO:    ----------------------------------------------------------------------
[13:28:50.051] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:28:50.051] <TB1>     INFO:    ----------------------------------------------------------------------
[13:28:50.153] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 65.5312 mA
[13:28:50.255] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.6688 mA
[13:28:50.355] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  80 Ia 24.4688 mA
[13:28:50.456] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  78 Ia 23.6688 mA
[13:28:50.556] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  80 Ia 24.4688 mA
[13:28:50.657] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  78 Ia 23.6688 mA
[13:28:50.757] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  80 Ia 24.4688 mA
[13:28:50.858] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  78 Ia 22.8688 mA
[13:28:50.959] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  85 Ia 25.2688 mA
[13:28:51.059] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  78 Ia 22.8688 mA
[13:28:51.160] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  85 Ia 25.2688 mA
[13:28:51.261] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  78 Ia 22.8688 mA
[13:28:51.362] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  85 Ia 26.0687 mA
[13:28:51.463] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 21.2687 mA
[13:28:51.564] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  94 Ia 24.4688 mA
[13:28:51.665] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  92 Ia 23.6688 mA
[13:28:51.766] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  94 Ia 24.4688 mA
[13:28:51.867] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  92 Ia 23.6688 mA
[13:28:51.968] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  94 Ia 24.4688 mA
[13:28:52.068] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  92 Ia 24.4688 mA
[13:28:52.169] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  90 Ia 23.6688 mA
[13:28:52.270] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  92 Ia 23.6688 mA
[13:28:52.371] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  94 Ia 24.4688 mA
[13:28:52.472] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  92 Ia 23.6688 mA
[13:28:52.572] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  94 Ia 24.4688 mA
[13:28:52.674] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.0687 mA
[13:28:52.774] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  90 Ia 24.4688 mA
[13:28:52.874] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  88 Ia 24.4688 mA
[13:28:52.975] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  86 Ia 24.4688 mA
[13:28:53.077] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  84 Ia 23.6688 mA
[13:28:53.177] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  86 Ia 25.2688 mA
[13:28:53.278] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  79 Ia 22.8688 mA
[13:28:53.379] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  86 Ia 24.4688 mA
[13:28:53.480] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  84 Ia 23.6688 mA
[13:28:53.582] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  86 Ia 24.4688 mA
[13:28:53.683] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  84 Ia 23.6688 mA
[13:28:53.783] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  86 Ia 24.4688 mA
[13:28:53.885] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.6688 mA
[13:28:53.985] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  80 Ia 25.2688 mA
[13:28:54.086] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  73 Ia 22.8688 mA
[13:28:54.187] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  80 Ia 25.2688 mA
[13:28:54.287] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  73 Ia 22.8688 mA
[13:28:54.388] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  80 Ia 25.2688 mA
[13:28:54.489] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  73 Ia 22.8688 mA
[13:28:54.589] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  80 Ia 25.2688 mA
[13:28:54.690] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  73 Ia 22.8688 mA
[13:28:54.791] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  80 Ia 24.4688 mA
[13:28:54.891] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  78 Ia 23.6688 mA
[13:28:54.992] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  80 Ia 25.2688 mA
[13:28:55.094] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.6688 mA
[13:28:55.194] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  80 Ia 24.4688 mA
[13:28:55.295] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  78 Ia 23.6688 mA
[13:28:55.395] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  80 Ia 24.4688 mA
[13:28:55.496] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  78 Ia 23.6688 mA
[13:28:55.597] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  80 Ia 24.4688 mA
[13:28:55.697] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  78 Ia 23.6688 mA
[13:28:55.798] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  80 Ia 24.4688 mA
[13:28:55.898] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  78 Ia 23.6688 mA
[13:28:55.999] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  80 Ia 24.4688 mA
[13:28:56.100] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  78 Ia 23.6688 mA
[13:28:56.201] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  80 Ia 24.4688 mA
[13:28:56.302] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.0687 mA
[13:28:56.403] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  90 Ia 24.4688 mA
[13:28:56.503] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  88 Ia 23.6688 mA
[13:28:56.604] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  90 Ia 23.6688 mA
[13:28:56.705] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  92 Ia 24.4688 mA
[13:28:56.806] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  90 Ia 24.4688 mA
[13:28:56.906] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  88 Ia 23.6688 mA
[13:28:57.007] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  90 Ia 23.6688 mA
[13:28:57.108] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  92 Ia 24.4688 mA
[13:28:57.209] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  90 Ia 24.4688 mA
[13:28:57.310] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  88 Ia 23.6688 mA
[13:28:57.410] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  90 Ia 24.4688 mA
[13:28:57.512] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.0687 mA
[13:28:57.613] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  90 Ia 24.4688 mA
[13:28:57.714] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  88 Ia 24.4688 mA
[13:28:57.814] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  86 Ia 24.4688 mA
[13:28:57.915] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  84 Ia 23.6688 mA
[13:28:58.015] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  86 Ia 23.6688 mA
[13:28:58.116] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  88 Ia 23.6688 mA
[13:28:58.216] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  90 Ia 25.2688 mA
[13:28:58.317] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  83 Ia 23.6688 mA
[13:28:58.418] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  85 Ia 23.6688 mA
[13:28:58.519] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  87 Ia 24.4688 mA
[13:28:58.619] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  85 Ia 23.6688 mA
[13:28:58.721] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 22.8688 mA
[13:28:58.822] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  85 Ia 24.4688 mA
[13:28:58.923] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  83 Ia 24.4688 mA
[13:28:59.023] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  81 Ia 23.6688 mA
[13:28:59.124] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  83 Ia 24.4688 mA
[13:28:59.224] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  81 Ia 23.6688 mA
[13:28:59.325] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  83 Ia 24.4688 mA
[13:28:59.425] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  81 Ia 23.6688 mA
[13:28:59.526] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  83 Ia 24.4688 mA
[13:28:59.627] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  81 Ia 23.6688 mA
[13:28:59.728] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  83 Ia 24.4688 mA
[13:28:59.829] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  81 Ia 23.6688 mA
[13:28:59.930] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.0687 mA
[13:29:00.031] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  90 Ia 25.2688 mA
[13:29:00.132] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  83 Ia 23.6688 mA
[13:29:00.233] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  85 Ia 24.4688 mA
[13:29:00.334] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  83 Ia 23.6688 mA
[13:29:00.434] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  85 Ia 23.6688 mA
[13:29:00.535] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  87 Ia 24.4688 mA
[13:29:00.636] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  85 Ia 24.4688 mA
[13:29:00.736] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  83 Ia 23.6688 mA
[13:29:00.837] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  85 Ia 24.4688 mA
[13:29:00.938] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  83 Ia 24.4688 mA
[13:29:01.039] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  81 Ia 23.6688 mA
[13:29:01.141] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.8688 mA
[13:29:01.241] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  85 Ia 24.4688 mA
[13:29:01.342] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  83 Ia 24.4688 mA
[13:29:01.443] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  81 Ia 24.4688 mA
[13:29:01.544] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  79 Ia 23.6688 mA
[13:29:01.645] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  81 Ia 24.4688 mA
[13:29:01.745] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  79 Ia 23.6688 mA
[13:29:01.846] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  81 Ia 23.6688 mA
[13:29:01.947] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  83 Ia 24.4688 mA
[13:29:02.047] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  81 Ia 23.6688 mA
[13:29:02.148] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  83 Ia 24.4688 mA
[13:29:02.249] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  81 Ia 23.6688 mA
[13:29:02.350] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.6688 mA
[13:29:02.451] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  80 Ia 23.6688 mA
[13:29:02.552] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  82 Ia 24.4688 mA
[13:29:02.653] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  80 Ia 24.4688 mA
[13:29:02.754] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  78 Ia 23.6688 mA
[13:29:02.856] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  80 Ia 24.4688 mA
[13:29:02.956] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  78 Ia 23.6688 mA
[13:29:03.057] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  80 Ia 24.4688 mA
[13:29:03.158] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  78 Ia 23.6688 mA
[13:29:03.258] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  80 Ia 24.4688 mA
[13:29:03.359] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  78 Ia 23.6688 mA
[13:29:03.460] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  80 Ia 24.4688 mA
[13:29:03.561] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 21.2687 mA
[13:29:03.662] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  94 Ia 24.4688 mA
[13:29:03.763] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  92 Ia 23.6688 mA
[13:29:03.863] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  94 Ia 24.4688 mA
[13:29:03.964] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  92 Ia 23.6688 mA
[13:29:04.065] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  94 Ia 24.4688 mA
[13:29:04.166] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  92 Ia 23.6688 mA
[13:29:04.266] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  94 Ia 24.4688 mA
[13:29:04.367] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  92 Ia 23.6688 mA
[13:29:04.467] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  94 Ia 24.4688 mA
[13:29:04.568] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  92 Ia 23.6688 mA
[13:29:04.669] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  94 Ia 24.4688 mA
[13:29:04.770] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.0687 mA
[13:29:04.871] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  90 Ia 24.4688 mA
[13:29:04.972] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  88 Ia 24.4688 mA
[13:29:05.073] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  86 Ia 23.6688 mA
[13:29:05.173] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  88 Ia 24.4688 mA
[13:29:05.274] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  86 Ia 23.6688 mA
[13:29:05.375] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  88 Ia 24.4688 mA
[13:29:05.476] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  86 Ia 24.4688 mA
[13:29:05.577] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  84 Ia 23.6688 mA
[13:29:05.677] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  86 Ia 23.6688 mA
[13:29:05.778] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  88 Ia 24.4688 mA
[13:29:05.878] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  86 Ia 23.6688 mA
[13:29:05.980] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.0687 mA
[13:29:06.081] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  90 Ia 24.4688 mA
[13:29:06.182] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  88 Ia 24.4688 mA
[13:29:06.282] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  86 Ia 23.6688 mA
[13:29:06.383] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  88 Ia 24.4688 mA
[13:29:06.484] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  86 Ia 24.4688 mA
[13:29:06.584] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  84 Ia 24.4688 mA
[13:29:06.685] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  82 Ia 23.6688 mA
[13:29:06.785] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  84 Ia 23.6688 mA
[13:29:06.886] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  86 Ia 24.4688 mA
[13:29:06.987] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  84 Ia 23.6688 mA
[13:29:07.088] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  86 Ia 23.6688 mA
[13:29:07.189] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.8688 mA
[13:29:07.290] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  85 Ia 25.2688 mA
[13:29:07.390] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  78 Ia 23.6688 mA
[13:29:07.491] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  80 Ia 24.4688 mA
[13:29:07.592] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  78 Ia 23.6688 mA
[13:29:07.692] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  80 Ia 23.6688 mA
[13:29:07.793] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  82 Ia 24.4688 mA
[13:29:07.894] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  80 Ia 23.6688 mA
[13:29:07.994] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  82 Ia 24.4688 mA
[13:29:08.095] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  80 Ia 23.6688 mA
[13:29:08.195] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  82 Ia 24.4688 mA
[13:29:08.296] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  80 Ia 23.6688 mA
[13:29:08.398] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.0687 mA
[13:29:08.499] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  90 Ia 24.4688 mA
[13:29:08.600] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  88 Ia 24.4688 mA
[13:29:08.701] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  86 Ia 23.6688 mA
[13:29:08.801] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  88 Ia 24.4688 mA
[13:29:08.902] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  86 Ia 24.4688 mA
[13:29:08.004] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  84 Ia 23.6688 mA
[13:29:09.104] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  86 Ia 24.4688 mA
[13:29:09.205] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  84 Ia 23.6688 mA
[13:29:09.306] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  86 Ia 24.4688 mA
[13:29:09.406] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  84 Ia 23.6688 mA
[13:29:09.507] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  86 Ia 24.4688 mA
[13:29:09.537] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  85
[13:29:09.537] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  94
[13:29:09.537] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  86
[13:29:09.537] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  80
[13:29:09.537] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  80
[13:29:09.537] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  90
[13:29:09.538] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  85
[13:29:09.538] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  81
[13:29:09.538] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  81
[13:29:09.539] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  81
[13:29:09.539] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  80
[13:29:09.539] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  94
[13:29:09.539] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  86
[13:29:09.539] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  86
[13:29:09.539] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  80
[13:29:09.539] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  86
[13:29:11.364] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 392.3 mA = 24.5187 mA/ROC
[13:29:11.364] <TB1>     INFO: i(loss) [mA/ROC]:     21.7  20.9  20.9  21.7  20.9  20.9  20.1  19.3  19.3  20.1  20.1  20.9  20.1  20.9  20.1  20.9
[13:29:11.399] <TB1>     INFO:    ----------------------------------------------------------------------
[13:29:11.399] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[13:29:11.399] <TB1>     INFO:    ----------------------------------------------------------------------
[13:29:11.535] <TB1>     INFO: Expecting 231680 events.
[13:29:19.714] <TB1>     INFO: 231680 events read in total (7462ms).
[13:29:19.870] <TB1>     INFO: Test took 8468ms.
[13:29:20.073] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 106 and Delta(CalDel) = 63
[13:29:20.076] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 89 and Delta(CalDel) = 64
[13:29:20.080] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 106 and Delta(CalDel) = 60
[13:29:20.083] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 112 and Delta(CalDel) = 58
[13:29:20.086] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 102 and Delta(CalDel) = 63
[13:29:20.090] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 82 and Delta(CalDel) = 62
[13:29:20.093] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 104 and Delta(CalDel) = 57
[13:29:20.097] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 114 and Delta(CalDel) = 64
[13:29:20.100] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 90 and Delta(CalDel) = 66
[13:29:20.103] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 109 and Delta(CalDel) = 59
[13:29:20.107] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 95 and Delta(CalDel) = 60
[13:29:20.110] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 94 and Delta(CalDel) = 65
[13:29:20.114] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 84 and Delta(CalDel) = 65
[13:29:20.117] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 112 and Delta(CalDel) = 65
[13:29:20.120] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 95 and Delta(CalDel) = 62
[13:29:20.124] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 94 and Delta(CalDel) = 61
[13:29:20.164] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:29:20.201] <TB1>     INFO:    ----------------------------------------------------------------------
[13:29:20.201] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:29:20.201] <TB1>     INFO:    ----------------------------------------------------------------------
[13:29:20.338] <TB1>     INFO: Expecting 231680 events.
[13:29:28.584] <TB1>     INFO: 231680 events read in total (7531ms).
[13:29:28.589] <TB1>     INFO: Test took 8384ms.
[13:29:28.613] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 31
[13:29:28.923] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 32
[13:29:28.927] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 29
[13:29:28.931] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 118 +/- 28.5
[13:29:28.935] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 32
[13:29:28.939] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30
[13:29:28.943] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 113 +/- 30
[13:29:28.946] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 32
[13:29:28.950] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 168 +/- 34.5
[13:29:28.954] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 29.5
[13:29:28.958] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30.5
[13:29:28.961] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 155 +/- 32
[13:29:28.965] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 32
[13:29:28.969] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 32
[13:29:28.972] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 30.5
[13:29:28.976] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 30.5
[13:29:29.014] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:29:29.014] <TB1>     INFO: CalDel:      128   144   119   118   134   128   113   138   168   124   127   155   143   144   140   124
[13:29:29.014] <TB1>     INFO: VthrComp:     54    51    51    51    52    51    51    53    51    51    51    51    51    51    51    51
[13:29:29.018] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C0.dat
[13:29:29.019] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C1.dat
[13:29:29.019] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C2.dat
[13:29:29.019] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C3.dat
[13:29:29.019] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C4.dat
[13:29:29.019] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C5.dat
[13:29:29.019] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C6.dat
[13:29:29.020] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C7.dat
[13:29:29.020] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C8.dat
[13:29:29.020] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C9.dat
[13:29:29.020] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C10.dat
[13:29:29.020] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C11.dat
[13:29:29.020] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C12.dat
[13:29:29.021] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C13.dat
[13:29:29.021] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C14.dat
[13:29:29.021] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C15.dat
[13:29:29.021] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:29:29.021] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:29:29.021] <TB1>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[13:29:29.021] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:29:29.107] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:29:29.107] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:29:29.107] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:29:29.107] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:29:29.110] <TB1>     INFO: ######################################################################
[13:29:29.110] <TB1>     INFO: PixTestTiming::doTest()
[13:29:29.110] <TB1>     INFO: ######################################################################
[13:29:29.110] <TB1>     INFO:    ----------------------------------------------------------------------
[13:29:29.110] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[13:29:29.110] <TB1>     INFO:    ----------------------------------------------------------------------
[13:29:29.110] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:29:31.006] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:29:33.279] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:29:35.552] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:29:37.826] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:29:40.099] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:29:42.372] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:29:44.646] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:29:46.919] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:29:49.191] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:29:51.466] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:29:53.739] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:29:56.014] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:29:58.286] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:30:00.560] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:30:02.833] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:30:05.105] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:30:06.625] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:30:08.144] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:30:09.664] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:30:11.183] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:30:12.703] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:30:14.222] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:30:15.742] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:30:17.262] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:30:18.785] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:30:20.305] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:30:21.824] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:30:23.345] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:30:24.865] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:30:26.385] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:30:27.905] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:30:29.425] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:30:30.947] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:30:32.466] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:30:33.988] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:30:35.508] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:30:37.028] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:30:38.549] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:30:40.071] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:30:41.592] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:30:43.865] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:30:56.209] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:30:57.728] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:31:10.067] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:31:22.409] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:31:23.929] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:31:25.449] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:31:37.797] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:31:40.070] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:31:42.343] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:31:44.616] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:31:46.890] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:31:49.163] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:31:51.436] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:31:53.709] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:31:55.982] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:31:58.255] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:32:00.529] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:32:02.802] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:32:05.075] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:32:07.348] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:32:09.621] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:32:11.893] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:32:14.167] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:32:16.440] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:32:18.713] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:32:20.987] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:32:23.260] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:32:25.533] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:32:27.806] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:32:30.080] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:32:32.352] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:32:34.625] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:32:36.899] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:32:39.172] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:32:41.445] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:32:43.718] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:32:45.992] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:32:48.265] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:32:50.538] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:32:52.058] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:32:53.578] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:32:55.098] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:32:56.617] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:32:58.137] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:32:59.656] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:33:01.176] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:33:02.695] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:33:04.215] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:33:05.734] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:33:07.253] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:33:08.773] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:33:10.292] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:33:11.811] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:33:13.332] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:33:14.851] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:33:16.371] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:33:17.892] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:33:19.413] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:33:20.933] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:33:22.454] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:33:23.975] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:33:25.495] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:33:27.015] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:33:29.288] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:33:30.809] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:33:32.330] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:33:33.851] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:33:35.372] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:33:36.892] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:33:38.412] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:33:39.932] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:33:42.206] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:33:44.479] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:33:46.754] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:33:49.027] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:33:51.301] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:33:53.574] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:33:55.847] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:33:58.120] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:34:00.394] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:34:02.668] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:34:04.941] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:34:07.215] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:34:09.488] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:34:11.763] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:34:14.037] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:34:16.694] <TB1>     INFO: TBM Phase Settings: 236
[13:34:16.695] <TB1>     INFO: 400MHz Phase: 3
[13:34:16.695] <TB1>     INFO: 160MHz Phase: 7
[13:34:16.695] <TB1>     INFO: Functional Phase Area: 4
[13:34:16.697] <TB1>     INFO: Test took 287587 ms.
[13:34:16.697] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:34:16.697] <TB1>     INFO:    ----------------------------------------------------------------------
[13:34:16.698] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[13:34:16.698] <TB1>     INFO:    ----------------------------------------------------------------------
[13:34:16.698] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:34:17.839] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:34:21.615] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:34:25.391] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:34:29.167] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:34:32.942] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:34:36.718] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:34:40.494] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:34:44.271] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:34:45.791] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:34:47.311] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:34:48.830] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:34:50.350] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:34:51.870] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:34:53.389] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:34:54.909] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:34:56.429] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:34:57.949] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:34:59.469] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:35:01.742] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:35:04.016] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:35:06.289] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:35:08.562] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:35:10.082] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:35:11.603] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:35:13.123] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:35:14.643] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:35:16.916] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:35:19.190] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:35:21.463] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:35:23.736] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:35:25.256] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:35:26.776] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:35:28.296] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:35:29.816] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:35:32.090] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:35:34.363] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:35:36.636] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:35:38.910] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:35:40.429] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:35:41.952] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:35:43.472] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:35:44.993] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:35:47.266] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:35:49.539] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:35:51.814] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:35:54.088] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:35:55.608] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:35:57.128] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:35:58.647] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:36:00.167] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:36:02.440] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:36:04.714] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:36:06.988] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:36:09.261] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:36:10.780] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:36:12.300] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:36:13.820] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:36:15.339] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:36:16.860] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:36:18.380] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:36:19.900] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:36:21.420] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:36:22.940] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:36:24.843] <TB1>     INFO: ROC Delay Settings: 227
[13:36:24.844] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[13:36:24.844] <TB1>     INFO: ROC Port 0 Delay: 3
[13:36:24.844] <TB1>     INFO: ROC Port 1 Delay: 4
[13:36:24.844] <TB1>     INFO: Functional ROC Area: 4
[13:36:24.847] <TB1>     INFO: Test took 128150 ms.
[13:36:24.848] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[13:36:24.848] <TB1>     INFO:    ----------------------------------------------------------------------
[13:36:24.848] <TB1>     INFO:    PixTestTiming::TimingTest()
[13:36:24.848] <TB1>     INFO:    ----------------------------------------------------------------------
[13:36:25.987] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 40e8 40e8 40e8 40e9 40e8 40e8 40e9 40e9 e062 c000 a101 8000 40e8 40e8 40e9 40e9 40e8 40e8 40e9 40e9 e062 c000 
[13:36:25.987] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 40e8 40e8 40e8 40e8 40e8 40e8 40e8 40e9 e022 c000 a102 8040 40e8 40e8 40e8 40e9 40e8 40e9 40e8 40e9 e022 c000 
[13:36:25.987] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 40e8 40e8 40e8 40e8 40e8 40e8 40e8 40e8 e022 c000 a103 80b1 40e8 40e8 40e8 40e8 40e8 40e8 40e8 40e8 e022 c000 
[13:36:25.987] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:36:40.258] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:40.259] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:36:54.475] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:54.475] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:37:08.511] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:08.511] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:37:22.518] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:22.518] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:37:36.591] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:36.591] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:37:50.616] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:50.616] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:38:04.683] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:04.683] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:38:18.712] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:18.712] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:38:32.754] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:32.754] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:38:46.836] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:47.218] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:47.230] <TB1>     INFO: Decoding statistics:
[13:38:47.230] <TB1>     INFO:   General information:
[13:38:47.230] <TB1>     INFO: 	 16bit words read:         240000000
[13:38:47.230] <TB1>     INFO: 	 valid events total:       20000000
[13:38:47.230] <TB1>     INFO: 	 empty events:             20000000
[13:38:47.230] <TB1>     INFO: 	 valid events with pixels: 0
[13:38:47.230] <TB1>     INFO: 	 valid pixel hits:         0
[13:38:47.230] <TB1>     INFO:   Event errors: 	           0
[13:38:47.230] <TB1>     INFO: 	 start marker:             0
[13:38:47.230] <TB1>     INFO: 	 stop marker:              0
[13:38:47.230] <TB1>     INFO: 	 overflow:                 0
[13:38:47.230] <TB1>     INFO: 	 invalid 5bit words:       0
[13:38:47.230] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[13:38:47.230] <TB1>     INFO:   TBM errors: 		           0
[13:38:47.231] <TB1>     INFO: 	 flawed TBM headers:       0
[13:38:47.231] <TB1>     INFO: 	 flawed TBM trailers:      0
[13:38:47.231] <TB1>     INFO: 	 event ID mismatches:      0
[13:38:47.231] <TB1>     INFO:   ROC errors: 		           0
[13:38:47.231] <TB1>     INFO: 	 missing ROC header(s):    0
[13:38:47.231] <TB1>     INFO: 	 misplaced readback start: 0
[13:38:47.231] <TB1>     INFO:   Pixel decoding errors:	   0
[13:38:47.231] <TB1>     INFO: 	 pixel data incomplete:    0
[13:38:47.231] <TB1>     INFO: 	 pixel address:            0
[13:38:47.231] <TB1>     INFO: 	 pulse height fill bit:    0
[13:38:47.231] <TB1>     INFO: 	 buffer corruption:        0
[13:38:47.231] <TB1>     INFO:    ----------------------------------------------------------------------
[13:38:47.231] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:38:47.231] <TB1>     INFO:    ----------------------------------------------------------------------
[13:38:47.231] <TB1>     INFO:    ----------------------------------------------------------------------
[13:38:47.231] <TB1>     INFO:    Read back bit status: 1
[13:38:47.231] <TB1>     INFO:    ----------------------------------------------------------------------
[13:38:47.231] <TB1>     INFO:    ----------------------------------------------------------------------
[13:38:47.231] <TB1>     INFO:    Timings are good!
[13:38:47.231] <TB1>     INFO:    ----------------------------------------------------------------------
[13:38:47.231] <TB1>     INFO: Test took 142383 ms.
[13:38:47.231] <TB1>     INFO: PixTestTiming::TimingTest() done.
[13:38:47.231] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:38:47.231] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:38:47.231] <TB1>     INFO: PixTestTiming::doTest took 558124 ms.
[13:38:47.231] <TB1>     INFO: PixTestTiming::doTest() done
[13:38:47.231] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:38:47.231] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[13:38:47.231] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[13:38:47.232] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[13:38:47.232] <TB1>     INFO: Write out ROCDelayScan3_V0
[13:38:47.232] <TB1>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:38:47.232] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:38:47.584] <TB1>     INFO: ######################################################################
[13:38:47.584] <TB1>     INFO: PixTestAlive::doTest()
[13:38:47.584] <TB1>     INFO: ######################################################################
[13:38:47.587] <TB1>     INFO:    ----------------------------------------------------------------------
[13:38:47.587] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:38:47.587] <TB1>     INFO:    ----------------------------------------------------------------------
[13:38:47.588] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:38:47.931] <TB1>     INFO: Expecting 41600 events.
[13:38:52.013] <TB1>     INFO: 41600 events read in total (3367ms).
[13:38:52.014] <TB1>     INFO: Test took 4426ms.
[13:38:52.022] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:52.022] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:38:52.022] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:38:52.400] <TB1>     INFO: PixTestAlive::aliveTest() done
[13:38:52.400] <TB1>     INFO: number of dead pixels (per ROC):     1    0    0    0    0    0    0    0    0    0    0    0    0    0    0    1
[13:38:52.400] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     2    0    0    0    0    0    0    0    0    0    0    0    0    0    0    1
[13:38:52.403] <TB1>     INFO:    ----------------------------------------------------------------------
[13:38:52.403] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:38:52.403] <TB1>     INFO:    ----------------------------------------------------------------------
[13:38:52.404] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:38:52.749] <TB1>     INFO: Expecting 41600 events.
[13:38:55.707] <TB1>     INFO: 41600 events read in total (2243ms).
[13:38:55.708] <TB1>     INFO: Test took 3304ms.
[13:38:55.708] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:55.708] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:38:55.708] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:38:55.708] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:38:56.112] <TB1>     INFO: PixTestAlive::maskTest() done
[13:38:56.112] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:38:56.115] <TB1>     INFO:    ----------------------------------------------------------------------
[13:38:56.115] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:38:56.115] <TB1>     INFO:    ----------------------------------------------------------------------
[13:38:56.116] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:38:56.461] <TB1>     INFO: Expecting 41600 events.
[13:39:00.566] <TB1>     INFO: 41600 events read in total (3390ms).
[13:39:00.566] <TB1>     INFO: Test took 4449ms.
[13:39:00.574] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:00.574] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:39:00.574] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:39:00.949] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[13:39:00.949] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:39:00.949] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:39:00.949] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:39:00.957] <TB1>     INFO: ######################################################################
[13:39:00.957] <TB1>     INFO: PixTestTrim::doTest()
[13:39:00.957] <TB1>     INFO: ######################################################################
[13:39:00.960] <TB1>     INFO:    ----------------------------------------------------------------------
[13:39:00.960] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:39:00.960] <TB1>     INFO:    ----------------------------------------------------------------------
[13:39:01.037] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:39:01.037] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:39:01.050] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:39:01.050] <TB1>     INFO:     run 1 of 1
[13:39:01.050] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:39:01.396] <TB1>     INFO: Expecting 5025280 events.
[13:39:46.852] <TB1>     INFO: 1425304 events read in total (44742ms).
[13:40:31.234] <TB1>     INFO: 2836024 events read in total (89123ms).
[13:41:15.777] <TB1>     INFO: 4254496 events read in total (133667ms).
[13:41:39.903] <TB1>     INFO: 5025280 events read in total (157792ms).
[13:41:39.941] <TB1>     INFO: Test took 158891ms.
[13:41:39.996] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:40.097] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:41:41.586] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:41:42.967] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:41:44.378] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:41:45.827] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:41:47.248] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:41:48.629] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:41:50.030] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:41:51.488] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:41:52.814] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:41:54.264] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:41:55.671] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:41:57.029] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:41:58.366] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:41:59.755] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:42:01.104] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:42:02.478] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 237449216
[13:42:02.481] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 112.183 minThrLimit = 112.177 minThrNLimit = 136.463 -> result = 112.183 -> 112
[13:42:02.482] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.5596 minThrLimit = 93.5476 minThrNLimit = 113.238 -> result = 93.5596 -> 93
[13:42:02.482] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.236 minThrLimit = 101.206 minThrNLimit = 122.488 -> result = 101.236 -> 101
[13:42:02.483] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.235 minThrLimit = 103.223 minThrNLimit = 129.401 -> result = 103.235 -> 103
[13:42:02.483] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.756 minThrLimit = 104.745 minThrNLimit = 127.091 -> result = 104.756 -> 104
[13:42:02.483] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.5072 minThrLimit = 95.4746 minThrNLimit = 115.064 -> result = 95.5072 -> 95
[13:42:02.484] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.5183 minThrLimit = 95.4919 minThrNLimit = 119.517 -> result = 95.5183 -> 95
[13:42:02.484] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 107.804 minThrLimit = 107.789 minThrNLimit = 133.457 -> result = 107.804 -> 107
[13:42:02.484] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.1413 minThrLimit = 89.129 minThrNLimit = 107.586 -> result = 89.1413 -> 89
[13:42:02.485] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.564 minThrLimit = 102.52 minThrNLimit = 127.829 -> result = 102.564 -> 102
[13:42:02.485] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.1601 minThrLimit = 97.117 minThrNLimit = 120.832 -> result = 97.1601 -> 97
[13:42:02.486] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.9998 minThrLimit = 99.9477 minThrNLimit = 120.112 -> result = 99.9998 -> 99
[13:42:02.486] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.8499 minThrLimit = 93.8216 minThrNLimit = 115.504 -> result = 93.8499 -> 93
[13:42:02.486] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.12 minThrLimit = 100.098 minThrNLimit = 124.742 -> result = 100.12 -> 100
[13:42:02.487] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.7409 minThrLimit = 93.7148 minThrNLimit = 115.17 -> result = 93.7409 -> 93
[13:42:02.487] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.589 minThrLimit = 102.587 minThrNLimit = 122.643 -> result = 102.589 -> 102
[13:42:02.487] <TB1>     INFO: ROC 0 VthrComp = 112
[13:42:02.487] <TB1>     INFO: ROC 1 VthrComp = 93
[13:42:02.487] <TB1>     INFO: ROC 2 VthrComp = 101
[13:42:02.487] <TB1>     INFO: ROC 3 VthrComp = 103
[13:42:02.487] <TB1>     INFO: ROC 4 VthrComp = 104
[13:42:02.488] <TB1>     INFO: ROC 5 VthrComp = 95
[13:42:02.488] <TB1>     INFO: ROC 6 VthrComp = 95
[13:42:02.488] <TB1>     INFO: ROC 7 VthrComp = 107
[13:42:02.488] <TB1>     INFO: ROC 8 VthrComp = 89
[13:42:02.488] <TB1>     INFO: ROC 9 VthrComp = 102
[13:42:02.489] <TB1>     INFO: ROC 10 VthrComp = 97
[13:42:02.489] <TB1>     INFO: ROC 11 VthrComp = 99
[13:42:02.489] <TB1>     INFO: ROC 12 VthrComp = 93
[13:42:02.489] <TB1>     INFO: ROC 13 VthrComp = 100
[13:42:02.489] <TB1>     INFO: ROC 14 VthrComp = 93
[13:42:02.490] <TB1>     INFO: ROC 15 VthrComp = 102
[13:42:02.490] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:42:02.490] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:42:02.501] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:42:02.501] <TB1>     INFO:     run 1 of 1
[13:42:02.501] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:42:02.844] <TB1>     INFO: Expecting 5025280 events.
[13:42:38.185] <TB1>     INFO: 890608 events read in total (34626ms).
[13:43:13.347] <TB1>     INFO: 1779688 events read in total (69788ms).
[13:43:48.525] <TB1>     INFO: 2667688 events read in total (104966ms).
[13:44:23.124] <TB1>     INFO: 3545544 events read in total (139565ms).
[13:44:57.948] <TB1>     INFO: 4418296 events read in total (174389ms).
[13:45:22.368] <TB1>     INFO: 5025280 events read in total (198809ms).
[13:45:22.436] <TB1>     INFO: Test took 199935ms.
[13:45:22.610] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:22.957] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:45:24.558] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:45:26.144] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:45:27.726] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:45:29.313] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:45:30.908] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:45:32.505] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:45:34.067] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:45:35.658] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:45:37.237] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:45:38.819] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:45:40.389] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:45:41.987] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:45:43.574] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:45:45.159] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:45:46.745] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:45:48.356] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 241577984
[13:45:48.359] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 59.0871 for pixel 19/2 mean/min/max = 45.4807/31.7348/59.2267
[13:45:48.360] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 58.6129 for pixel 24/0 mean/min/max = 46.1865/33.6199/58.7532
[13:45:48.360] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.712 for pixel 7/8 mean/min/max = 44.7644/31.7944/57.7343
[13:45:48.361] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 61.9484 for pixel 3/28 mean/min/max = 46.8982/31.8119/61.9846
[13:45:48.361] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 61.6579 for pixel 17/3 mean/min/max = 47.9523/34.1645/61.74
[13:45:48.362] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 62.526 for pixel 24/3 mean/min/max = 46.993/31.4518/62.5342
[13:45:48.363] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.8546 for pixel 9/31 mean/min/max = 44.4067/32.9194/55.894
[13:45:48.364] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.2382 for pixel 19/6 mean/min/max = 46.7639/35.2668/58.261
[13:45:48.364] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.1865 for pixel 22/14 mean/min/max = 45.1796/34.0227/56.3364
[13:45:48.364] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 60.7249 for pixel 0/23 mean/min/max = 46.3423/31.8952/60.7894
[13:45:48.365] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.0278 for pixel 0/11 mean/min/max = 44.3311/31.5602/57.102
[13:45:48.365] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 61.6501 for pixel 12/6 mean/min/max = 47.0621/32.4315/61.6926
[13:45:48.365] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 60.3004 for pixel 12/6 mean/min/max = 46.7423/32.8903/60.5944
[13:45:48.366] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.3632 for pixel 4/79 mean/min/max = 44.6403/31.8302/57.4504
[13:45:48.366] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 59.8139 for pixel 3/15 mean/min/max = 46.4713/33.0907/59.8518
[13:45:48.366] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 61.7936 for pixel 19/30 mean/min/max = 47.4627/32.7596/62.1659
[13:45:48.366] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:45:48.498] <TB1>     INFO: Expecting 411648 events.
[13:45:55.903] <TB1>     INFO: 411648 events read in total (6690ms).
[13:45:55.909] <TB1>     INFO: Expecting 411648 events.
[13:46:03.328] <TB1>     INFO: 411648 events read in total (6751ms).
[13:46:03.337] <TB1>     INFO: Expecting 411648 events.
[13:46:10.678] <TB1>     INFO: 411648 events read in total (6676ms).
[13:46:10.689] <TB1>     INFO: Expecting 411648 events.
[13:46:18.239] <TB1>     INFO: 411648 events read in total (6884ms).
[13:46:18.253] <TB1>     INFO: Expecting 411648 events.
[13:46:25.812] <TB1>     INFO: 411648 events read in total (6904ms).
[13:46:25.829] <TB1>     INFO: Expecting 411648 events.
[13:46:33.417] <TB1>     INFO: 411648 events read in total (6938ms).
[13:46:33.436] <TB1>     INFO: Expecting 411648 events.
[13:46:40.989] <TB1>     INFO: 411648 events read in total (6904ms).
[13:46:41.010] <TB1>     INFO: Expecting 411648 events.
[13:46:48.554] <TB1>     INFO: 411648 events read in total (6892ms).
[13:46:48.577] <TB1>     INFO: Expecting 411648 events.
[13:46:56.099] <TB1>     INFO: 411648 events read in total (6875ms).
[13:46:56.125] <TB1>     INFO: Expecting 411648 events.
[13:47:03.683] <TB1>     INFO: 411648 events read in total (6907ms).
[13:47:03.711] <TB1>     INFO: Expecting 411648 events.
[13:47:11.219] <TB1>     INFO: 411648 events read in total (6863ms).
[13:47:11.248] <TB1>     INFO: Expecting 411648 events.
[13:47:18.782] <TB1>     INFO: 411648 events read in total (6887ms).
[13:47:18.816] <TB1>     INFO: Expecting 411648 events.
[13:47:26.360] <TB1>     INFO: 411648 events read in total (6904ms).
[13:47:26.395] <TB1>     INFO: Expecting 411648 events.
[13:47:33.950] <TB1>     INFO: 411648 events read in total (6920ms).
[13:47:33.987] <TB1>     INFO: Expecting 411648 events.
[13:47:41.382] <TB1>     INFO: 411648 events read in total (6759ms).
[13:47:41.424] <TB1>     INFO: Expecting 411648 events.
[13:47:48.814] <TB1>     INFO: 411648 events read in total (6757ms).
[13:47:48.858] <TB1>     INFO: Test took 120492ms.
[13:47:49.356] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3497 < 35 for itrim = 106; old thr = 34.36 ... break
[13:47:49.395] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6985 < 35 for itrim+1 = 106; old thr = 34.4679 ... break
[13:47:49.426] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7853 < 35 for itrim+1 = 91; old thr = 34.3085 ... break
[13:47:49.468] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0018 < 35 for itrim+1 = 118; old thr = 34.9302 ... break
[13:47:49.501] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0435 < 35 for itrim = 114; old thr = 34.3946 ... break
[13:47:49.542] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2155 < 35 for itrim = 117; old thr = 34.281 ... break
[13:47:49.579] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7498 < 35 for itrim+1 = 97; old thr = 34.7453 ... break
[13:47:49.614] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6256 < 35 for itrim+1 = 101; old thr = 34.7971 ... break
[13:47:49.647] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4982 < 35 for itrim+1 = 96; old thr = 34.8131 ... break
[13:47:49.679] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7194 < 35 for itrim+1 = 110; old thr = 34.6203 ... break
[13:47:49.709] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9092 < 35 for itrim+1 = 90; old thr = 34.5976 ... break
[13:47:49.737] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5691 < 35 for itrim = 103; old thr = 34.1388 ... break
[13:47:49.773] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2902 < 35 for itrim+1 = 110; old thr = 34.6852 ... break
[13:47:49.807] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6219 < 35 for itrim+1 = 107; old thr = 34.6631 ... break
[13:47:49.842] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0997 < 35 for itrim = 106; old thr = 34.2132 ... break
[13:47:49.880] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7399 < 35 for itrim+1 = 118; old thr = 34.8685 ... break
[13:47:49.956] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:47:49.966] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:47:49.967] <TB1>     INFO:     run 1 of 1
[13:47:49.967] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:47:50.315] <TB1>     INFO: Expecting 5025280 events.
[13:48:24.676] <TB1>     INFO: 871640 events read in total (33646ms).
[13:48:59.589] <TB1>     INFO: 1742392 events read in total (68559ms).
[13:49:34.447] <TB1>     INFO: 2612088 events read in total (103417ms).
[13:50:09.034] <TB1>     INFO: 3470640 events read in total (138004ms).
[13:50:43.509] <TB1>     INFO: 4324616 events read in total (172479ms).
[13:51:12.067] <TB1>     INFO: 5025280 events read in total (201037ms).
[13:51:12.149] <TB1>     INFO: Test took 202182ms.
[13:51:12.330] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:12.692] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:51:14.264] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:51:15.818] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:51:17.378] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:51:18.935] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:51:20.525] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:51:22.128] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:51:23.708] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:51:25.341] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:51:26.963] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:51:28.569] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:51:30.175] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:51:31.834] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:51:33.459] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:51:35.096] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:51:36.719] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:51:38.356] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 255619072
[13:51:38.357] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.837301 .. 68.463605
[13:51:38.432] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 78 (-1/-1) hits flags = 528 (plus default)
[13:51:38.442] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:51:38.442] <TB1>     INFO:     run 1 of 1
[13:51:38.442] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:51:38.784] <TB1>     INFO: Expecting 2629120 events.
[13:52:16.835] <TB1>     INFO: 1036136 events read in total (37336ms).
[13:52:54.594] <TB1>     INFO: 2068968 events read in total (75096ms).
[13:53:15.514] <TB1>     INFO: 2629120 events read in total (96017ms).
[13:53:15.553] <TB1>     INFO: Test took 97113ms.
[13:53:15.625] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:15.765] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:53:16.931] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:53:18.086] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:53:19.235] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:53:20.387] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:53:21.542] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:53:22.695] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:53:23.851] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:53:24.001] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:53:26.154] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:53:27.314] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:53:28.467] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:53:29.615] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:53:30.769] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:53:31.924] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:53:33.083] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:53:34.251] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 405250048
[13:53:34.332] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.068703 .. 53.830756
[13:53:34.406] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 63 (-1/-1) hits flags = 528 (plus default)
[13:53:34.416] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:53:34.416] <TB1>     INFO:     run 1 of 1
[13:53:34.416] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:34.758] <TB1>     INFO: Expecting 1963520 events.
[13:54:13.580] <TB1>     INFO: 1087400 events read in total (38105ms).
[13:54:45.009] <TB1>     INFO: 1963520 events read in total (69535ms).
[13:54:45.034] <TB1>     INFO: Test took 70618ms.
[13:54:45.081] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:45.177] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:54:46.265] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:54:47.351] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:54:48.438] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:54:49.524] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:54:50.613] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:54:51.696] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:54:52.783] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:54:53.854] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:54:54.928] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:54:56.013] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:54:57.098] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:54:58.175] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:54:59.266] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:55:00.347] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:55:01.416] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:55:02.493] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 231825408
[13:55:02.575] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.128220 .. 46.296496
[13:55:02.651] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 56 (-1/-1) hits flags = 528 (plus default)
[13:55:02.661] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:55:02.661] <TB1>     INFO:     run 1 of 1
[13:55:02.661] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:55:02.004] <TB1>     INFO: Expecting 1564160 events.
[13:55:45.743] <TB1>     INFO: 1113320 events read in total (42024ms).
[13:56:02.130] <TB1>     INFO: 1564160 events read in total (58411ms).
[13:56:02.144] <TB1>     INFO: Test took 59483ms.
[13:56:02.178] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:02.253] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:56:03.231] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:56:04.209] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:56:05.189] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:56:06.166] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:56:07.145] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:56:08.123] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:56:09.104] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:56:10.086] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:56:11.060] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:56:12.040] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:56:13.020] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:56:13.993] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:56:14.974] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:56:15.950] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:56:16.929] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:56:17.919] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 270843904
[13:56:17.002] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.697051 .. 44.208865
[13:56:18.081] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 54 (-1/-1) hits flags = 528 (plus default)
[13:56:18.092] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:56:18.092] <TB1>     INFO:     run 1 of 1
[13:56:18.092] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:56:18.442] <TB1>     INFO: Expecting 1397760 events.
[13:56:58.362] <TB1>     INFO: 1109600 events read in total (39205ms).
[13:57:08.862] <TB1>     INFO: 1397760 events read in total (49705ms).
[13:57:08.884] <TB1>     INFO: Test took 50791ms.
[13:57:08.922] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:08.991] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:57:09.943] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:57:10.895] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:57:11.851] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:57:12.807] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:57:13.759] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:57:14.714] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:57:15.673] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:57:16.629] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:57:17.584] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:57:18.538] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:57:19.492] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:57:20.444] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:57:21.399] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:57:22.354] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:57:23.309] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:57:24.264] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 354594816
[13:57:24.348] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:57:24.348] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:57:24.358] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:57:24.358] <TB1>     INFO:     run 1 of 1
[13:57:24.358] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:57:24.701] <TB1>     INFO: Expecting 1364480 events.
[13:58:03.716] <TB1>     INFO: 1076344 events read in total (38300ms).
[13:58:14.324] <TB1>     INFO: 1364480 events read in total (48908ms).
[13:58:14.338] <TB1>     INFO: Test took 49981ms.
[13:58:14.372] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:14.445] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:15.417] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:16.398] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:17.378] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:18.349] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:19.325] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:20.301] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:21.289] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:22.267] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:23.249] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:24.224] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:25.311] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:26.277] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:27.247] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:28.218] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:29.192] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:30.165] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 359686144
[13:58:30.201] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C0.dat
[13:58:30.201] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C1.dat
[13:58:30.201] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C2.dat
[13:58:30.201] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C3.dat
[13:58:30.201] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C4.dat
[13:58:30.201] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C5.dat
[13:58:30.201] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C6.dat
[13:58:30.202] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C7.dat
[13:58:30.202] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C8.dat
[13:58:30.202] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C9.dat
[13:58:30.202] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C10.dat
[13:58:30.202] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C11.dat
[13:58:30.202] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C12.dat
[13:58:30.202] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C13.dat
[13:58:30.202] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C14.dat
[13:58:30.202] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C15.dat
[13:58:30.202] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C0.dat
[13:58:30.210] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C1.dat
[13:58:30.217] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C2.dat
[13:58:30.224] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C3.dat
[13:58:30.231] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C4.dat
[13:58:30.238] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C5.dat
[13:58:30.244] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C6.dat
[13:58:30.251] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C7.dat
[13:58:30.257] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C8.dat
[13:58:30.264] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C9.dat
[13:58:30.271] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C10.dat
[13:58:30.278] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C11.dat
[13:58:30.284] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C12.dat
[13:58:30.291] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C13.dat
[13:58:30.298] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C14.dat
[13:58:30.304] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C15.dat
[13:58:30.311] <TB1>     INFO: PixTestTrim::trimTest() done
[13:58:30.311] <TB1>     INFO: vtrim:     106 106  91 118 114 117  97 101  96 110  90 103 110 107 106 118 
[13:58:30.311] <TB1>     INFO: vthrcomp:  112  93 101 103 104  95  95 107  89 102  97  99  93 100  93 102 
[13:58:30.311] <TB1>     INFO: vcal mean:  34.98  35.05  34.97  34.99  35.04  35.00  34.99  35.04  34.99  34.99  34.96  35.04  35.00  34.96  35.01  34.97 
[13:58:30.311] <TB1>     INFO: vcal RMS:    0.89   0.81   0.87   0.89   0.87   0.93   0.83   0.82   0.86   0.85   0.86   0.92   0.82   0.86   0.84   1.05 
[13:58:30.311] <TB1>     INFO: bits mean:   9.53   8.90   9.50   9.25   8.75   9.48  10.19   8.36   9.69   9.03   9.64   9.23   8.92   9.76   9.20   9.55 
[13:58:30.311] <TB1>     INFO: bits RMS:    2.66   2.71   2.82   2.74   2.54   2.67   2.36   2.61   2.38   2.85   2.85   2.65   2.75   2.69   2.64   2.47 
[13:58:30.321] <TB1>     INFO:    ----------------------------------------------------------------------
[13:58:30.321] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:58:30.321] <TB1>     INFO:    ----------------------------------------------------------------------
[13:58:30.323] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:58:30.323] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:58:30.333] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:58:30.333] <TB1>     INFO:     run 1 of 1
[13:58:30.333] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:30.676] <TB1>     INFO: Expecting 4160000 events.
[13:59:17.960] <TB1>     INFO: 1191190 events read in total (46569ms).
[14:00:04.935] <TB1>     INFO: 2365140 events read in total (93544ms).
[14:00:51.017] <TB1>     INFO: 3523225 events read in total (139626ms).
[14:01:15.796] <TB1>     INFO: 4160000 events read in total (164405ms).
[14:01:15.853] <TB1>     INFO: Test took 165520ms.
[14:01:15.965] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:16.189] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:18.081] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:20.035] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:21.905] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:01:23.771] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:01:25.610] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:01:27.490] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:01:29.349] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:01:31.180] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:01:33.047] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:34.914] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:36.796] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:01:38.674] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:40.555] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:01:42.432] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:44.312] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:46.171] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 396582912
[14:01:46.171] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:01:46.248] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:01:46.248] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 183 (-1/-1) hits flags = 528 (plus default)
[14:01:46.258] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:01:46.258] <TB1>     INFO:     run 1 of 1
[14:01:46.258] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:46.607] <TB1>     INFO: Expecting 3827200 events.
[14:02:34.423] <TB1>     INFO: 1191390 events read in total (47100ms).
[14:03:20.555] <TB1>     INFO: 2364830 events read in total (93232ms).
[14:04:06.585] <TB1>     INFO: 3523410 events read in total (139262ms).
[14:04:18.922] <TB1>     INFO: 3827200 events read in total (151599ms).
[14:04:18.966] <TB1>     INFO: Test took 152708ms.
[14:04:19.066] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:19.274] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:21.015] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:22.791] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:24.575] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:04:26.372] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:04:28.148] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:04:29.932] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:04:31.738] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:04:33.519] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:04:35.342] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:37.121] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:38.900] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:40.696] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:42.475] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:44.233] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:46.017] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:47.792] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 399187968
[14:04:47.793] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:04:47.869] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:04:47.869] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[14:04:47.879] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:04:47.879] <TB1>     INFO:     run 1 of 1
[14:04:47.879] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:48.221] <TB1>     INFO: Expecting 3556800 events.
[14:05:36.842] <TB1>     INFO: 1244520 events read in total (47906ms).
[14:06:24.615] <TB1>     INFO: 2463955 events read in total (95679ms).
[14:07:07.788] <TB1>     INFO: 3556800 events read in total (138852ms).
[14:07:07.830] <TB1>     INFO: Test took 139951ms.
[14:07:07.914] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:08.077] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:09.706] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:11.415] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:13.123] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:14.818] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:16.494] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:18.211] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:19.949] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:21.648] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:23.398] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:25.104] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:26.820] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:28.547] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:30.267] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:31.997] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:33.724] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:35.440] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 399187968
[14:07:35.441] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:07:35.519] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:07:35.519] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 171 (-1/-1) hits flags = 528 (plus default)
[14:07:35.530] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:07:35.530] <TB1>     INFO:     run 1 of 1
[14:07:35.530] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:35.886] <TB1>     INFO: Expecting 3577600 events.
[14:08:24.088] <TB1>     INFO: 1239430 events read in total (47489ms).
[14:09:10.176] <TB1>     INFO: 2454720 events read in total (93576ms).
[14:09:54.623] <TB1>     INFO: 3577600 events read in total (138023ms).
[14:09:54.667] <TB1>     INFO: Test took 139138ms.
[14:09:54.758] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:54.929] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:56.646] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:58.444] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:00.234] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:02.021] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:03.783] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:05.586] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:07.401] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:09.164] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:10.989] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:12.765] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:14.536] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:16.298] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:18.070] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:19.825] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:21.596] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:23.345] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 341594112
[14:10:23.346] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:10:23.421] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:10:23.421] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 171 (-1/-1) hits flags = 528 (plus default)
[14:10:23.430] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:10:23.431] <TB1>     INFO:     run 1 of 1
[14:10:23.431] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:23.774] <TB1>     INFO: Expecting 3577600 events.
[14:11:11.744] <TB1>     INFO: 1239045 events read in total (47255ms).
[14:11:58.766] <TB1>     INFO: 2453910 events read in total (94277ms).
[14:12:42.816] <TB1>     INFO: 3577600 events read in total (138327ms).
[14:12:42.870] <TB1>     INFO: Test took 139440ms.
[14:12:42.957] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:43.123] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:44.769] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:46.492] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:48.212] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:12:49.927] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:12:51.614] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:12:53.342] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:12:55.099] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:12:56.818] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:12:58.590] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:00.323] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:02.058] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:03.798] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:05.548] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:07.319] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:09.252] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:11.288] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 364298240
[14:13:11.289] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.0856, thr difference RMS: 1.52199
[14:13:11.290] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.36949, thr difference RMS: 1.62168
[14:13:11.290] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.2348, thr difference RMS: 1.40097
[14:13:11.290] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.2598, thr difference RMS: 1.22978
[14:13:11.290] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.5192, thr difference RMS: 1.33391
[14:13:11.290] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.96925, thr difference RMS: 1.52723
[14:13:11.291] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.61166, thr difference RMS: 1.60322
[14:13:11.291] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 11.3282, thr difference RMS: 1.51131
[14:13:11.291] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.76708, thr difference RMS: 1.62081
[14:13:11.291] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 10.3737, thr difference RMS: 1.27694
[14:13:11.291] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.84836, thr difference RMS: 1.72699
[14:13:11.292] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 11.3399, thr difference RMS: 1.30596
[14:13:11.292] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.87271, thr difference RMS: 1.66901
[14:13:11.292] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.85598, thr difference RMS: 1.73289
[14:13:11.292] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.89978, thr difference RMS: 1.73771
[14:13:11.292] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.6358, thr difference RMS: 1.29514
[14:13:11.293] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.0856, thr difference RMS: 1.52381
[14:13:11.293] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.27115, thr difference RMS: 1.60911
[14:13:11.293] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 10.1983, thr difference RMS: 1.35809
[14:13:11.293] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 10.2799, thr difference RMS: 1.23705
[14:13:11.293] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.4497, thr difference RMS: 1.33181
[14:13:11.294] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.9152, thr difference RMS: 1.52419
[14:13:11.294] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.73527, thr difference RMS: 1.62998
[14:13:11.294] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 11.3689, thr difference RMS: 1.51128
[14:13:11.294] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.68247, thr difference RMS: 1.63555
[14:13:11.294] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 10.2718, thr difference RMS: 1.26474
[14:13:11.295] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.82207, thr difference RMS: 1.71468
[14:13:11.295] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 11.4003, thr difference RMS: 1.30733
[14:13:11.295] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.76021, thr difference RMS: 1.6675
[14:13:11.295] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.8121, thr difference RMS: 1.72475
[14:13:11.295] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.90279, thr difference RMS: 1.73208
[14:13:11.295] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.6773, thr difference RMS: 1.30102
[14:13:11.296] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.3052, thr difference RMS: 1.50998
[14:13:11.296] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.20101, thr difference RMS: 1.62043
[14:13:11.296] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.2598, thr difference RMS: 1.39565
[14:13:11.296] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 10.3778, thr difference RMS: 1.24103
[14:13:11.296] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.5267, thr difference RMS: 1.32452
[14:13:11.297] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.0288, thr difference RMS: 1.54665
[14:13:11.297] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.8991, thr difference RMS: 1.59597
[14:13:11.297] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 11.4554, thr difference RMS: 1.49354
[14:13:11.297] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.66528, thr difference RMS: 1.61755
[14:13:11.297] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 10.3345, thr difference RMS: 1.27776
[14:13:11.298] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.85664, thr difference RMS: 1.72524
[14:13:11.298] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 11.4473, thr difference RMS: 1.29259
[14:13:11.298] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.66992, thr difference RMS: 1.70012
[14:13:11.298] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.84433, thr difference RMS: 1.7396
[14:13:11.298] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.0058, thr difference RMS: 1.73286
[14:13:11.299] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.8407, thr difference RMS: 1.27302
[14:13:11.299] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.3619, thr difference RMS: 1.47992
[14:13:11.299] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.27302, thr difference RMS: 1.62888
[14:13:11.299] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.3588, thr difference RMS: 1.38337
[14:13:11.299] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.4358, thr difference RMS: 1.22756
[14:13:11.300] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.6119, thr difference RMS: 1.33132
[14:13:11.300] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.0023, thr difference RMS: 1.55233
[14:13:11.300] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.96838, thr difference RMS: 1.61424
[14:13:11.300] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 11.5309, thr difference RMS: 1.49044
[14:13:11.300] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.68943, thr difference RMS: 1.62914
[14:13:11.301] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 10.3686, thr difference RMS: 1.2953
[14:13:11.301] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.91899, thr difference RMS: 1.7192
[14:13:11.301] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 11.5653, thr difference RMS: 1.31994
[14:13:11.301] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.59928, thr difference RMS: 1.69351
[14:13:11.301] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.81487, thr difference RMS: 1.74879
[14:13:11.302] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.03325, thr difference RMS: 1.72719
[14:13:11.302] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 11.056, thr difference RMS: 1.27346
[14:13:11.417] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:13:11.421] <TB1>     INFO: PixTestTrim::doTest() done, duration: 2050 seconds
[14:13:11.421] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:13:12.170] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:13:12.171] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:13:12.174] <TB1>     INFO: ######################################################################
[14:13:12.175] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:13:12.175] <TB1>     INFO: ######################################################################
[14:13:12.175] <TB1>     INFO:    ----------------------------------------------------------------------
[14:13:12.176] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:13:12.176] <TB1>     INFO:    ----------------------------------------------------------------------
[14:13:12.177] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:13:12.194] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:13:12.195] <TB1>     INFO:     run 1 of 1
[14:13:12.195] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:12.601] <TB1>     INFO: Expecting 59072000 events.
[14:13:40.660] <TB1>     INFO: 1072400 events read in total (27344ms).
[14:14:09.065] <TB1>     INFO: 2141200 events read in total (55749ms).
[14:14:36.994] <TB1>     INFO: 3210000 events read in total (83678ms).
[14:15:05.355] <TB1>     INFO: 4282200 events read in total (112039ms).
[14:15:32.977] <TB1>     INFO: 5349800 events read in total (139661ms).
[14:16:00.910] <TB1>     INFO: 6417800 events read in total (167594ms).
[14:16:28.926] <TB1>     INFO: 7490000 events read in total (195610ms).
[14:16:57.511] <TB1>     INFO: 8558400 events read in total (224195ms).
[14:17:25.380] <TB1>     INFO: 9627000 events read in total (252064ms).
[14:17:53.823] <TB1>     INFO: 10699800 events read in total (280507ms).
[14:18:22.123] <TB1>     INFO: 11768200 events read in total (308807ms).
[14:18:50.306] <TB1>     INFO: 12836800 events read in total (336990ms).
[14:19:18.710] <TB1>     INFO: 13909400 events read in total (365394ms).
[14:19:47.107] <TB1>     INFO: 14978000 events read in total (393791ms).
[14:20:15.419] <TB1>     INFO: 16048400 events read in total (422103ms).
[14:20:43.860] <TB1>     INFO: 17119800 events read in total (450544ms).
[14:21:12.244] <TB1>     INFO: 18188200 events read in total (478928ms).
[14:21:40.768] <TB1>     INFO: 19258400 events read in total (507452ms).
[14:22:09.188] <TB1>     INFO: 20329400 events read in total (535872ms).
[14:22:37.560] <TB1>     INFO: 21398400 events read in total (564244ms).
[14:23:06.079] <TB1>     INFO: 22470800 events read in total (592763ms).
[14:23:34.558] <TB1>     INFO: 23539200 events read in total (621242ms).
[14:24:03.071] <TB1>     INFO: 24607600 events read in total (649755ms).
[14:24:31.542] <TB1>     INFO: 25679800 events read in total (678226ms).
[14:25:00.055] <TB1>     INFO: 26749200 events read in total (706739ms).
[14:25:28.469] <TB1>     INFO: 27817800 events read in total (735153ms).
[14:25:56.846] <TB1>     INFO: 28890200 events read in total (763530ms).
[14:26:25.216] <TB1>     INFO: 29958600 events read in total (791900ms).
[14:26:53.712] <TB1>     INFO: 31027000 events read in total (820396ms).
[14:27:22.250] <TB1>     INFO: 32099400 events read in total (848934ms).
[14:27:50.657] <TB1>     INFO: 33168000 events read in total (877341ms).
[14:28:19.115] <TB1>     INFO: 34236600 events read in total (905799ms).
[14:28:47.549] <TB1>     INFO: 35307600 events read in total (934233ms).
[14:29:16.033] <TB1>     INFO: 36376400 events read in total (962717ms).
[14:29:44.515] <TB1>     INFO: 37444800 events read in total (991199ms).
[14:30:13.103] <TB1>     INFO: 38516400 events read in total (1019787ms).
[14:30:41.516] <TB1>     INFO: 39585400 events read in total (1048200ms).
[14:31:10.079] <TB1>     INFO: 40654200 events read in total (1076764ms).
[14:31:38.505] <TB1>     INFO: 41726200 events read in total (1105189ms).
[14:32:06.926] <TB1>     INFO: 42795000 events read in total (1133610ms).
[14:32:35.301] <TB1>     INFO: 43863000 events read in total (1161985ms).
[14:33:03.736] <TB1>     INFO: 44933800 events read in total (1190420ms).
[14:33:32.130] <TB1>     INFO: 46003000 events read in total (1218814ms).
[14:34:00.482] <TB1>     INFO: 47071400 events read in total (1247166ms).
[14:34:28.740] <TB1>     INFO: 48140800 events read in total (1275424ms).
[14:34:57.216] <TB1>     INFO: 49211600 events read in total (1303900ms).
[14:35:25.557] <TB1>     INFO: 50278600 events read in total (1332241ms).
[14:35:53.987] <TB1>     INFO: 51346600 events read in total (1360671ms).
[14:36:22.361] <TB1>     INFO: 52416600 events read in total (1389045ms).
[14:36:50.744] <TB1>     INFO: 53486000 events read in total (1417428ms).
[14:37:19.132] <TB1>     INFO: 54553600 events read in total (1445816ms).
[14:37:47.598] <TB1>     INFO: 55621800 events read in total (1474282ms).
[14:38:16.130] <TB1>     INFO: 56693000 events read in total (1502814ms).
[14:38:44.427] <TB1>     INFO: 57760800 events read in total (1531111ms).
[14:39:12.829] <TB1>     INFO: 58829000 events read in total (1559513ms).
[14:39:19.503] <TB1>     INFO: 59072000 events read in total (1566187ms).
[14:39:19.523] <TB1>     INFO: Test took 1567327ms.
[14:39:19.585] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:19.714] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:39:19.714] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:20.890] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:20.890] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:22.061] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:22.061] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:23.231] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:23.232] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:24.398] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:24.398] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:25.566] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:25.566] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:26.734] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:39:26.734] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:27.904] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:39:27.904] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:29.083] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:29.083] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:30.265] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:30.265] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:31.449] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:31.449] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:32.614] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:32.614] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:33.806] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:33.806] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:34.992] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:34.992] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:36.177] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:36.177] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:37.356] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:37.356] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:38.524] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 440451072
[14:39:38.553] <TB1>     INFO: PixTestScurves::scurves() done 
[14:39:38.553] <TB1>     INFO: Vcal mean:  35.09  35.13  35.07  35.07  35.16  35.06  35.07  35.07  35.07  35.09  35.02  35.11  35.06  35.01  35.09  35.14 
[14:39:38.553] <TB1>     INFO: Vcal RMS:    0.78   0.67   0.75   0.77   0.75   0.80   0.71   0.69   0.71   0.72   0.71   0.78   0.70   0.74   0.70   0.94 
[14:39:38.553] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:39:38.626] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:39:38.626] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:39:38.626] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:39:38.626] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:39:38.626] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:39:38.626] <TB1>     INFO: ######################################################################
[14:39:38.626] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:39:38.626] <TB1>     INFO: ######################################################################
[14:39:38.630] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:39:38.979] <TB1>     INFO: Expecting 41600 events.
[14:39:43.058] <TB1>     INFO: 41600 events read in total (3359ms).
[14:39:43.059] <TB1>     INFO: Test took 4429ms.
[14:39:43.067] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:43.067] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:39:43.067] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:39:43.073] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 13, 76] has eff 0/10
[14:39:43.073] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 13, 76]
[14:39:43.079] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[14:39:43.079] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:39:43.079] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:39:43.079] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:39:43.413] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:39:43.763] <TB1>     INFO: Expecting 41600 events.
[14:39:47.957] <TB1>     INFO: 41600 events read in total (3478ms).
[14:39:47.958] <TB1>     INFO: Test took 4544ms.
[14:39:47.966] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:47.966] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:39:47.966] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:39:47.974] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.813
[14:39:47.974] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 174
[14:39:47.974] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.849
[14:39:47.974] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 173
[14:39:47.974] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.95
[14:39:47.974] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 193
[14:39:47.975] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.834
[14:39:47.975] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 174
[14:39:47.975] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.002
[14:39:47.975] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 177
[14:39:47.975] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.399
[14:39:47.975] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 176
[14:39:47.975] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.371
[14:39:47.975] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 185
[14:39:47.975] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.515
[14:39:47.975] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,11] phvalue 185
[14:39:47.975] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.621
[14:39:47.975] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 182
[14:39:47.976] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.882
[14:39:47.976] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 172
[14:39:47.976] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.252
[14:39:47.976] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 184
[14:39:47.976] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.684
[14:39:47.976] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [16 ,15] phvalue 188
[14:39:47.976] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.236
[14:39:47.976] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 179
[14:39:47.976] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 159.891
[14:39:47.976] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 159
[14:39:47.977] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.033
[14:39:47.977] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[14:39:47.977] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.029
[14:39:47.977] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 167
[14:39:47.977] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:39:47.977] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:39:47.977] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:39:48.056] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:39:48.402] <TB1>     INFO: Expecting 41600 events.
[14:39:52.474] <TB1>     INFO: 41600 events read in total (3357ms).
[14:39:52.474] <TB1>     INFO: Test took 4418ms.
[14:39:52.482] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:52.482] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:39:52.482] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:39:52.486] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:39:52.487] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 54minph_roc = 0
[14:39:52.487] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.6621
[14:39:52.487] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 58
[14:39:52.487] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.8682
[14:39:52.487] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 60
[14:39:52.487] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.7029
[14:39:52.487] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 90
[14:39:52.487] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.7986
[14:39:52.487] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 62
[14:39:52.488] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.1225
[14:39:52.488] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 78
[14:39:52.488] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.5112
[14:39:52.488] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,6] phvalue 62
[14:39:52.488] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.895
[14:39:52.488] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,11] phvalue 77
[14:39:52.488] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.1015
[14:39:52.488] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 79
[14:39:52.488] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.5085
[14:39:52.488] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,30] phvalue 78
[14:39:52.488] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.1438
[14:39:52.488] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 69
[14:39:52.488] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.4817
[14:39:52.489] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 75
[14:39:52.489] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.4864
[14:39:52.489] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 79
[14:39:52.489] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.8455
[14:39:52.489] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,25] phvalue 69
[14:39:52.489] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.9795
[14:39:52.489] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 59
[14:39:52.489] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.0587
[14:39:52.489] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 68
[14:39:52.489] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.7444
[14:39:52.489] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [16 ,12] phvalue 62
[14:39:52.491] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 0 0
[14:39:52.894] <TB1>     INFO: Expecting 2560 events.
[14:39:53.851] <TB1>     INFO: 2560 events read in total (242ms).
[14:39:53.851] <TB1>     INFO: Test took 1360ms.
[14:39:53.852] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:53.852] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 1 1
[14:39:54.359] <TB1>     INFO: Expecting 2560 events.
[14:39:55.316] <TB1>     INFO: 2560 events read in total (242ms).
[14:39:55.316] <TB1>     INFO: Test took 1464ms.
[14:39:55.317] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:55.317] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 2 2
[14:39:55.824] <TB1>     INFO: Expecting 2560 events.
[14:39:56.779] <TB1>     INFO: 2560 events read in total (240ms).
[14:39:56.780] <TB1>     INFO: Test took 1463ms.
[14:39:56.781] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:56.781] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[14:39:57.287] <TB1>     INFO: Expecting 2560 events.
[14:39:58.243] <TB1>     INFO: 2560 events read in total (241ms).
[14:39:58.244] <TB1>     INFO: Test took 1463ms.
[14:39:58.244] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:58.244] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 4 4
[14:39:58.751] <TB1>     INFO: Expecting 2560 events.
[14:39:59.708] <TB1>     INFO: 2560 events read in total (241ms).
[14:39:59.708] <TB1>     INFO: Test took 1464ms.
[14:39:59.708] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:59.708] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 6, 5 5
[14:40:00.216] <TB1>     INFO: Expecting 2560 events.
[14:40:01.171] <TB1>     INFO: 2560 events read in total (240ms).
[14:40:01.172] <TB1>     INFO: Test took 1464ms.
[14:40:01.172] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:01.172] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 11, 6 6
[14:40:01.679] <TB1>     INFO: Expecting 2560 events.
[14:40:02.635] <TB1>     INFO: 2560 events read in total (241ms).
[14:40:02.635] <TB1>     INFO: Test took 1463ms.
[14:40:02.635] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:02.636] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 7 7
[14:40:03.146] <TB1>     INFO: Expecting 2560 events.
[14:40:04.103] <TB1>     INFO: 2560 events read in total (242ms).
[14:40:04.103] <TB1>     INFO: Test took 1467ms.
[14:40:04.103] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:04.103] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 30, 8 8
[14:40:04.610] <TB1>     INFO: Expecting 2560 events.
[14:40:05.566] <TB1>     INFO: 2560 events read in total (241ms).
[14:40:05.566] <TB1>     INFO: Test took 1463ms.
[14:40:05.567] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:05.567] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 9 9
[14:40:06.074] <TB1>     INFO: Expecting 2560 events.
[14:40:07.030] <TB1>     INFO: 2560 events read in total (241ms).
[14:40:07.031] <TB1>     INFO: Test took 1464ms.
[14:40:07.031] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:07.031] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 10 10
[14:40:07.542] <TB1>     INFO: Expecting 2560 events.
[14:40:08.501] <TB1>     INFO: 2560 events read in total (244ms).
[14:40:08.501] <TB1>     INFO: Test took 1470ms.
[14:40:08.501] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:08.501] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 11 11
[14:40:09.008] <TB1>     INFO: Expecting 2560 events.
[14:40:09.967] <TB1>     INFO: 2560 events read in total (244ms).
[14:40:09.967] <TB1>     INFO: Test took 1466ms.
[14:40:09.967] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:09.967] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 25, 12 12
[14:40:10.474] <TB1>     INFO: Expecting 2560 events.
[14:40:11.433] <TB1>     INFO: 2560 events read in total (244ms).
[14:40:11.433] <TB1>     INFO: Test took 1466ms.
[14:40:11.434] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:11.434] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 13 13
[14:40:11.941] <TB1>     INFO: Expecting 2560 events.
[14:40:12.898] <TB1>     INFO: 2560 events read in total (242ms).
[14:40:12.898] <TB1>     INFO: Test took 1464ms.
[14:40:12.899] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:12.899] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 14 14
[14:40:13.406] <TB1>     INFO: Expecting 2560 events.
[14:40:14.363] <TB1>     INFO: 2560 events read in total (242ms).
[14:40:14.364] <TB1>     INFO: Test took 1465ms.
[14:40:14.364] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:14.364] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 16, 12, 15 15
[14:40:14.871] <TB1>     INFO: Expecting 2560 events.
[14:40:15.828] <TB1>     INFO: 2560 events read in total (242ms).
[14:40:15.828] <TB1>     INFO: Test took 1464ms.
[14:40:15.828] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:15.829] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:40:15.829] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[14:40:15.829] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[14:40:15.829] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[14:40:15.829] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:40:15.829] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:40:15.829] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:40:15.829] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[14:40:15.829] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:40:15.829] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[14:40:15.829] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[14:40:15.829] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[14:40:15.829] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[14:40:15.829] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:40:15.829] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[14:40:15.829] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[14:40:15.832] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:16.338] <TB1>     INFO: Expecting 655360 events.
[14:40:27.001] <TB1>     INFO: 655360 events read in total (10949ms).
[14:40:28.012] <TB1>     INFO: Expecting 655360 events.
[14:40:39.530] <TB1>     INFO: 655360 events read in total (10957ms).
[14:40:39.544] <TB1>     INFO: Expecting 655360 events.
[14:40:51.075] <TB1>     INFO: 655360 events read in total (10972ms).
[14:40:51.094] <TB1>     INFO: Expecting 655360 events.
[14:41:02.574] <TB1>     INFO: 655360 events read in total (10922ms).
[14:41:02.597] <TB1>     INFO: Expecting 655360 events.
[14:41:14.111] <TB1>     INFO: 655360 events read in total (10964ms).
[14:41:14.139] <TB1>     INFO: Expecting 655360 events.
[14:41:25.650] <TB1>     INFO: 655360 events read in total (10962ms).
[14:41:25.684] <TB1>     INFO: Expecting 655360 events.
[14:41:37.243] <TB1>     INFO: 655360 events read in total (11017ms).
[14:41:37.279] <TB1>     INFO: Expecting 655360 events.
[14:41:48.790] <TB1>     INFO: 655360 events read in total (10973ms).
[14:41:48.833] <TB1>     INFO: Expecting 655360 events.
[14:42:00.098] <TB1>     INFO: 655360 events read in total (10738ms).
[14:42:00.144] <TB1>     INFO: Expecting 655360 events.
[14:42:11.565] <TB1>     INFO: 655360 events read in total (10892ms).
[14:42:11.617] <TB1>     INFO: Expecting 655360 events.
[14:42:23.095] <TB1>     INFO: 655360 events read in total (10951ms).
[14:42:23.150] <TB1>     INFO: Expecting 655360 events.
[14:42:34.812] <TB1>     INFO: 655360 events read in total (11135ms).
[14:42:34.869] <TB1>     INFO: Expecting 655360 events.
[14:42:46.423] <TB1>     INFO: 655360 events read in total (11028ms).
[14:42:46.485] <TB1>     INFO: Expecting 655360 events.
[14:42:58.116] <TB1>     INFO: 655360 events read in total (11105ms).
[14:42:58.184] <TB1>     INFO: Expecting 655360 events.
[14:43:09.724] <TB1>     INFO: 655360 events read in total (11013ms).
[14:43:09.794] <TB1>     INFO: Expecting 655360 events.
[14:43:21.355] <TB1>     INFO: 655360 events read in total (11035ms).
[14:43:21.460] <TB1>     INFO: Test took 185628ms.
[14:43:21.555] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:21.861] <TB1>     INFO: Expecting 655360 events.
[14:43:33.502] <TB1>     INFO: 655360 events read in total (10926ms).
[14:43:33.513] <TB1>     INFO: Expecting 655360 events.
[14:43:45.036] <TB1>     INFO: 655360 events read in total (10958ms).
[14:43:45.051] <TB1>     INFO: Expecting 655360 events.
[14:43:56.639] <TB1>     INFO: 655360 events read in total (11037ms).
[14:43:56.660] <TB1>     INFO: Expecting 655360 events.
[14:44:08.162] <TB1>     INFO: 655360 events read in total (10947ms).
[14:44:08.186] <TB1>     INFO: Expecting 655360 events.
[14:44:19.699] <TB1>     INFO: 655360 events read in total (10961ms).
[14:44:19.727] <TB1>     INFO: Expecting 655360 events.
[14:44:31.247] <TB1>     INFO: 655360 events read in total (10975ms).
[14:44:31.278] <TB1>     INFO: Expecting 655360 events.
[14:44:42.751] <TB1>     INFO: 655360 events read in total (10930ms).
[14:44:42.787] <TB1>     INFO: Expecting 655360 events.
[14:44:54.235] <TB1>     INFO: 655360 events read in total (10909ms).
[14:44:54.277] <TB1>     INFO: Expecting 655360 events.
[14:45:05.666] <TB1>     INFO: 655360 events read in total (10861ms).
[14:45:05.716] <TB1>     INFO: Expecting 655360 events.
[14:45:17.319] <TB1>     INFO: 655360 events read in total (11076ms).
[14:45:17.369] <TB1>     INFO: Expecting 655360 events.
[14:45:28.924] <TB1>     INFO: 655360 events read in total (11028ms).
[14:45:28.978] <TB1>     INFO: Expecting 655360 events.
[14:45:40.546] <TB1>     INFO: 655360 events read in total (11042ms).
[14:45:40.603] <TB1>     INFO: Expecting 655360 events.
[14:45:52.235] <TB1>     INFO: 655360 events read in total (11105ms).
[14:45:52.296] <TB1>     INFO: Expecting 655360 events.
[14:46:03.919] <TB1>     INFO: 655360 events read in total (11097ms).
[14:46:03.984] <TB1>     INFO: Expecting 655360 events.
[14:46:15.561] <TB1>     INFO: 655360 events read in total (11050ms).
[14:46:15.630] <TB1>     INFO: Expecting 655360 events.
[14:46:27.210] <TB1>     INFO: 655360 events read in total (11053ms).
[14:46:27.291] <TB1>     INFO: Test took 185736ms.
[14:46:27.465] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:27.466] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:46:27.466] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:27.466] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:46:27.466] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:27.467] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:46:27.467] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:27.467] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:46:27.467] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:27.467] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:46:27.467] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:27.468] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:46:27.468] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:27.468] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:46:27.468] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:27.468] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:46:27.469] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:27.469] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:46:27.469] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:27.469] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:46:27.469] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:27.470] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:46:27.470] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:27.470] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:46:27.470] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:27.470] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:46:27.470] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:27.471] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:46:27.471] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:27.471] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:46:27.471] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:27.472] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:46:27.472] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:27.479] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:27.485] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:27.492] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:27.499] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:27.505] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:27.512] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:27.519] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:27.526] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:27.532] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:27.539] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:27.546] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:27.552] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:27.559] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:27.565] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:27.572] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:27.580] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:46:27.606] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C0.dat
[14:46:27.606] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C1.dat
[14:46:27.606] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C2.dat
[14:46:27.606] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C3.dat
[14:46:27.606] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C4.dat
[14:46:27.606] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C5.dat
[14:46:27.607] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C6.dat
[14:46:27.607] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C7.dat
[14:46:27.607] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C8.dat
[14:46:27.607] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C9.dat
[14:46:27.607] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C10.dat
[14:46:27.607] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C11.dat
[14:46:27.607] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C12.dat
[14:46:27.607] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C13.dat
[14:46:27.608] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C14.dat
[14:46:27.608] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C15.dat
[14:46:27.955] <TB1>     INFO: Expecting 41600 events.
[14:46:31.792] <TB1>     INFO: 41600 events read in total (3122ms).
[14:46:31.792] <TB1>     INFO: Test took 4182ms.
[14:46:32.436] <TB1>     INFO: Expecting 41600 events.
[14:46:36.289] <TB1>     INFO: 41600 events read in total (3138ms).
[14:46:36.290] <TB1>     INFO: Test took 4198ms.
[14:46:36.936] <TB1>     INFO: Expecting 41600 events.
[14:46:40.780] <TB1>     INFO: 41600 events read in total (3129ms).
[14:46:40.780] <TB1>     INFO: Test took 4190ms.
[14:46:41.081] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:41.212] <TB1>     INFO: Expecting 2560 events.
[14:46:42.170] <TB1>     INFO: 2560 events read in total (243ms).
[14:46:42.170] <TB1>     INFO: Test took 1089ms.
[14:46:42.172] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:42.679] <TB1>     INFO: Expecting 2560 events.
[14:46:43.637] <TB1>     INFO: 2560 events read in total (243ms).
[14:46:43.638] <TB1>     INFO: Test took 1466ms.
[14:46:43.639] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:44.146] <TB1>     INFO: Expecting 2560 events.
[14:46:45.103] <TB1>     INFO: 2560 events read in total (242ms).
[14:46:45.104] <TB1>     INFO: Test took 1465ms.
[14:46:45.107] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:45.612] <TB1>     INFO: Expecting 2560 events.
[14:46:46.571] <TB1>     INFO: 2560 events read in total (244ms).
[14:46:46.571] <TB1>     INFO: Test took 1464ms.
[14:46:46.573] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:47.080] <TB1>     INFO: Expecting 2560 events.
[14:46:48.038] <TB1>     INFO: 2560 events read in total (243ms).
[14:46:48.038] <TB1>     INFO: Test took 1465ms.
[14:46:48.041] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:48.547] <TB1>     INFO: Expecting 2560 events.
[14:46:49.506] <TB1>     INFO: 2560 events read in total (244ms).
[14:46:49.506] <TB1>     INFO: Test took 1466ms.
[14:46:49.508] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:50.015] <TB1>     INFO: Expecting 2560 events.
[14:46:50.974] <TB1>     INFO: 2560 events read in total (244ms).
[14:46:50.974] <TB1>     INFO: Test took 1466ms.
[14:46:50.976] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:51.483] <TB1>     INFO: Expecting 2560 events.
[14:46:52.441] <TB1>     INFO: 2560 events read in total (243ms).
[14:46:52.441] <TB1>     INFO: Test took 1465ms.
[14:46:52.443] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:52.950] <TB1>     INFO: Expecting 2560 events.
[14:46:53.909] <TB1>     INFO: 2560 events read in total (245ms).
[14:46:53.909] <TB1>     INFO: Test took 1466ms.
[14:46:53.912] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:54.417] <TB1>     INFO: Expecting 2560 events.
[14:46:55.375] <TB1>     INFO: 2560 events read in total (243ms).
[14:46:55.376] <TB1>     INFO: Test took 1464ms.
[14:46:55.377] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:55.884] <TB1>     INFO: Expecting 2560 events.
[14:46:56.846] <TB1>     INFO: 2560 events read in total (247ms).
[14:46:56.846] <TB1>     INFO: Test took 1469ms.
[14:46:56.848] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:57.355] <TB1>     INFO: Expecting 2560 events.
[14:46:58.314] <TB1>     INFO: 2560 events read in total (244ms).
[14:46:58.314] <TB1>     INFO: Test took 1466ms.
[14:46:58.316] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:58.823] <TB1>     INFO: Expecting 2560 events.
[14:46:59.781] <TB1>     INFO: 2560 events read in total (243ms).
[14:46:59.782] <TB1>     INFO: Test took 1466ms.
[14:46:59.783] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:00.290] <TB1>     INFO: Expecting 2560 events.
[14:47:01.248] <TB1>     INFO: 2560 events read in total (243ms).
[14:47:01.249] <TB1>     INFO: Test took 1466ms.
[14:47:01.251] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:01.758] <TB1>     INFO: Expecting 2560 events.
[14:47:02.718] <TB1>     INFO: 2560 events read in total (245ms).
[14:47:02.719] <TB1>     INFO: Test took 1468ms.
[14:47:02.721] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:03.228] <TB1>     INFO: Expecting 2560 events.
[14:47:04.186] <TB1>     INFO: 2560 events read in total (244ms).
[14:47:04.187] <TB1>     INFO: Test took 1466ms.
[14:47:04.189] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:04.695] <TB1>     INFO: Expecting 2560 events.
[14:47:05.654] <TB1>     INFO: 2560 events read in total (244ms).
[14:47:05.655] <TB1>     INFO: Test took 1466ms.
[14:47:05.657] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:06.163] <TB1>     INFO: Expecting 2560 events.
[14:47:07.122] <TB1>     INFO: 2560 events read in total (244ms).
[14:47:07.122] <TB1>     INFO: Test took 1465ms.
[14:47:07.124] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:07.630] <TB1>     INFO: Expecting 2560 events.
[14:47:08.589] <TB1>     INFO: 2560 events read in total (244ms).
[14:47:08.589] <TB1>     INFO: Test took 1465ms.
[14:47:08.592] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:09.098] <TB1>     INFO: Expecting 2560 events.
[14:47:10.057] <TB1>     INFO: 2560 events read in total (244ms).
[14:47:10.058] <TB1>     INFO: Test took 1467ms.
[14:47:10.059] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:10.566] <TB1>     INFO: Expecting 2560 events.
[14:47:11.525] <TB1>     INFO: 2560 events read in total (244ms).
[14:47:11.525] <TB1>     INFO: Test took 1466ms.
[14:47:11.527] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:12.034] <TB1>     INFO: Expecting 2560 events.
[14:47:12.994] <TB1>     INFO: 2560 events read in total (245ms).
[14:47:12.994] <TB1>     INFO: Test took 1467ms.
[14:47:12.996] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:13.503] <TB1>     INFO: Expecting 2560 events.
[14:47:14.464] <TB1>     INFO: 2560 events read in total (246ms).
[14:47:14.464] <TB1>     INFO: Test took 1468ms.
[14:47:14.466] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:14.973] <TB1>     INFO: Expecting 2560 events.
[14:47:15.931] <TB1>     INFO: 2560 events read in total (243ms).
[14:47:15.932] <TB1>     INFO: Test took 1466ms.
[14:47:15.935] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:16.440] <TB1>     INFO: Expecting 2560 events.
[14:47:17.399] <TB1>     INFO: 2560 events read in total (244ms).
[14:47:17.399] <TB1>     INFO: Test took 1464ms.
[14:47:17.401] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:17.908] <TB1>     INFO: Expecting 2560 events.
[14:47:18.866] <TB1>     INFO: 2560 events read in total (243ms).
[14:47:18.866] <TB1>     INFO: Test took 1465ms.
[14:47:18.868] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:19.375] <TB1>     INFO: Expecting 2560 events.
[14:47:20.333] <TB1>     INFO: 2560 events read in total (244ms).
[14:47:20.334] <TB1>     INFO: Test took 1466ms.
[14:47:20.337] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:20.842] <TB1>     INFO: Expecting 2560 events.
[14:47:21.802] <TB1>     INFO: 2560 events read in total (245ms).
[14:47:21.802] <TB1>     INFO: Test took 1465ms.
[14:47:21.804] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:22.310] <TB1>     INFO: Expecting 2560 events.
[14:47:23.269] <TB1>     INFO: 2560 events read in total (244ms).
[14:47:23.269] <TB1>     INFO: Test took 1465ms.
[14:47:23.271] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:23.778] <TB1>     INFO: Expecting 2560 events.
[14:47:24.743] <TB1>     INFO: 2560 events read in total (250ms).
[14:47:24.744] <TB1>     INFO: Test took 1473ms.
[14:47:24.745] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:25.253] <TB1>     INFO: Expecting 2560 events.
[14:47:26.211] <TB1>     INFO: 2560 events read in total (244ms).
[14:47:26.211] <TB1>     INFO: Test took 1466ms.
[14:47:26.214] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:26.720] <TB1>     INFO: Expecting 2560 events.
[14:47:27.678] <TB1>     INFO: 2560 events read in total (244ms).
[14:47:27.679] <TB1>     INFO: Test took 1466ms.
[14:47:28.694] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 470 seconds
[14:47:28.694] <TB1>     INFO: PH scale (per ROC):    75  75  71  74  63  77  81  76  71  67  78  77  78  67  78  69
[14:47:28.694] <TB1>     INFO: PH offset (per ROC):  190 189 165 187 179 186 170 171 175 184 174 171 177 193 178 190
[14:47:28.866] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:47:28.868] <TB1>     INFO: ######################################################################
[14:47:28.869] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:47:28.869] <TB1>     INFO: ######################################################################
[14:47:28.869] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:47:28.880] <TB1>     INFO: scanning low vcal = 10
[14:47:29.228] <TB1>     INFO: Expecting 41600 events.
[14:47:32.936] <TB1>     INFO: 41600 events read in total (2993ms).
[14:47:32.937] <TB1>     INFO: Test took 4057ms.
[14:47:32.938] <TB1>     INFO: scanning low vcal = 20
[14:47:33.445] <TB1>     INFO: Expecting 41600 events.
[14:47:37.167] <TB1>     INFO: 41600 events read in total (3007ms).
[14:47:37.168] <TB1>     INFO: Test took 4230ms.
[14:47:37.170] <TB1>     INFO: scanning low vcal = 30
[14:47:37.676] <TB1>     INFO: Expecting 41600 events.
[14:47:41.404] <TB1>     INFO: 41600 events read in total (3013ms).
[14:47:41.404] <TB1>     INFO: Test took 4234ms.
[14:47:41.406] <TB1>     INFO: scanning low vcal = 40
[14:47:41.907] <TB1>     INFO: Expecting 41600 events.
[14:47:46.137] <TB1>     INFO: 41600 events read in total (3516ms).
[14:47:46.138] <TB1>     INFO: Test took 4732ms.
[14:47:46.141] <TB1>     INFO: scanning low vcal = 50
[14:47:46.557] <TB1>     INFO: Expecting 41600 events.
[14:47:50.820] <TB1>     INFO: 41600 events read in total (3548ms).
[14:47:50.821] <TB1>     INFO: Test took 4680ms.
[14:47:50.824] <TB1>     INFO: scanning low vcal = 60
[14:47:51.240] <TB1>     INFO: Expecting 41600 events.
[14:47:55.485] <TB1>     INFO: 41600 events read in total (3530ms).
[14:47:55.486] <TB1>     INFO: Test took 4662ms.
[14:47:55.489] <TB1>     INFO: scanning low vcal = 70
[14:47:55.907] <TB1>     INFO: Expecting 41600 events.
[14:48:00.172] <TB1>     INFO: 41600 events read in total (3550ms).
[14:48:00.173] <TB1>     INFO: Test took 4684ms.
[14:48:00.175] <TB1>     INFO: scanning low vcal = 80
[14:48:00.591] <TB1>     INFO: Expecting 41600 events.
[14:48:04.859] <TB1>     INFO: 41600 events read in total (3553ms).
[14:48:04.860] <TB1>     INFO: Test took 4685ms.
[14:48:04.863] <TB1>     INFO: scanning low vcal = 90
[14:48:05.279] <TB1>     INFO: Expecting 41600 events.
[14:48:09.561] <TB1>     INFO: 41600 events read in total (3567ms).
[14:48:09.562] <TB1>     INFO: Test took 4699ms.
[14:48:09.567] <TB1>     INFO: scanning low vcal = 100
[14:48:09.986] <TB1>     INFO: Expecting 41600 events.
[14:48:14.375] <TB1>     INFO: 41600 events read in total (3674ms).
[14:48:14.376] <TB1>     INFO: Test took 4809ms.
[14:48:14.378] <TB1>     INFO: scanning low vcal = 110
[14:48:14.794] <TB1>     INFO: Expecting 41600 events.
[14:48:19.033] <TB1>     INFO: 41600 events read in total (3524ms).
[14:48:19.034] <TB1>     INFO: Test took 4656ms.
[14:48:19.037] <TB1>     INFO: scanning low vcal = 120
[14:48:19.452] <TB1>     INFO: Expecting 41600 events.
[14:48:23.709] <TB1>     INFO: 41600 events read in total (3542ms).
[14:48:23.710] <TB1>     INFO: Test took 4673ms.
[14:48:23.712] <TB1>     INFO: scanning low vcal = 130
[14:48:24.131] <TB1>     INFO: Expecting 41600 events.
[14:48:28.387] <TB1>     INFO: 41600 events read in total (3542ms).
[14:48:28.388] <TB1>     INFO: Test took 4676ms.
[14:48:28.391] <TB1>     INFO: scanning low vcal = 140
[14:48:28.808] <TB1>     INFO: Expecting 41600 events.
[14:48:33.069] <TB1>     INFO: 41600 events read in total (3546ms).
[14:48:33.070] <TB1>     INFO: Test took 4679ms.
[14:48:33.072] <TB1>     INFO: scanning low vcal = 150
[14:48:33.486] <TB1>     INFO: Expecting 41600 events.
[14:48:37.759] <TB1>     INFO: 41600 events read in total (3558ms).
[14:48:37.760] <TB1>     INFO: Test took 4688ms.
[14:48:37.763] <TB1>     INFO: scanning low vcal = 160
[14:48:38.181] <TB1>     INFO: Expecting 41600 events.
[14:48:42.427] <TB1>     INFO: 41600 events read in total (3531ms).
[14:48:42.428] <TB1>     INFO: Test took 4665ms.
[14:48:42.430] <TB1>     INFO: scanning low vcal = 170
[14:48:42.843] <TB1>     INFO: Expecting 41600 events.
[14:48:47.106] <TB1>     INFO: 41600 events read in total (3548ms).
[14:48:47.106] <TB1>     INFO: Test took 4676ms.
[14:48:47.110] <TB1>     INFO: scanning low vcal = 180
[14:48:47.525] <TB1>     INFO: Expecting 41600 events.
[14:48:51.788] <TB1>     INFO: 41600 events read in total (3548ms).
[14:48:51.789] <TB1>     INFO: Test took 4679ms.
[14:48:51.792] <TB1>     INFO: scanning low vcal = 190
[14:48:52.209] <TB1>     INFO: Expecting 41600 events.
[14:48:56.468] <TB1>     INFO: 41600 events read in total (3544ms).
[14:48:56.469] <TB1>     INFO: Test took 4677ms.
[14:48:56.472] <TB1>     INFO: scanning low vcal = 200
[14:48:56.888] <TB1>     INFO: Expecting 41600 events.
[14:49:01.173] <TB1>     INFO: 41600 events read in total (3570ms).
[14:49:01.174] <TB1>     INFO: Test took 4702ms.
[14:49:01.176] <TB1>     INFO: scanning low vcal = 210
[14:49:01.593] <TB1>     INFO: Expecting 41600 events.
[14:49:05.855] <TB1>     INFO: 41600 events read in total (3547ms).
[14:49:05.856] <TB1>     INFO: Test took 4680ms.
[14:49:05.861] <TB1>     INFO: scanning low vcal = 220
[14:49:06.276] <TB1>     INFO: Expecting 41600 events.
[14:49:10.566] <TB1>     INFO: 41600 events read in total (3575ms).
[14:49:10.567] <TB1>     INFO: Test took 4706ms.
[14:49:10.570] <TB1>     INFO: scanning low vcal = 230
[14:49:10.985] <TB1>     INFO: Expecting 41600 events.
[14:49:15.249] <TB1>     INFO: 41600 events read in total (3549ms).
[14:49:15.250] <TB1>     INFO: Test took 4680ms.
[14:49:15.252] <TB1>     INFO: scanning low vcal = 240
[14:49:15.671] <TB1>     INFO: Expecting 41600 events.
[14:49:19.938] <TB1>     INFO: 41600 events read in total (3552ms).
[14:49:19.939] <TB1>     INFO: Test took 4687ms.
[14:49:19.941] <TB1>     INFO: scanning low vcal = 250
[14:49:20.357] <TB1>     INFO: Expecting 41600 events.
[14:49:24.631] <TB1>     INFO: 41600 events read in total (3559ms).
[14:49:24.631] <TB1>     INFO: Test took 4690ms.
[14:49:24.635] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:49:25.052] <TB1>     INFO: Expecting 41600 events.
[14:49:29.307] <TB1>     INFO: 41600 events read in total (3540ms).
[14:49:29.308] <TB1>     INFO: Test took 4673ms.
[14:49:29.310] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:49:29.727] <TB1>     INFO: Expecting 41600 events.
[14:49:33.005] <TB1>     INFO: 41600 events read in total (3563ms).
[14:49:33.005] <TB1>     INFO: Test took 4695ms.
[14:49:34.008] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:49:34.428] <TB1>     INFO: Expecting 41600 events.
[14:49:38.691] <TB1>     INFO: 41600 events read in total (3548ms).
[14:49:38.692] <TB1>     INFO: Test took 4684ms.
[14:49:38.695] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:49:39.111] <TB1>     INFO: Expecting 41600 events.
[14:49:43.393] <TB1>     INFO: 41600 events read in total (3567ms).
[14:49:43.394] <TB1>     INFO: Test took 4699ms.
[14:49:43.397] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:49:43.814] <TB1>     INFO: Expecting 41600 events.
[14:49:48.079] <TB1>     INFO: 41600 events read in total (3550ms).
[14:49:48.079] <TB1>     INFO: Test took 4682ms.
[14:49:48.614] <TB1>     INFO: PixTestGainPedestal::measure() done 
[14:49:48.618] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:49:48.618] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:49:48.618] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:49:48.618] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:49:48.618] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:49:48.619] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:49:48.619] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:49:48.619] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:49:48.619] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:49:48.620] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:49:48.620] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:49:48.620] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:49:48.620] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:49:48.620] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:49:48.620] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:49:48.620] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:50:27.391] <TB1>     INFO: PixTestGainPedestal::fit() done
[14:50:27.391] <TB1>     INFO: non-linearity mean:  0.960 0.960 0.957 0.956 0.957 0.962 0.963 0.954 0.954 0.944 0.958 0.959 0.958 0.952 0.952 0.961
[14:50:27.391] <TB1>     INFO: non-linearity RMS:   0.006 0.007 0.005 0.007 0.008 0.006 0.007 0.006 0.007 0.008 0.006 0.006 0.006 0.005 0.006 0.006
[14:50:27.391] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:50:27.414] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:50:27.436] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:50:27.459] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:50:27.481] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:50:27.504] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:50:27.526] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:50:27.549] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:50:27.572] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:50:27.594] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:50:27.617] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:50:27.640] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:50:27.663] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:50:27.687] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:50:27.710] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:50:27.733] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-09_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:50:27.756] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[14:50:27.756] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:50:27.763] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:50:27.763] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:50:27.766] <TB1>     INFO: ######################################################################
[14:50:27.766] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:50:27.766] <TB1>     INFO: ######################################################################
[14:50:27.768] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:50:27.782] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:50:27.782] <TB1>     INFO:     run 1 of 1
[14:50:27.783] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:50:28.128] <TB1>     INFO: Expecting 3120000 events.
[14:51:18.688] <TB1>     INFO: 1290485 events read in total (49846ms).
[14:52:08.468] <TB1>     INFO: 2578790 events read in total (99626ms).
[14:52:29.028] <TB1>     INFO: 3120000 events read in total (120186ms).
[14:52:29.068] <TB1>     INFO: Test took 121286ms.
[14:52:29.139] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:29.277] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:52:30.875] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:52:32.330] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:52:33.874] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:52:35.433] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:52:36.958] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:52:38.459] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:52:39.980] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:52:41.515] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:52:42.932] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:52:44.460] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:52:45.982] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:52:47.495] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:52:48.954] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:52:50.500] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:52:51.977] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:52:53.485] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 403378176
[14:52:53.518] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:52:53.519] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 95.9551, RMS = 1.72318
[14:52:53.519] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 105
[14:52:53.519] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:52:53.519] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 93.8296, RMS = 1.8014
[14:52:53.519] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 103
[14:52:53.520] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:52:53.520] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5269, RMS = 0.880946
[14:52:53.520] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:52:53.520] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:52:53.520] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0996, RMS = 1.39204
[14:52:53.520] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:52:53.521] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:52:53.521] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.5942, RMS = 1.9575
[14:52:53.521] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:52:53.521] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:52:53.521] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.3178, RMS = 1.58248
[14:52:53.521] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[14:52:53.522] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:52:53.522] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.7334, RMS = 1.80118
[14:52:53.522] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:52:53.522] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:52:53.522] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.5536, RMS = 1.92238
[14:52:53.522] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[14:52:53.523] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:52:53.523] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.5359, RMS = 2.04359
[14:52:53.523] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[14:52:53.523] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:52:53.523] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.0614, RMS = 2.02015
[14:52:53.523] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[14:52:53.524] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:52:53.525] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4926, RMS = 1.2053
[14:52:53.525] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:52:53.525] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:52:53.525] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3012, RMS = 1.26298
[14:52:53.525] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:52:53.526] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:52:53.526] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.0052, RMS = 1.40373
[14:52:53.526] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[14:52:53.526] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:52:53.526] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8829, RMS = 1.30477
[14:52:53.526] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:52:53.527] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:52:53.527] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 93.2708, RMS = 1.41927
[14:52:53.527] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[14:52:53.527] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:52:53.527] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 90.4643, RMS = 1.52713
[14:52:53.527] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[14:52:53.528] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:52:53.528] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.9285, RMS = 1.41091
[14:52:53.528] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:52:53.528] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:52:53.528] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.7821, RMS = 1.55631
[14:52:53.528] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[14:52:53.529] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:52:53.529] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.0297, RMS = 1.83051
[14:52:53.529] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[14:52:53.529] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:52:53.529] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.5901, RMS = 2.19386
[14:52:53.529] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:52:53.530] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:52:53.530] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.5122, RMS = 1.48578
[14:52:53.530] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:52:53.530] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:52:53.530] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.2976, RMS = 1.19835
[14:52:53.530] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:52:53.531] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:52:53.532] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.9672, RMS = 1.58681
[14:52:53.532] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:52:53.532] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:52:53.532] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.7906, RMS = 1.46808
[14:52:53.532] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:52:53.533] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:52:53.533] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.857, RMS = 1.20531
[14:52:53.533] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:52:53.533] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:52:53.533] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0569, RMS = 0.968744
[14:52:53.533] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:52:53.534] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:52:53.534] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.0342, RMS = 1.74534
[14:52:53.534] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:52:53.534] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:52:53.534] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.5784, RMS = 1.55079
[14:52:53.534] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:52:53.535] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:52:53.535] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.1927, RMS = 1.17959
[14:52:53.535] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:52:53.535] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:52:53.535] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8878, RMS = 0.989548
[14:52:53.535] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:52:53.536] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:52:53.536] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.6158, RMS = 1.55203
[14:52:53.536] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:52:53.536] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:52:53.536] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.622, RMS = 2.13267
[14:52:53.536] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:52:53.539] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[14:52:53.539] <TB1>     INFO: number of dead bumps (per ROC):     2    0    0    0    0    0    0    1    0    0    0    0    2    0    0    0
[14:52:53.540] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:52:53.635] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:52:53.635] <TB1>     INFO: enter test to run
[14:52:53.636] <TB1>     INFO:   test:  no parameter change
[14:52:53.636] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 393.9mA
[14:52:53.637] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.9mA
[14:52:53.637] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[14:52:53.637] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:52:54.120] <TB1>    QUIET: Connection to board 26 closed.
[14:52:54.123] <TB1>     INFO: pXar: this is the end, my friend
[14:52:54.124] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
