Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Dec 10 01:42:08 2021
| Host         : LAPTOP-GEBOS300 running 64-bit major release  (build 9200)
| Command      : report_methodology -file FIR_top_methodology_drc_routed.rpt -pb FIR_top_methodology_drc_routed.pb -rpx FIR_top_methodology_drc_routed.rpx
| Design       : FIR_top
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 17
+--------+----------+------------------------------------------+------------+
| Rule   | Severity | Description                              | Violations |
+--------+----------+------------------------------------------+------------+
| XDCH-2 | Warning  | Same min and max delay values on IO port | 17         |
+--------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
XDCH-2#1 Warning
Same min and max delay values on IO port  
The same output delay of -2.200 ns has been defined on port 'FIR_OUT[0]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] -max -add_delay -2.200 [get_ports {FIR_OUT[*]}]
C:/Vivado_project/ECE481/Project/FIR_8order_8bit_sys_WallaceTree/FIR_8order_8bit_sys_WallaceTree.srcs/constrs_1/new/constraints.xdc (Line: 7)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same output delay of -2.200 ns has been defined on port 'FIR_OUT[10]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] -max -add_delay -2.200 [get_ports {FIR_OUT[*]}]
C:/Vivado_project/ECE481/Project/FIR_8order_8bit_sys_WallaceTree/FIR_8order_8bit_sys_WallaceTree.srcs/constrs_1/new/constraints.xdc (Line: 7)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same output delay of -2.200 ns has been defined on port 'FIR_OUT[11]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] -max -add_delay -2.200 [get_ports {FIR_OUT[*]}]
C:/Vivado_project/ECE481/Project/FIR_8order_8bit_sys_WallaceTree/FIR_8order_8bit_sys_WallaceTree.srcs/constrs_1/new/constraints.xdc (Line: 7)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same output delay of -2.200 ns has been defined on port 'FIR_OUT[12]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] -max -add_delay -2.200 [get_ports {FIR_OUT[*]}]
C:/Vivado_project/ECE481/Project/FIR_8order_8bit_sys_WallaceTree/FIR_8order_8bit_sys_WallaceTree.srcs/constrs_1/new/constraints.xdc (Line: 7)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same output delay of -2.200 ns has been defined on port 'FIR_OUT[13]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] -max -add_delay -2.200 [get_ports {FIR_OUT[*]}]
C:/Vivado_project/ECE481/Project/FIR_8order_8bit_sys_WallaceTree/FIR_8order_8bit_sys_WallaceTree.srcs/constrs_1/new/constraints.xdc (Line: 7)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same output delay of -2.200 ns has been defined on port 'FIR_OUT[14]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] -max -add_delay -2.200 [get_ports {FIR_OUT[*]}]
C:/Vivado_project/ECE481/Project/FIR_8order_8bit_sys_WallaceTree/FIR_8order_8bit_sys_WallaceTree.srcs/constrs_1/new/constraints.xdc (Line: 7)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same output delay of -2.200 ns has been defined on port 'FIR_OUT[15]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] -max -add_delay -2.200 [get_ports {FIR_OUT[*]}]
C:/Vivado_project/ECE481/Project/FIR_8order_8bit_sys_WallaceTree/FIR_8order_8bit_sys_WallaceTree.srcs/constrs_1/new/constraints.xdc (Line: 7)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same output delay of -2.200 ns has been defined on port 'FIR_OUT[16]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] -max -add_delay -2.200 [get_ports {FIR_OUT[*]}]
C:/Vivado_project/ECE481/Project/FIR_8order_8bit_sys_WallaceTree/FIR_8order_8bit_sys_WallaceTree.srcs/constrs_1/new/constraints.xdc (Line: 7)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same output delay of -2.200 ns has been defined on port 'FIR_OUT[1]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] -max -add_delay -2.200 [get_ports {FIR_OUT[*]}]
C:/Vivado_project/ECE481/Project/FIR_8order_8bit_sys_WallaceTree/FIR_8order_8bit_sys_WallaceTree.srcs/constrs_1/new/constraints.xdc (Line: 7)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same output delay of -2.200 ns has been defined on port 'FIR_OUT[2]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] -max -add_delay -2.200 [get_ports {FIR_OUT[*]}]
C:/Vivado_project/ECE481/Project/FIR_8order_8bit_sys_WallaceTree/FIR_8order_8bit_sys_WallaceTree.srcs/constrs_1/new/constraints.xdc (Line: 7)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same output delay of -2.200 ns has been defined on port 'FIR_OUT[3]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] -max -add_delay -2.200 [get_ports {FIR_OUT[*]}]
C:/Vivado_project/ECE481/Project/FIR_8order_8bit_sys_WallaceTree/FIR_8order_8bit_sys_WallaceTree.srcs/constrs_1/new/constraints.xdc (Line: 7)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same output delay of -2.200 ns has been defined on port 'FIR_OUT[4]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] -max -add_delay -2.200 [get_ports {FIR_OUT[*]}]
C:/Vivado_project/ECE481/Project/FIR_8order_8bit_sys_WallaceTree/FIR_8order_8bit_sys_WallaceTree.srcs/constrs_1/new/constraints.xdc (Line: 7)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same output delay of -2.200 ns has been defined on port 'FIR_OUT[5]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] -max -add_delay -2.200 [get_ports {FIR_OUT[*]}]
C:/Vivado_project/ECE481/Project/FIR_8order_8bit_sys_WallaceTree/FIR_8order_8bit_sys_WallaceTree.srcs/constrs_1/new/constraints.xdc (Line: 7)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same output delay of -2.200 ns has been defined on port 'FIR_OUT[6]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] -max -add_delay -2.200 [get_ports {FIR_OUT[*]}]
C:/Vivado_project/ECE481/Project/FIR_8order_8bit_sys_WallaceTree/FIR_8order_8bit_sys_WallaceTree.srcs/constrs_1/new/constraints.xdc (Line: 7)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same output delay of -2.200 ns has been defined on port 'FIR_OUT[7]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] -max -add_delay -2.200 [get_ports {FIR_OUT[*]}]
C:/Vivado_project/ECE481/Project/FIR_8order_8bit_sys_WallaceTree/FIR_8order_8bit_sys_WallaceTree.srcs/constrs_1/new/constraints.xdc (Line: 7)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same output delay of -2.200 ns has been defined on port 'FIR_OUT[8]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] -max -add_delay -2.200 [get_ports {FIR_OUT[*]}]
C:/Vivado_project/ECE481/Project/FIR_8order_8bit_sys_WallaceTree/FIR_8order_8bit_sys_WallaceTree.srcs/constrs_1/new/constraints.xdc (Line: 7)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same output delay of -2.200 ns has been defined on port 'FIR_OUT[9]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] -max -add_delay -2.200 [get_ports {FIR_OUT[*]}]
C:/Vivado_project/ECE481/Project/FIR_8order_8bit_sys_WallaceTree/FIR_8order_8bit_sys_WallaceTree.srcs/constrs_1/new/constraints.xdc (Line: 7)
Related violations: <none>


