{
  "module_name": "videocc-sm8550.c",
  "hash_id": "460129e329dcaec17becce8064fb91d7a288eda7244fe6cbfa87cc3763b8457e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/videocc-sm8550.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/pm_runtime.h>\n#include <linux/regmap.h>\n\n#include <dt-bindings/clock/qcom,sm8450-videocc.h>\n\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap.h\"\n#include \"clk-regmap-divider.h\"\n#include \"common.h\"\n#include \"gdsc.h\"\n#include \"reset.h\"\n\nenum {\n\tDT_BI_TCXO,\n};\n\nenum {\n\tP_BI_TCXO,\n\tP_VIDEO_CC_PLL0_OUT_MAIN,\n\tP_VIDEO_CC_PLL1_OUT_MAIN,\n};\n\nstatic const struct pll_vco lucid_ole_vco[] = {\n\t{ 249600000, 2300000000, 0 },\n};\n\nstatic const struct alpha_pll_config video_cc_pll0_config = {\n\t \n\t.l = 0x44440025,\n\t.alpha = 0x8000,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00182261,\n\t.config_ctl_hi1_val = 0x82aa299c,\n\t.test_ctl_val = 0x00000000,\n\t.test_ctl_hi_val = 0x00000003,\n\t.test_ctl_hi1_val = 0x00009000,\n\t.test_ctl_hi2_val = 0x00000034,\n\t.user_ctl_val = 0x00000000,\n\t.user_ctl_hi_val = 0x00000005,\n};\n\nstatic struct clk_alpha_pll video_cc_pll0 = {\n\t.offset = 0x0,\n\t.vco_table = lucid_ole_vco,\n\t.num_vco = ARRAY_SIZE(lucid_ole_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_OLE],\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"video_cc_pll0\",\n\t\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t\t.index = DT_BI_TCXO,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_evo_ops,\n\t\t},\n\t},\n};\n\nstatic const struct alpha_pll_config video_cc_pll1_config = {\n\t \n\t.l = 0x44440036,\n\t.alpha = 0xb000,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00182261,\n\t.config_ctl_hi1_val = 0x82aa299c,\n\t.test_ctl_val = 0x00000000,\n\t.test_ctl_hi_val = 0x00000003,\n\t.test_ctl_hi1_val = 0x00009000,\n\t.test_ctl_hi2_val = 0x00000034,\n\t.user_ctl_val = 0x00000000,\n\t.user_ctl_hi_val = 0x00000005,\n};\n\nstatic struct clk_alpha_pll video_cc_pll1 = {\n\t.offset = 0x1000,\n\t.vco_table = lucid_ole_vco,\n\t.num_vco = ARRAY_SIZE(lucid_ole_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_OLE],\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"video_cc_pll1\",\n\t\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t\t.index = DT_BI_TCXO,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_evo_ops,\n\t\t},\n\t},\n};\n\nstatic const struct parent_map video_cc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_VIDEO_CC_PLL0_OUT_MAIN, 1 },\n};\n\nstatic const struct clk_parent_data video_cc_parent_data_0[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &video_cc_pll0.clkr.hw },\n};\n\nstatic const struct parent_map video_cc_parent_map_1[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_VIDEO_CC_PLL1_OUT_MAIN, 1 },\n};\n\nstatic const struct clk_parent_data video_cc_parent_data_1[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &video_cc_pll1.clkr.hw },\n};\n\nstatic const struct freq_tbl ftbl_video_cc_mvs0_clk_src[] = {\n\tF(720000000, P_VIDEO_CC_PLL0_OUT_MAIN, 1, 0, 0),\n\tF(1014000000, P_VIDEO_CC_PLL0_OUT_MAIN, 1, 0, 0),\n\tF(1098000000, P_VIDEO_CC_PLL0_OUT_MAIN, 1, 0, 0),\n\tF(1332000000, P_VIDEO_CC_PLL0_OUT_MAIN, 1, 0, 0),\n\tF(1600000000, P_VIDEO_CC_PLL0_OUT_MAIN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 video_cc_mvs0_clk_src = {\n\t.cmd_rcgr = 0x8000,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = video_cc_parent_map_0,\n\t.freq_tbl = ftbl_video_cc_mvs0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"video_cc_mvs0_clk_src\",\n\t\t.parent_data = video_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(video_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_video_cc_mvs1_clk_src[] = {\n\tF(1050000000, P_VIDEO_CC_PLL1_OUT_MAIN, 1, 0, 0),\n\tF(1350000000, P_VIDEO_CC_PLL1_OUT_MAIN, 1, 0, 0),\n\tF(1500000000, P_VIDEO_CC_PLL1_OUT_MAIN, 1, 0, 0),\n\tF(1650000000, P_VIDEO_CC_PLL1_OUT_MAIN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 video_cc_mvs1_clk_src = {\n\t.cmd_rcgr = 0x8018,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = video_cc_parent_map_1,\n\t.freq_tbl = ftbl_video_cc_mvs1_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"video_cc_mvs1_clk_src\",\n\t\t.parent_data = video_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(video_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_regmap_div video_cc_mvs0_div_clk_src = {\n\t.reg = 0x80c4,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"video_cc_mvs0_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&video_cc_mvs0_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div video_cc_mvs0c_div2_div_clk_src = {\n\t.reg = 0x8070,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"video_cc_mvs0c_div2_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&video_cc_mvs0_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div video_cc_mvs1_div_clk_src = {\n\t.reg = 0x80ec,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"video_cc_mvs1_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&video_cc_mvs1_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div video_cc_mvs1c_div2_div_clk_src = {\n\t.reg = 0x809c,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"video_cc_mvs1c_div2_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&video_cc_mvs1_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_branch video_cc_mvs0_clk = {\n\t.halt_reg = 0x80b8,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x80b8,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x80b8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"video_cc_mvs0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&video_cc_mvs0_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_cc_mvs0c_clk = {\n\t.halt_reg = 0x8064,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8064,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"video_cc_mvs0c_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&video_cc_mvs0c_div2_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_cc_mvs1_clk = {\n\t.halt_reg = 0x80e0,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x80e0,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x80e0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"video_cc_mvs1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&video_cc_mvs1_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_cc_mvs1c_clk = {\n\t.halt_reg = 0x8090,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8090,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"video_cc_mvs1c_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&video_cc_mvs1c_div2_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc video_cc_mvs0c_gdsc = {\n\t.gdscr = 0x804c,\n\t.en_rest_wait_val = 0x2,\n\t.en_few_wait_val = 0x2,\n\t.clk_dis_wait_val = 0x6,\n\t.pd = {\n\t\t.name = \"video_cc_mvs0c_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = POLL_CFG_GDSCR | RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc video_cc_mvs0_gdsc = {\n\t.gdscr = 0x80a4,\n\t.en_rest_wait_val = 0x2,\n\t.en_few_wait_val = 0x2,\n\t.clk_dis_wait_val = 0x6,\n\t.pd = {\n\t\t.name = \"video_cc_mvs0_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.parent = &video_cc_mvs0c_gdsc.pd,\n\t.flags = POLL_CFG_GDSCR | RETAIN_FF_ENABLE | HW_CTRL,\n};\n\nstatic struct gdsc video_cc_mvs1c_gdsc = {\n\t.gdscr = 0x8078,\n\t.en_rest_wait_val = 0x2,\n\t.en_few_wait_val = 0x2,\n\t.clk_dis_wait_val = 0x6,\n\t.pd = {\n\t\t.name = \"video_cc_mvs1c_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = POLL_CFG_GDSCR | RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc video_cc_mvs1_gdsc = {\n\t.gdscr = 0x80cc,\n\t.en_rest_wait_val = 0x2,\n\t.en_few_wait_val = 0x2,\n\t.clk_dis_wait_val = 0x6,\n\t.pd = {\n\t\t.name = \"video_cc_mvs1_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.parent = &video_cc_mvs1c_gdsc.pd,\n\t.flags = POLL_CFG_GDSCR | RETAIN_FF_ENABLE | HW_CTRL,\n};\n\nstatic struct clk_regmap *video_cc_sm8550_clocks[] = {\n\t[VIDEO_CC_MVS0_CLK] = &video_cc_mvs0_clk.clkr,\n\t[VIDEO_CC_MVS0_CLK_SRC] = &video_cc_mvs0_clk_src.clkr,\n\t[VIDEO_CC_MVS0_DIV_CLK_SRC] = &video_cc_mvs0_div_clk_src.clkr,\n\t[VIDEO_CC_MVS0C_CLK] = &video_cc_mvs0c_clk.clkr,\n\t[VIDEO_CC_MVS0C_DIV2_DIV_CLK_SRC] = &video_cc_mvs0c_div2_div_clk_src.clkr,\n\t[VIDEO_CC_MVS1_CLK] = &video_cc_mvs1_clk.clkr,\n\t[VIDEO_CC_MVS1_CLK_SRC] = &video_cc_mvs1_clk_src.clkr,\n\t[VIDEO_CC_MVS1_DIV_CLK_SRC] = &video_cc_mvs1_div_clk_src.clkr,\n\t[VIDEO_CC_MVS1C_CLK] = &video_cc_mvs1c_clk.clkr,\n\t[VIDEO_CC_MVS1C_DIV2_DIV_CLK_SRC] = &video_cc_mvs1c_div2_div_clk_src.clkr,\n\t[VIDEO_CC_PLL0] = &video_cc_pll0.clkr,\n\t[VIDEO_CC_PLL1] = &video_cc_pll1.clkr,\n};\n\nstatic struct gdsc *video_cc_sm8550_gdscs[] = {\n\t[VIDEO_CC_MVS0C_GDSC] = &video_cc_mvs0c_gdsc,\n\t[VIDEO_CC_MVS0_GDSC] = &video_cc_mvs0_gdsc,\n\t[VIDEO_CC_MVS1C_GDSC] = &video_cc_mvs1c_gdsc,\n\t[VIDEO_CC_MVS1_GDSC] = &video_cc_mvs1_gdsc,\n};\n\nstatic const struct qcom_reset_map video_cc_sm8550_resets[] = {\n\t[CVP_VIDEO_CC_INTERFACE_BCR] = { 0x80f0 },\n\t[CVP_VIDEO_CC_MVS0_BCR] = { 0x80a0 },\n\t[CVP_VIDEO_CC_MVS0C_BCR] = { 0x8048 },\n\t[CVP_VIDEO_CC_MVS1_BCR] = { 0x80c8 },\n\t[CVP_VIDEO_CC_MVS1C_BCR] = { 0x8074 },\n\t[VIDEO_CC_MVS0C_CLK_ARES] = { 0x8064, 2 },\n\t[VIDEO_CC_MVS1C_CLK_ARES] = { 0x8090, 2 },\n};\n\nstatic const struct regmap_config video_cc_sm8550_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.max_register = 0x9f4c,\n\t.fast_io = true,\n};\n\nstatic struct qcom_cc_desc video_cc_sm8550_desc = {\n\t.config = &video_cc_sm8550_regmap_config,\n\t.clks = video_cc_sm8550_clocks,\n\t.num_clks = ARRAY_SIZE(video_cc_sm8550_clocks),\n\t.resets = video_cc_sm8550_resets,\n\t.num_resets = ARRAY_SIZE(video_cc_sm8550_resets),\n\t.gdscs = video_cc_sm8550_gdscs,\n\t.num_gdscs = ARRAY_SIZE(video_cc_sm8550_gdscs),\n};\n\nstatic const struct of_device_id video_cc_sm8550_match_table[] = {\n\t{ .compatible = \"qcom,sm8550-videocc\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, video_cc_sm8550_match_table);\n\nstatic int video_cc_sm8550_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\tint ret;\n\n\tret = devm_pm_runtime_enable(&pdev->dev);\n\tif (ret)\n\t\treturn ret;\n\n\tret = pm_runtime_resume_and_get(&pdev->dev);\n\tif (ret)\n\t\treturn ret;\n\n\tregmap = qcom_cc_map(pdev, &video_cc_sm8550_desc);\n\tif (IS_ERR(regmap)) {\n\t\tpm_runtime_put(&pdev->dev);\n\t\treturn PTR_ERR(regmap);\n\t}\n\n\tclk_lucid_evo_pll_configure(&video_cc_pll0, regmap, &video_cc_pll0_config);\n\tclk_lucid_evo_pll_configure(&video_cc_pll1, regmap, &video_cc_pll1_config);\n\n\t \n\tregmap_update_bits(regmap, 0x80f4, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x8140, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x8124, BIT(0), BIT(0));\n\n\tret = qcom_cc_really_probe(pdev, &video_cc_sm8550_desc, regmap);\n\n\tpm_runtime_put(&pdev->dev);\n\n\treturn ret;\n}\n\nstatic struct platform_driver video_cc_sm8550_driver = {\n\t.probe = video_cc_sm8550_probe,\n\t.driver = {\n\t\t.name = \"video_cc-sm8550\",\n\t\t.of_match_table = video_cc_sm8550_match_table,\n\t},\n};\n\nstatic int __init video_cc_sm8550_init(void)\n{\n\treturn platform_driver_register(&video_cc_sm8550_driver);\n}\nsubsys_initcall(video_cc_sm8550_init);\n\nstatic void __exit video_cc_sm8550_exit(void)\n{\n\tplatform_driver_unregister(&video_cc_sm8550_driver);\n}\nmodule_exit(video_cc_sm8550_exit);\n\nMODULE_DESCRIPTION(\"QTI VIDEOCC SM8550 Driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}