ARM GAS  /tmp/cckII6QW.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"gpio.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_GPIO_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_GPIO_Init
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_GPIO_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
ARM GAS  /tmp/cckII6QW.s 			page 2


  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c ****         * Free pins are configured automatically as Analog (this feature is enabled through
  42:Core/Src/gpio.c ****         * the Code Generation settings)
  43:Core/Src/gpio.c **** */
  44:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  45:Core/Src/gpio.c **** {
  27              		.loc 1 45 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 32
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 30B5     		push	{r4, r5, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 12
  34              		.cfi_offset 4, -12
  35              		.cfi_offset 5, -8
  36              		.cfi_offset 14, -4
  37 0002 89B0     		sub	sp, sp, #36
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 48
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 47 3 view .LVU1
  41              		.loc 1 47 20 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0493     		str	r3, [sp, #16]
  44 0008 0593     		str	r3, [sp, #20]
  45 000a 0693     		str	r3, [sp, #24]
  46 000c 0793     		str	r3, [sp, #28]
  48:Core/Src/gpio.c **** 
  49:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  47              		.loc 1 50 3 is_stmt 1 view .LVU3
  48              	.LBB2:
  49              		.loc 1 50 3 view .LVU4
  50              		.loc 1 50 3 view .LVU5
  51 000e 03F18043 		add	r3, r3, #1073741824
  52 0012 03F50433 		add	r3, r3, #135168
  53 0016 9A69     		ldr	r2, [r3, #24]
  54 0018 42F01002 		orr	r2, r2, #16
  55 001c 9A61     		str	r2, [r3, #24]
  56              		.loc 1 50 3 view .LVU6
  57 001e 9A69     		ldr	r2, [r3, #24]
  58 0020 02F01002 		and	r2, r2, #16
  59 0024 0092     		str	r2, [sp]
  60              		.loc 1 50 3 view .LVU7
  61 0026 009A     		ldr	r2, [sp]
  62              	.LBE2:
  63              		.loc 1 50 3 view .LVU8
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  64              		.loc 1 51 3 view .LVU9
ARM GAS  /tmp/cckII6QW.s 			page 3


  65              	.LBB3:
  66              		.loc 1 51 3 view .LVU10
  67              		.loc 1 51 3 view .LVU11
  68 0028 9A69     		ldr	r2, [r3, #24]
  69 002a 42F02002 		orr	r2, r2, #32
  70 002e 9A61     		str	r2, [r3, #24]
  71              		.loc 1 51 3 view .LVU12
  72 0030 9A69     		ldr	r2, [r3, #24]
  73 0032 02F02002 		and	r2, r2, #32
  74 0036 0192     		str	r2, [sp, #4]
  75              		.loc 1 51 3 view .LVU13
  76 0038 019A     		ldr	r2, [sp, #4]
  77              	.LBE3:
  78              		.loc 1 51 3 view .LVU14
  52:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  79              		.loc 1 52 3 view .LVU15
  80              	.LBB4:
  81              		.loc 1 52 3 view .LVU16
  82              		.loc 1 52 3 view .LVU17
  83 003a 9A69     		ldr	r2, [r3, #24]
  84 003c 42F00402 		orr	r2, r2, #4
  85 0040 9A61     		str	r2, [r3, #24]
  86              		.loc 1 52 3 view .LVU18
  87 0042 9A69     		ldr	r2, [r3, #24]
  88 0044 02F00402 		and	r2, r2, #4
  89 0048 0292     		str	r2, [sp, #8]
  90              		.loc 1 52 3 view .LVU19
  91 004a 029A     		ldr	r2, [sp, #8]
  92              	.LBE4:
  93              		.loc 1 52 3 view .LVU20
  53:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  94              		.loc 1 53 3 view .LVU21
  95              	.LBB5:
  96              		.loc 1 53 3 view .LVU22
  97              		.loc 1 53 3 view .LVU23
  98 004c 9A69     		ldr	r2, [r3, #24]
  99 004e 42F00802 		orr	r2, r2, #8
 100 0052 9A61     		str	r2, [r3, #24]
 101              		.loc 1 53 3 view .LVU24
 102 0054 9B69     		ldr	r3, [r3, #24]
 103 0056 03F00803 		and	r3, r3, #8
 104 005a 0393     		str	r3, [sp, #12]
 105              		.loc 1 53 3 view .LVU25
 106 005c 039B     		ldr	r3, [sp, #12]
 107              	.LBE5:
 108              		.loc 1 53 3 view .LVU26
  54:Core/Src/gpio.c **** 
  55:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  56:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 109              		.loc 1 56 3 view .LVU27
 110 005e 1D4D     		ldr	r5, .L3
 111 0060 0122     		movs	r2, #1
 112 0062 4FF40051 		mov	r1, #8192
 113 0066 2846     		mov	r0, r5
 114 0068 FFF7FEFF 		bl	HAL_GPIO_WritePin
 115              	.LVL0:
  57:Core/Src/gpio.c **** 
ARM GAS  /tmp/cckII6QW.s 			page 4


  58:Core/Src/gpio.c ****   /*Configure GPIO pin : PC13 */
  59:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
 116              		.loc 1 59 3 view .LVU28
 117              		.loc 1 59 23 is_stmt 0 view .LVU29
 118 006c 4FF40053 		mov	r3, #8192
 119 0070 0493     		str	r3, [sp, #16]
  60:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 120              		.loc 1 60 3 is_stmt 1 view .LVU30
 121              		.loc 1 60 24 is_stmt 0 view .LVU31
 122 0072 0123     		movs	r3, #1
 123 0074 0593     		str	r3, [sp, #20]
  61:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 124              		.loc 1 61 3 is_stmt 1 view .LVU32
 125              		.loc 1 61 24 is_stmt 0 view .LVU33
 126 0076 0693     		str	r3, [sp, #24]
  62:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 127              		.loc 1 62 3 is_stmt 1 view .LVU34
 128              		.loc 1 62 25 is_stmt 0 view .LVU35
 129 0078 0223     		movs	r3, #2
 130 007a 0793     		str	r3, [sp, #28]
  63:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 131              		.loc 1 63 3 is_stmt 1 view .LVU36
 132 007c 04A9     		add	r1, sp, #16
 133 007e 2846     		mov	r0, r5
 134 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 135              	.LVL1:
  64:Core/Src/gpio.c **** 
  65:Core/Src/gpio.c ****   /*Configure GPIO pins : PC14 PC15 */
  66:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 136              		.loc 1 66 3 view .LVU37
 137              		.loc 1 66 23 is_stmt 0 view .LVU38
 138 0084 4FF44043 		mov	r3, #49152
 139 0088 0493     		str	r3, [sp, #16]
  67:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 140              		.loc 1 67 3 is_stmt 1 view .LVU39
 141              		.loc 1 67 24 is_stmt 0 view .LVU40
 142 008a 0324     		movs	r4, #3
 143 008c 0594     		str	r4, [sp, #20]
  68:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 144              		.loc 1 68 3 is_stmt 1 view .LVU41
 145 008e 04A9     		add	r1, sp, #16
 146 0090 2846     		mov	r0, r5
 147 0092 FFF7FEFF 		bl	HAL_GPIO_Init
 148              	.LVL2:
  69:Core/Src/gpio.c **** 
  70:Core/Src/gpio.c ****   /*Configure GPIO pins : PD0 PD1 */
  71:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 149              		.loc 1 71 3 view .LVU42
 150              		.loc 1 71 23 is_stmt 0 view .LVU43
 151 0096 0494     		str	r4, [sp, #16]
  72:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 152              		.loc 1 72 3 is_stmt 1 view .LVU44
 153              		.loc 1 72 24 is_stmt 0 view .LVU45
 154 0098 0594     		str	r4, [sp, #20]
  73:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 155              		.loc 1 73 3 is_stmt 1 view .LVU46
 156 009a 04A9     		add	r1, sp, #16
ARM GAS  /tmp/cckII6QW.s 			page 5


 157 009c 0E48     		ldr	r0, .L3+4
 158 009e FFF7FEFF 		bl	HAL_GPIO_Init
 159              	.LVL3:
  74:Core/Src/gpio.c **** 
  75:Core/Src/gpio.c ****   /*Configure GPIO pins : PA0 PA1 PA2 PA3
  76:Core/Src/gpio.c ****                            PA4 PA5 PA6 PA7
  77:Core/Src/gpio.c ****                            PA8 PA11 PA12 PA15 */
  78:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 160              		.loc 1 78 3 view .LVU47
 161              		.loc 1 78 23 is_stmt 0 view .LVU48
 162 00a2 49F6FF13 		movw	r3, #39423
 163 00a6 0493     		str	r3, [sp, #16]
  79:Core/Src/gpio.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
  80:Core/Src/gpio.c ****                           |GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  81:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 164              		.loc 1 81 3 is_stmt 1 view .LVU49
 165              		.loc 1 81 24 is_stmt 0 view .LVU50
 166 00a8 0594     		str	r4, [sp, #20]
  82:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 167              		.loc 1 82 3 is_stmt 1 view .LVU51
 168 00aa 04A9     		add	r1, sp, #16
 169 00ac 0B48     		ldr	r0, .L3+8
 170 00ae FFF7FEFF 		bl	HAL_GPIO_Init
 171              	.LVL4:
  83:Core/Src/gpio.c **** 
  84:Core/Src/gpio.c ****   /*Configure GPIO pins : PB0 PB1 PB2 PB10
  85:Core/Src/gpio.c ****                            PB11 PB12 PB13 PB14
  86:Core/Src/gpio.c ****                            PB15 PB3 PB4 PB5
  87:Core/Src/gpio.c ****                            PB8 PB9 */
  88:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 172              		.loc 1 88 3 view .LVU52
 173              		.loc 1 88 23 is_stmt 0 view .LVU53
 174 00b2 4FF63F73 		movw	r3, #65343
 175 00b6 0493     		str	r3, [sp, #16]
  89:Core/Src/gpio.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
  90:Core/Src/gpio.c ****                           |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
  91:Core/Src/gpio.c ****                           |GPIO_PIN_8|GPIO_PIN_9;
  92:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 176              		.loc 1 92 3 is_stmt 1 view .LVU54
 177              		.loc 1 92 24 is_stmt 0 view .LVU55
 178 00b8 0594     		str	r4, [sp, #20]
  93:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 179              		.loc 1 93 3 is_stmt 1 view .LVU56
 180 00ba 04A9     		add	r1, sp, #16
 181 00bc 0848     		ldr	r0, .L3+12
 182 00be FFF7FEFF 		bl	HAL_GPIO_Init
 183              	.LVL5:
  94:Core/Src/gpio.c **** 
  95:Core/Src/gpio.c ****   /*Configure peripheral I/O remapping */
  96:Core/Src/gpio.c ****   __HAL_AFIO_REMAP_PD01_ENABLE();
 184              		.loc 1 96 3 view .LVU57
 185              	.LBB6:
 186              		.loc 1 96 3 view .LVU58
 187 00c2 084A     		ldr	r2, .L3+16
 188 00c4 5368     		ldr	r3, [r2, #4]
 189              	.LVL6:
 190              		.loc 1 96 3 view .LVU59
ARM GAS  /tmp/cckII6QW.s 			page 6


 191              		.loc 1 96 3 view .LVU60
 192 00c6 43F0E063 		orr	r3, r3, #117440512
 193              	.LVL7:
 194              		.loc 1 96 3 is_stmt 0 view .LVU61
 195 00ca 43F40043 		orr	r3, r3, #32768
 196              	.LVL8:
 197              		.loc 1 96 3 is_stmt 1 view .LVU62
 198 00ce 5360     		str	r3, [r2, #4]
 199              	.LBE6:
 200              		.loc 1 96 3 view .LVU63
  97:Core/Src/gpio.c **** 
  98:Core/Src/gpio.c **** }
 201              		.loc 1 98 1 is_stmt 0 view .LVU64
 202 00d0 09B0     		add	sp, sp, #36
 203              	.LCFI2:
 204              		.cfi_def_cfa_offset 12
 205              		@ sp needed
 206 00d2 30BD     		pop	{r4, r5, pc}
 207              	.L4:
 208              		.align	2
 209              	.L3:
 210 00d4 00100140 		.word	1073811456
 211 00d8 00140140 		.word	1073812480
 212 00dc 00080140 		.word	1073809408
 213 00e0 000C0140 		.word	1073810432
 214 00e4 00000140 		.word	1073807360
 215              		.cfi_endproc
 216              	.LFE65:
 218              		.text
 219              	.Letext0:
 220              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 221              		.file 3 "Drivers/CMSIS/Include/core_cm3.h"
 222              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 223              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103x6.h"
 224              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 225              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  /tmp/cckII6QW.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/cckII6QW.s:16     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cckII6QW.s:24     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cckII6QW.s:210    .text.MX_GPIO_Init:00000000000000d4 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
