{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1531232109299 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de0_tdc EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"de0_tdc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1531232109319 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531232109372 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531232109373 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1 clock3 " "Compensate clock of PLL \"clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1\" has been set to clock3" {  } { { "db/pll_spi_altpll.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 830 9662 10382 0}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1531232109437 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[3\] 1 25 0 0 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_spi_altpll.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 833 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1531232109443 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[4\] 1 10 180 100000 " "Implementing clock multiplication of 1, clock division of 10, and phase shift of 180 degrees (100000 ps) for clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/pll_spi_altpll.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 834 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1531232109443 ""}  } { { "db/pll_spi_altpll.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 830 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1531232109443 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/tdc_pll_altpll.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/db/tdc_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 851 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1531232109444 ""}  } { { "db/tdc_pll_altpll.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/db/tdc_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 851 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1531232109444 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1531232109532 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1531232109549 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1531232109811 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1531232109811 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1531232109811 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1531232109811 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "g:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 2919 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531232109815 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "g:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 2921 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531232109815 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "g:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 2923 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531232109815 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "g:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 2925 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531232109815 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "g:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 2927 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531232109815 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1531232109815 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1531232109818 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1531232109821 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 85 " "No exact pin location assignment(s) for 9 pins of 85 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[0\] " "Pin LED\[0\] not assigned to an exact location on the device" {  } { { "g:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/quartus/bin64/pin_planner.ppl" { LED[0] } } } { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 58 0 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531232110768 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[1\] " "Pin LED\[1\] not assigned to an exact location on the device" {  } { { "g:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/quartus/bin64/pin_planner.ppl" { LED[1] } } } { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 58 0 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531232110768 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[2\] " "Pin LED\[2\] not assigned to an exact location on the device" {  } { { "g:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/quartus/bin64/pin_planner.ppl" { LED[2] } } } { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 58 0 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531232110768 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[3\] " "Pin LED\[3\] not assigned to an exact location on the device" {  } { { "g:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/quartus/bin64/pin_planner.ppl" { LED[3] } } } { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 58 0 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531232110768 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[4\] " "Pin LED\[4\] not assigned to an exact location on the device" {  } { { "g:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/quartus/bin64/pin_planner.ppl" { LED[4] } } } { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 58 0 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531232110768 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[5\] " "Pin LED\[5\] not assigned to an exact location on the device" {  } { { "g:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/quartus/bin64/pin_planner.ppl" { LED[5] } } } { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 58 0 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531232110768 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[6\] " "Pin LED\[6\] not assigned to an exact location on the device" {  } { { "g:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/quartus/bin64/pin_planner.ppl" { LED[6] } } } { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 58 0 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531232110768 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[7\] " "Pin LED\[7\] not assigned to an exact location on the device" {  } { { "g:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/quartus/bin64/pin_planner.ppl" { LED[7] } } } { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 58 0 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531232110768 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TRIG " "Pin TRIG not assigned to an exact location on the device" {  } { { "g:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/quartus/bin64/pin_planner.ppl" { TRIG } } } { "g:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TRIG" } } } } { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 66 0 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRIG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531232110768 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1531232110768 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|pll1 clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1 " "The parameters of the PLL clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|pll1 and the PLL clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Compensate Clock clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1 clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"Compensate Clock\" do not match for the PLL atoms clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1 and PLL clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Compensate Clock clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1 clock3 " "The value of the parameter \"Compensate Clock\" for the PLL atom clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1 is clock3" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1531232110808 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Compensate Clock clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|pll1 clock0 " "The value of the parameter \"Compensate Clock\" for the PLL atom clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|pll1 is clock0" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1531232110808 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1531232110808 ""}  } { { "db/tdc_pll_altpll.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/db/tdc_pll_altpll.v" 92 -1 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 851 9662 10382 0} { 0 { 0 ""} 0 830 9662 10382 0}  }  } } { "db/pll_spi_altpll.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 92 -1 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1531232110808 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|pll1 0 Pin_G21 " "PLL \"clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_G21\"" {  } { { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 359 0 0 } } { "db/tdc_pll_altpll.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/db/tdc_pll_altpll.v" 92 -1 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 851 9662 10382 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1531232110824 ""}
{ "Info" "ISTA_SDC_FOUND" "de0_tdc.sdc " "Reading SDC File: 'de0_tdc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1531232111203 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1531232111210 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -phase 180.00 -duty_cycle 50.00 -name \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -phase 180.00 -duty_cycle 50.00 -name \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1531232111210 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1531232111210 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1531232111210 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1531232111211 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_40k " "Node: clk_40k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1531232111215 "|DE0_TDC|clk_40k"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_20m " "Node: clk_20m was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1531232111215 "|DE0_TDC|clk_20m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phase_controller:ph_ctl\|clk_10k " "Node: phase_controller:ph_ctl\|clk_10k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1531232111215 "|DE0_TDC|phase_controller:ph_ctl|clk_10k"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1531232111215 "|DE0_TDC|KEY[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1531232111221 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1531232111223 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1531232111223 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1531232111223 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\] " " 500.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1531232111223 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 200.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\] " " 200.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1531232111223 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   5.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1531232111223 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1531232111223 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1531232111223 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C0 of PLL_2) " "Automatically promoted node clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531232111305 ""}  } { { "db/pll_spi_altpll.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 92 -1 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 830 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531232111305 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C1 of PLL_2) " "Automatically promoted node clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531232111305 ""}  } { { "db/pll_spi_altpll.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 92 -1 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 830 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531232111305 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531232111305 ""}  } { { "db/tdc_pll_altpll.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/db/tdc_pll_altpll.v" 92 -1 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 851 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531232111305 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_40k  " "Automatically promoted node clk_40k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531232111305 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_40k~0 " "Destination node clk_40k~0" {  } { { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 114 -1 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_40k~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 2109 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531232111305 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_test\|always0~0 " "Destination node UART:uart_test\|always0~0" {  } { { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_test|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 2178 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531232111305 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_test\|data_rdy_flag~0 " "Destination node UART:uart_test\|data_rdy_flag~0" {  } { { "output_files/output_files/UART.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/output_files/output_files/UART.v" 15 -1 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_test|data_rdy_flag~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 2183 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531232111305 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_test\|data_count~3 " "Destination node UART:uart_test\|data_count~3" {  } { { "output_files/output_files/UART.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/output_files/output_files/UART.v" 16 -1 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_test|data_count~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 2184 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531232111305 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1531232111305 ""}  } { { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 114 -1 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_40k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1028 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531232111305 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "phase_controller:ph_ctl\|clk_10k  " "Automatically promoted node phase_controller:ph_ctl\|clk_10k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531232111306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "phase_controller:ph_ctl\|clk_10k~0 " "Destination node phase_controller:ph_ctl\|clk_10k~0" {  } { { "phase_controller.sv" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/phase_controller.sv" 39 -1 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { phase_controller:ph_ctl|clk_10k~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1278 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531232111306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tdc:tdc_inst_0\|lr_mod\[0\]\[0\] " "Destination node tdc:tdc_inst_0\|lr_mod\[0\]\[0\]" {  } { { "tdc.sv" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/tdc.sv" 36 -1 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc:tdc_inst_0|lr_mod[0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 806 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531232111306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOD~output " "Destination node MOD~output" {  } { { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 64 0 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOD~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 2836 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531232111306 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1531232111306 ""}  } { { "phase_controller.sv" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/phase_controller.sv" 39 -1 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { phase_controller:ph_ctl|clk_10k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 911 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531232111306 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_20m  " "Automatically promoted node clk_20m " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531232111307 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_20m~0 " "Destination node clk_20m~0" {  } { { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 118 -1 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_20m~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1529 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531232111307 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1531232111307 ""}  } { { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 118 -1 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_20m } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1031 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531232111307 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1531232111856 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1531232111860 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1531232111860 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1531232111864 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1531232111869 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1531232111872 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1531232111872 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1531232111876 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1531232111962 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1531232111967 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1531232111967 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1531232111995 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1531232111995 ""} { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1531232111995 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1531232111995 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1531232111995 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 17 16 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 17 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531232111997 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531232111997 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 13 33 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531232111997 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 16 25 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531232111997 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 1 45 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531232111997 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 41 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531232111997 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 32 15 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531232111997 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531232111997 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1531232111997 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1531232111997 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1 clk\[3\] SPI3_CLK~output " "PLL \"clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"SPI3_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_spi_altpll.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "g:/altera/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_spi.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/pll_spi.v" 119 0 0 } } { "clock_block.sv" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/clock_block.sv" 11 0 0 } } { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 359 0 0 } } { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 74 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1531232112055 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1 clk\[4\] DAC2_WR~output " "PLL \"clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1\" output port clk\[4\] feeds output pin \"DAC2_WR~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_spi_altpll.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "g:/altera/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_spi.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/pll_spi.v" 119 0 0 } } { "clock_block.sv" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/clock_block.sv" 11 0 0 } } { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 359 0 0 } } { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 91 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1531232112057 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPI1_CLK " "Node \"SPI1_CLK\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI1_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1531232112111 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1531232112111 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531232112111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1531232113488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531232114253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1531232114269 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1531232115367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531232115367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1531232115860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1531232116935 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1531232116935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531232117218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1531232117220 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1531232117220 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1531232117220 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.52 " "Total time spent on timing analysis during the Fitter is 0.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1531232117254 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1531232117298 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1531232117809 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1531232117844 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1531232118389 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531232119016 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1531232119952 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "15 Cyclone III " "15 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL F1 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "g:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "g:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 61 0 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1531232119971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL H6 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "g:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "g:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 92 0 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1531232119971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL J7 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "g:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "g:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 92 0 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1531232119971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL H7 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at H7" {  } { { "g:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "g:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 92 0 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1531232119971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL E3 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at E3" {  } { { "g:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "g:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 92 0 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1531232119971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL D2 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at D2" {  } { { "g:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "g:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 92 0 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1531232119971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SIGNAL 3.3-V LVTTL AA16 " "Pin SIGNAL uses I/O standard 3.3-V LVTTL at AA16" {  } { { "g:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/quartus/bin64/pin_planner.ppl" { SIGNAL } } } { "g:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SIGNAL" } } } } { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 63 0 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNAL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1531232119971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL G21 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at G21" {  } { { "g:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "g:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 55 0 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1531232119971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL G5 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at G5" {  } { { "g:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "g:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 92 0 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1531232119971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL J6 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "g:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "g:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 92 0 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1531232119971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL H5 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "g:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "g:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 92 0 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1531232119971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL E4 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at E4" {  } { { "g:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "g:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 92 0 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1531232119971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL H2 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at H2" {  } { { "g:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "g:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 61 0 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1531232119971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL G3 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "g:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "g:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 61 0 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1531232119971 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL G4 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "g:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "g:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE0_TDC.v" "" { Text "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 92 0 0 } } { "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1531232119971 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1531232119971 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/output_files/de0_tdc.fit.smsg " "Generated suppressed messages file E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/output_files/de0_tdc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1531232120141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "758 " "Peak virtual memory: 758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531232120735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 10 17:15:20 2018 " "Processing ended: Tue Jul 10 17:15:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531232120735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531232120735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531232120735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1531232120735 ""}
