INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.srcs/sources_1/new/main.v" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.srcs/sources_1/new/main.v:1]
INFO: [VRFC 10-311] analyzing module cache_handler
