# Logic Synthesis and Verification

Programming assignments for Logic Synthesis and Verification course in NTUEE

Department: Design and Verification lab              
Author: yochi                                          
last update : 01/26/2018    
