/opt/synplify-2010.09-1/bin/c_hdl  -osyn /home/kramer/sparcmt_hysim/project_files/synthesis/synplify/top_1P_bee3mem_neweth_nolib/rev_1/cpu_top.srs  -top fpga_top  -hdlloga /home/kramer/sparcmt_hysim/project_files/synthesis/synplify/top_1P_bee3mem_neweth_nolib/rev_1/cpu_top.srr  -encrypt  -edif /home/kramer/sparcmt_hysim/lib/fpu/fp_addsub_dp.ndf -edif /home/kramer/sparcmt_hysim/lib/fpu/fp_cmp_dp.ndf -edif /home/kramer/sparcmt_hysim/lib/fpu/fp_conv_dp_sp.ndf -edif /home/kramer/sparcmt_hysim/lib/fpu/fp_conv_sp_dp.ndf -edif /home/kramer/sparcmt_hysim/lib/fpu/fp_mult_dp.ndf -edif /home/kramer/sparcmt_hysim/lib/fpu/fp_itod.ndf -edif /home/kramer/sparcmt_hysim/lib/fpu/fp_itos.ndf   -verilog  -dw  -dspmac -pqdpadd -primux -fixsmult -sdff_counter -infer_seqShift   -nram -divnmod -fast_synthesis 0 -loadunimacro -I /scratch/xtan/sparcmt/lib/  -I /home/kramer/sparcmt_hysim/project_files/synthesis/synplify/top_1P_bee3mem_neweth_nolib/  -I /opt/synplify-2010.09-1/lib  -sysv  -devicelib  /opt/synplify-2010.09-1/lib/xilinx/unisim_m10i.v  -devicelib  /opt/synplify-2010.09-1/lib/xilinx/unisim.v  -encrypt  -pro   -D_ALPHA_FEATURES_ON_ -DSYNP94 -DZEROBRAM -DSTRUCTBUGWKRD   -dmgen  /home/kramer/sparcmt_hysim/project_files/synthesis/synplify/top_1P_bee3mem_neweth_nolib/rev_1/dm  -ll 2000   -proto -ui -fid2 -ram -sharing off   -autosm -fsysv /home/kramer/sparcmt_hysim/lib/cpu/microcode.sv -fsysv /home/kramer/sparcmt_hysim/lib/tech/xilinx/tech_xilinx.sv -fsysv /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/clkgen.sv -fsysv /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv -fsysv /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv -fsysv /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dcacheram.sv -fsysv /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/icacheram.sv -fsysv /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv -fsysv /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dram_clkgen.sv -lib work /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/dpram.v -fsysv /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/dpbram.v -lib work /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/AF.v -lib work /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/camx.v -lib work /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrBank.v -lib work /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v -lib work /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/dq_iob.v -lib work /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/dqs_iob.v -lib work /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/rs232rcv.v -lib work /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/TC5.v -lib work /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/WB.v -lib work /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/RB.v -fsysv /home/kramer/sparcmt_hysim/lib/tech/techmap.sv -fsysv /home/kramer/sparcmt_hysim/lib/mem/dramif.sv -fsysv /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dramctrl_bee3.sv -fsysv /home/kramer/sparcmt_hysim/lib/cpu/xalu.sv -fsysv /home/kramer/sparcmt_hysim/lib/cpu/alu.sv -fsysv /home/kramer/sparcmt_hysim/lib/cpu/clkrst_gen.sv -fsysv /home/kramer/sparcmt_hysim/lib/cpu/udcache_nb_mmu.sv -fsysv /home/kramer/sparcmt_hysim/lib/cpu/decode.sv -fsysv /home/kramer/sparcmt_hysim/lib/cpu/mmureg.sv -fsysv /home/kramer/sparcmt_hysim/lib/cpu/dtlb_2way_split.sv -fsysv /home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv -fsysv /home/kramer/sparcmt_hysim/lib/cpu/mmuwalk.sv -fsysv /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/itlbram.sv -fsysv /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dtlbram.sv -fsysv /home/kramer/sparcmt_hysim/lib/cpu/immu.sv -fsysv /home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv -fsysv /home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv -fsysv /home/kramer/sparcmt_hysim/lib/cpu/icache.sv -fsysv /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dmabuf.sv -fsysv /home/kramer/sparcmt_hysim/lib/cpu/debugdma.sv -fsysv /home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv -fsysv /home/kramer/sparcmt_hysim/lib/cpu/memory_mmu.sv -fsysv /home/kramer/sparcmt_hysim/lib/mem/dramctrl_network.sv -fsysv /home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv -fsysv /home/kramer/sparcmt_hysim/lib/mem/memif.sv -fsysv /home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv -fsysv /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv -fsysv /home/kramer/sparcmt_hysim/lib/fpu/fpu.sv -fsysv /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv -fsysv /home/kramer/sparcmt_hysim/lib/tm/cpu/tm_cache.sv -fsysv /home/kramer/sparcmt_hysim/lib/tm/cpu/tm_cpu_dram.sv -fsysv /home/kramer/sparcmt_hysim/lib/tm/perfctr/perfctr.sv -fsysv /home/kramer/sparcmt_hysim/lib/tm/cpu/tm_cpu_l2.sv -fsysv /home/kramer/sparcmt_hysim/lib/tm/cpu/tm_cpu_l1_ring.sv -lib work /home/kramer/sparcmt_hysim/lib/fpu/fp_addsub_dp.v -lib work /home/kramer/sparcmt_hysim/lib/fpu/fp_cmp_dp.v -lib work /home/kramer/sparcmt_hysim/lib/fpu/fp_conv_dp_sp.v -lib work /home/kramer/sparcmt_hysim/lib/fpu/fp_conv_sp_dp.v -lib work /home/kramer/sparcmt_hysim/lib/fpu/fp_itod.v -lib work /home/kramer/sparcmt_hysim/lib/fpu/fp_itos.v -lib work /home/kramer/sparcmt_hysim/lib/fpu/fp_mult_dp.v -lib work /home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v -fsysv /home/kramer/sparcmt_hysim/lib/io/timer.sv -fsysv /home/kramer/sparcmt_hysim/lib/io/irqmp.sv -fsysv /home/kramer/sparcmt_hysim/lib/tm/cpu/tm_cpu_memsystem.sv -fsysv /home/kramer/sparcmt_hysim/lib/tm/cpu/tm_cpu_dram_gsf.sv -fsysv /home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv -fsysv /home/kramer/sparcmt_hysim/lib/eth/eth_dma_controller.sv -fsysv /home/kramer/sparcmt_hysim/lib/eth/eth_mac_ram.sv -fsysv /home/kramer/sparcmt_hysim/lib/eth/eth_rx.sv -fsysv /home/kramer/sparcmt_hysim/lib/eth/eth_tm_control.sv -fsysv /home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv -fsysv /home/kramer/sparcmt_hysim/lib/stdlib/sync_lutram_fifo.sv -fsysv /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/mac_gmii.sv -fsysv /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv -fsysv /home/kramer/sparcmt_hysim/lib/cpu/xalu_fast.sv -lib work /home/kramer/sparcmt_hysim/lib/cpu/syn_fifo.v -lib work /home/kramer/sparcmt_hysim/lib/cpu/ram_dp_ar_aw.v -lib work /home/kramer/sparcmt_hysim/lib/cpu/sync_fifo.v -fsysv /home/kramer/sparcmt_hysim/lib/tm/speed_tm.sv -fsysv /home/kramer/sparcmt_hysim/lib/pcie/pcie_interface.sv -fsysv /home/kramer/sparcmt_hysim/lib/pcie/ReadModule.sv -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/example_design/PIO_TO_CTRL.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/example_design/PIO.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/example_design/EP_MEM.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/example_design/pci_exp_64b_app.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/example_design/PIO_64_RX_ENGINE.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/example_design/PIO_64_TX_ENGINE.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/example_design/PIO_64.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/example_design/PIO_EP_MEM_ACCESS.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/example_design/PIO_EP3.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/example_design/xilinx_pci_exp_1_lane_ep_product.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/example_design/xilinx_pci_exp_ep.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/endpoint_blk_plus_v1_15.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/bram_common.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/cfg_wr_enable.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/cmm_decoder.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/cmm_errman_cnt_en.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/cmm_errman_cnt_nfl_en.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/cmm_errman_cor.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/cmm_errman_cpl.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/cmm_errman_ftl.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/cmm_errman_nfl.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/cmm_errman_ram4x26.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/cmm_errman_ram8x26.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/cmm_intr.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/extend_clk.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_cf_arb.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_cf_err.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_cf_mgmt.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_cf_pwr.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_cf.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_if.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_ll_arb.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_ll_credit.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_ll_oqbqfifo.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_ll_tx_arb.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_ll_tx.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_ll.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_plus_ll_rx.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_blk_plus_ll_tx.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_clocking.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_ep.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_gt_wrapper_top.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_gt_wrapper.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_gtx_wrapper.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_mim_wrapper.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_reset_logic.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_soft_int.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/pcie_top.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/prod_fixes.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/sync_fifo.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/tlm_rx_data_snk_bar.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/tlm_rx_data_snk_mal.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/tlm_rx_data_snk_pwr_mgmt.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/tlm_rx_data_snk.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/tx_sync_gtp.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/tx_sync_gtx.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/source/use_newinterrupt.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/example_design/EP_MEM2.v -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/example_design/PIO_EP_MEM_ACCESS2.v -fsysv /home/kramer/sparcmt_hysim/lib/pcie/WriteModule5.sv -lib work /home/kramer/sparcmt_hysim/lib/pcie/ipcore_dir/endpoint_blk_plus_v1_15/example_design/PIO_64_RX_ENGINE_FPGA.v
rc:0 success:1
/opt/synplify-2010.09-1/lib/xilinx/unisim_m10i.v|i|1284052087
/opt/synplify-2010.09-1/lib/xilinx/unisim.v|i|1284052088
/home/kramer/sparcmt_hysim/project_files/synthesis/synplify/top_1P_bee3mem_neweth_nolib/rev_1/dm|o|1427754765
/opt/synplify-2010.09-1/bin/c_hdl|i|1284052011
