\hypertarget{struct_t_i_m___base___init_type_def}{}\doxysection{TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_t_i_m___base___init_type_def}\index{TIM\_Base\_InitTypeDef@{TIM\_Base\_InitTypeDef}}


TIM Time base Configuration Structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+tim.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m___base___init_type_def_afc886119e6709bb576d25b5cf8d12d92}{Prescaler}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m___base___init_type_def_a16d0c02a8f35426360a64c0706656e35}{Counter\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m___base___init_type_def_a8fab2bc184bb756763ff59c729b5be55}{Period}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m___base___init_type_def_ade59c3a547a5409da845592f30596d17}{Clock\+Division}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m___base___init_type_def_aa949328175500fd1d112f64a4db5ae79}{Repetition\+Counter}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m___base___init_type_def_a29e7b91a384f12e6be0f3ffb62ea1ea7}{Auto\+Reload\+Preload}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
TIM Time base Configuration Structure definition. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_t_i_m___base___init_type_def_a29e7b91a384f12e6be0f3ffb62ea1ea7}\label{struct_t_i_m___base___init_type_def_a29e7b91a384f12e6be0f3ffb62ea1ea7}} 
\index{TIM\_Base\_InitTypeDef@{TIM\_Base\_InitTypeDef}!AutoReloadPreload@{AutoReloadPreload}}
\index{AutoReloadPreload@{AutoReloadPreload}!TIM\_Base\_InitTypeDef@{TIM\_Base\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{AutoReloadPreload}{AutoReloadPreload}}
{\footnotesize\ttfamily uint32\+\_\+t TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def\+::\+Auto\+Reload\+Preload}

Specifies the auto-\/reload preload. This parameter can be a value of \mbox{\hyperlink{group___t_i_m___auto_reload_preload}{TIM Auto-\/\+Reload Preload}} \mbox{\Hypertarget{struct_t_i_m___base___init_type_def_ade59c3a547a5409da845592f30596d17}\label{struct_t_i_m___base___init_type_def_ade59c3a547a5409da845592f30596d17}} 
\index{TIM\_Base\_InitTypeDef@{TIM\_Base\_InitTypeDef}!ClockDivision@{ClockDivision}}
\index{ClockDivision@{ClockDivision}!TIM\_Base\_InitTypeDef@{TIM\_Base\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ClockDivision}{ClockDivision}}
{\footnotesize\ttfamily uint32\+\_\+t TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def\+::\+Clock\+Division}

Specifies the clock division. This parameter can be a value of \mbox{\hyperlink{group___t_i_m___clock_division}{TIM Clock Division}} \mbox{\Hypertarget{struct_t_i_m___base___init_type_def_a16d0c02a8f35426360a64c0706656e35}\label{struct_t_i_m___base___init_type_def_a16d0c02a8f35426360a64c0706656e35}} 
\index{TIM\_Base\_InitTypeDef@{TIM\_Base\_InitTypeDef}!CounterMode@{CounterMode}}
\index{CounterMode@{CounterMode}!TIM\_Base\_InitTypeDef@{TIM\_Base\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{CounterMode}{CounterMode}}
{\footnotesize\ttfamily uint32\+\_\+t TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def\+::\+Counter\+Mode}

Specifies the counter mode. This parameter can be a value of \mbox{\hyperlink{group___t_i_m___counter___mode}{TIM Counter Mode}} \mbox{\Hypertarget{struct_t_i_m___base___init_type_def_a8fab2bc184bb756763ff59c729b5be55}\label{struct_t_i_m___base___init_type_def_a8fab2bc184bb756763ff59c729b5be55}} 
\index{TIM\_Base\_InitTypeDef@{TIM\_Base\_InitTypeDef}!Period@{Period}}
\index{Period@{Period}!TIM\_Base\_InitTypeDef@{TIM\_Base\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{Period}{Period}}
{\footnotesize\ttfamily uint32\+\_\+t TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def\+::\+Period}

Specifies the period value to be loaded into the active Auto-\/\+Reload Register at the next update event. This parameter can be a number between Min\+\_\+\+Data = 0x0000 and Max\+\_\+\+Data = 0x\+FFFF. ~\newline
 \mbox{\Hypertarget{struct_t_i_m___base___init_type_def_afc886119e6709bb576d25b5cf8d12d92}\label{struct_t_i_m___base___init_type_def_afc886119e6709bb576d25b5cf8d12d92}} 
\index{TIM\_Base\_InitTypeDef@{TIM\_Base\_InitTypeDef}!Prescaler@{Prescaler}}
\index{Prescaler@{Prescaler}!TIM\_Base\_InitTypeDef@{TIM\_Base\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{Prescaler}{Prescaler}}
{\footnotesize\ttfamily uint32\+\_\+t TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def\+::\+Prescaler}

Specifies the prescaler value used to divide the TIM clock. This parameter can be a number between Min\+\_\+\+Data = 0x0000 and Max\+\_\+\+Data = 0x\+FFFF \mbox{\Hypertarget{struct_t_i_m___base___init_type_def_aa949328175500fd1d112f64a4db5ae79}\label{struct_t_i_m___base___init_type_def_aa949328175500fd1d112f64a4db5ae79}} 
\index{TIM\_Base\_InitTypeDef@{TIM\_Base\_InitTypeDef}!RepetitionCounter@{RepetitionCounter}}
\index{RepetitionCounter@{RepetitionCounter}!TIM\_Base\_InitTypeDef@{TIM\_Base\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{RepetitionCounter}{RepetitionCounter}}
{\footnotesize\ttfamily uint32\+\_\+t TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def\+::\+Repetition\+Counter}

Specifies the repetition counter value. Each time the RCR downcounter reaches zero, an update event is generated and counting restarts from the RCR value (N). This means in PWM mode that (N+1) corresponds to\+:
\begin{DoxyItemize}
\item the number of PWM periods in edge-\/aligned mode
\item the number of half PWM period in center-\/aligned mode GP timers\+: this parameter must be a number between Min\+\_\+\+Data = 0x00 and Max\+\_\+\+Data = 0x\+FF. Advanced timers\+: this parameter must be a number between Min\+\_\+\+Data = 0x0000 and Max\+\_\+\+Data = 0x\+FFFF. 
\end{DoxyItemize}

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/\+Users/r\+\_\+middelman/\+Software\+\_\+\+Ontwikkeling/\+VGA-\/\+Project/\+Cube\+IDE/\+Swont\+\_\+ide\+\_\+uart\+\_\+6.\+5/swont\+\_\+ide/\+Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__tim_8h}{stm32f4xx\+\_\+hal\+\_\+tim.\+h}}\end{DoxyCompactItemize}
