Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date              : Fri May 20 16:56:33 2022
| Host              : NGHIA running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file fifo_timing_summary_routed.rpt -pb fifo_timing_summary_routed.pb -rpx fifo_timing_summary_routed.rpx -warn_on_violation
| Design            : fifo
| Device            : xcku5p-ffvb676
| Speed File        : -2  PRODUCTION 1.27 08-13-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.421        0.000                      0                   25        0.043        0.000                      0                   25        0.886        0.000                       0                    11  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.429}        2.857           350.017         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.421        0.000                      0                   25        0.043        0.000                      0                   25        0.886        0.000                       0                    11  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.886ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 inst1/wr_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_bram_0/ENBWREN
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk rise@2.857ns - clk rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.267ns (25.165%)  route 0.794ns (74.835%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.457 - 2.857 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.642ns (routing 0.010ns, distribution 0.632ns)
  Clock Net Delay (Destination): 0.587ns (routing 0.009ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.642     2.117    inst1/clk
    SLICE_X39Y202        FDRE                                         r  inst1/wr_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y202        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.197 r  inst1/wr_tmp_reg[1]/Q
                         net (fo=5, routed)           0.347     2.544    inst1/O1[1]
    SLICE_X39Y202        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     2.593 f  inst1/full_OBUF_inst_i_2/O
                         net (fo=6, routed)           0.101     2.694    inst1/full0__0
    SLICE_X40Y202        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     2.832 r  inst1/mem_reg_bram_0_i_2/O
                         net (fo=2, routed)           0.346     3.178    inst2/WEBWE[0]
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/mem_reg_bram_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.587     4.457    inst2/clk
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/mem_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.520     4.977    
                         clock uncertainty           -0.035     4.942    
    RAMB18_X3Y80         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ENBWREN)
                                                     -0.342     4.600    inst2/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          4.600    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 inst1/wr_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_bram_0/ENARDEN
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk rise@2.857ns - clk rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.251ns (26.010%)  route 0.714ns (73.990%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 4.453 - 2.857 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.642ns (routing 0.010ns, distribution 0.632ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.009ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.642     2.117    inst1/clk
    SLICE_X39Y202        FDRE                                         r  inst1/wr_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y202        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.197 r  inst1/wr_tmp_reg[1]/Q
                         net (fo=5, routed)           0.347     2.544    inst1/O1[1]
    SLICE_X39Y202        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     2.593 f  inst1/full_OBUF_inst_i_2/O
                         net (fo=6, routed)           0.093     2.686    inst1/full0__0
    SLICE_X40Y202        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     2.808 r  inst1/mem_reg_bram_0_i_1/O
                         net (fo=1, routed)           0.274     3.082    inst2/p_2_in
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/mem_reg_bram_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.583     4.453    inst2/clk
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.520     4.973    
                         clock uncertainty           -0.035     4.938    
    RAMB18_X3Y80         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ENARDEN)
                                                     -0.342     4.596    inst2/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          4.596    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 inst1/wr_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_bram_0/WEBWE[0]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk rise@2.857ns - clk rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.267ns (29.766%)  route 0.630ns (70.234%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 4.457 - 2.857 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.642ns (routing 0.010ns, distribution 0.632ns)
  Clock Net Delay (Destination): 0.587ns (routing 0.009ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.642     2.117    inst1/clk
    SLICE_X39Y202        FDRE                                         r  inst1/wr_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y202        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.197 r  inst1/wr_tmp_reg[1]/Q
                         net (fo=5, routed)           0.347     2.544    inst1/O1[1]
    SLICE_X39Y202        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     2.593 f  inst1/full_OBUF_inst_i_2/O
                         net (fo=6, routed)           0.101     2.694    inst1/full0__0
    SLICE_X40Y202        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     2.832 r  inst1/mem_reg_bram_0_i_2/O
                         net (fo=2, routed)           0.182     3.014    inst2/WEBWE[0]
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/mem_reg_bram_0/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.587     4.457    inst2/clk
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/mem_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.520     4.977    
                         clock uncertainty           -0.035     4.942    
    RAMB18_X3Y80         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_WEBWE[0])
                                                     -0.394     4.548    inst2/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          4.548    
                         arrival time                          -3.014    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 inst1/wr_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/rd_tmp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk rise@2.857ns - clk rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.253ns (23.711%)  route 0.814ns (76.289%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 4.419 - 2.857 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.642ns (routing 0.010ns, distribution 0.632ns)
  Clock Net Delay (Destination): 0.549ns (routing 0.009ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.642     2.117    inst1/clk
    SLICE_X39Y202        FDRE                                         r  inst1/wr_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y202        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.197 r  inst1/wr_tmp_reg[1]/Q
                         net (fo=5, routed)           0.347     2.544    inst1/O1[1]
    SLICE_X39Y202        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     2.593 r  inst1/full_OBUF_inst_i_2/O
                         net (fo=6, routed)           0.101     2.694    inst1/full0__0
    SLICE_X40Y202        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.818 r  inst1/rd_tmp[3]_i_1/O
                         net (fo=4, routed)           0.366     3.184    inst1/rd_tmp[3]_i_1_n_0
    SLICE_X39Y202        FDRE                                         r  inst1/rd_tmp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.549     4.419    inst1/clk
    SLICE_X39Y202        FDRE                                         r  inst1/rd_tmp_reg[2]/C
                         clock pessimism              0.529     4.948    
                         clock uncertainty           -0.035     4.913    
    SLICE_X39Y202        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     4.853    inst1/rd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                          4.853    
                         arrival time                          -3.184    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 inst1/wr_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/rd_tmp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk rise@2.857ns - clk rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.253ns (23.689%)  route 0.815ns (76.311%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 4.419 - 2.857 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.642ns (routing 0.010ns, distribution 0.632ns)
  Clock Net Delay (Destination): 0.549ns (routing 0.009ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.642     2.117    inst1/clk
    SLICE_X39Y202        FDRE                                         r  inst1/wr_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y202        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.197 r  inst1/wr_tmp_reg[1]/Q
                         net (fo=5, routed)           0.347     2.544    inst1/O1[1]
    SLICE_X39Y202        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     2.593 r  inst1/full_OBUF_inst_i_2/O
                         net (fo=6, routed)           0.101     2.694    inst1/full0__0
    SLICE_X40Y202        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.818 r  inst1/rd_tmp[3]_i_1/O
                         net (fo=4, routed)           0.367     3.185    inst1/rd_tmp[3]_i_1_n_0
    SLICE_X39Y202        FDRE                                         r  inst1/rd_tmp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.549     4.419    inst1/clk
    SLICE_X39Y202        FDRE                                         r  inst1/rd_tmp_reg[3]/C
                         clock pessimism              0.529     4.948    
                         clock uncertainty           -0.035     4.913    
    SLICE_X39Y202        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     4.854    inst1/rd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                          4.854    
                         arrival time                          -3.185    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.751ns  (required time - arrival time)
  Source:                 inst1/rd_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_bram_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk rise@2.857ns - clk rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.079ns (11.174%)  route 0.628ns (88.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 4.453 - 2.857 ) 
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.624ns (routing 0.010ns, distribution 0.614ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.009ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.624     2.099    inst1/clk
    SLICE_X40Y202        FDRE                                         r  inst1/rd_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y202        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.178 r  inst1/rd_tmp_reg[0]/Q
                         net (fo=6, routed)           0.628     2.806    inst2/out[0]
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/mem_reg_bram_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.583     4.453    inst2/clk
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.474     4.927    
                         clock uncertainty           -0.035     4.892    
    RAMB18_X3Y80         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.334     4.558    inst2/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          4.558    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                  1.751    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 inst1/wr_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/rd_tmp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk rise@2.857ns - clk rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.253ns (29.384%)  route 0.608ns (70.616%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 4.412 - 2.857 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.642ns (routing 0.010ns, distribution 0.632ns)
  Clock Net Delay (Destination): 0.542ns (routing 0.009ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.642     2.117    inst1/clk
    SLICE_X39Y202        FDRE                                         r  inst1/wr_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y202        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.197 r  inst1/wr_tmp_reg[1]/Q
                         net (fo=5, routed)           0.347     2.544    inst1/O1[1]
    SLICE_X39Y202        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     2.593 r  inst1/full_OBUF_inst_i_2/O
                         net (fo=6, routed)           0.101     2.694    inst1/full0__0
    SLICE_X40Y202        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.818 r  inst1/rd_tmp[3]_i_1/O
                         net (fo=4, routed)           0.160     2.978    inst1/rd_tmp[3]_i_1_n_0
    SLICE_X40Y202        FDRE                                         r  inst1/rd_tmp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.542     4.412    inst1/clk
    SLICE_X40Y202        FDRE                                         r  inst1/rd_tmp_reg[0]/C
                         clock pessimism              0.472     4.884    
                         clock uncertainty           -0.035     4.849    
    SLICE_X40Y202        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     4.789    inst1/rd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                          4.789    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 inst1/wr_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/rd_tmp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk rise@2.857ns - clk rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.253ns (29.350%)  route 0.609ns (70.650%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 4.412 - 2.857 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.642ns (routing 0.010ns, distribution 0.632ns)
  Clock Net Delay (Destination): 0.542ns (routing 0.009ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.642     2.117    inst1/clk
    SLICE_X39Y202        FDRE                                         r  inst1/wr_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y202        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.197 r  inst1/wr_tmp_reg[1]/Q
                         net (fo=5, routed)           0.347     2.544    inst1/O1[1]
    SLICE_X39Y202        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     2.593 r  inst1/full_OBUF_inst_i_2/O
                         net (fo=6, routed)           0.101     2.694    inst1/full0__0
    SLICE_X40Y202        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.818 r  inst1/rd_tmp[3]_i_1/O
                         net (fo=4, routed)           0.161     2.979    inst1/rd_tmp[3]_i_1_n_0
    SLICE_X40Y202        FDRE                                         r  inst1/rd_tmp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.542     4.412    inst1/clk
    SLICE_X40Y202        FDRE                                         r  inst1/rd_tmp_reg[1]/C
                         clock pessimism              0.472     4.884    
                         clock uncertainty           -0.035     4.849    
    SLICE_X40Y202        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059     4.790    inst1/rd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                          4.790    
                         arrival time                          -2.979    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.835ns  (required time - arrival time)
  Source:                 inst1/rd_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/wr_tmp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk rise@2.857ns - clk rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.351ns (38.699%)  route 0.556ns (61.301%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 4.421 - 2.857 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.637ns (routing 0.010ns, distribution 0.627ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.009ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.637     2.112    inst1/clk
    SLICE_X39Y202        FDRE                                         r  inst1/rd_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y202        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.191 r  inst1/rd_tmp_reg[2]/Q
                         net (fo=4, routed)           0.249     2.440    inst1/out[2]
    SLICE_X39Y202        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     2.588 r  inst1/full_OBUF_inst_i_2/O
                         net (fo=6, routed)           0.101     2.689    inst1/full0__0
    SLICE_X40Y202        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     2.813 r  inst1/wr_tmp[3]_i_1/O
                         net (fo=4, routed)           0.206     3.019    inst1/wr_tmp[3]_i_1_n_0
    SLICE_X39Y202        FDRE                                         r  inst1/wr_tmp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.551     4.421    inst1/clk
    SLICE_X39Y202        FDRE                                         r  inst1/wr_tmp_reg[1]/C
                         clock pessimism              0.529     4.950    
                         clock uncertainty           -0.035     4.915    
    SLICE_X39Y202        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     4.855    inst1/wr_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                          4.855    
                         arrival time                          -3.019    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.835ns  (required time - arrival time)
  Source:                 inst1/rd_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/wr_tmp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk rise@2.857ns - clk rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.351ns (38.699%)  route 0.556ns (61.301%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 4.421 - 2.857 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.637ns (routing 0.010ns, distribution 0.627ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.009ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.243     1.243 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.243 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.447    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.475 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.637     2.112    inst1/clk
    SLICE_X39Y202        FDRE                                         r  inst1/rd_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y202        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.191 r  inst1/rd_tmp_reg[2]/Q
                         net (fo=4, routed)           0.249     2.440    inst1/out[2]
    SLICE_X39Y202        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     2.588 r  inst1/full_OBUF_inst_i_2/O
                         net (fo=6, routed)           0.101     2.689    inst1/full0__0
    SLICE_X40Y202        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     2.813 r  inst1/wr_tmp[3]_i_1/O
                         net (fo=4, routed)           0.206     3.019    inst1/wr_tmp[3]_i_1_n_0
    SLICE_X39Y202        FDRE                                         r  inst1/wr_tmp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.857     2.857 r  
    E13                                               0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     3.677 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.677    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.846    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.870 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.551     4.421    inst1/clk
    SLICE_X39Y202        FDRE                                         r  inst1/wr_tmp_reg[3]/C
                         clock pessimism              0.529     4.950    
                         clock uncertainty           -0.035     4.915    
    SLICE_X39Y202        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060     4.855    inst1/wr_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                          4.855    
                         arrival time                          -3.019    
  -------------------------------------------------------------------
                         slack                                  1.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 inst1/wr_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/wr_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.059ns (61.458%)  route 0.037ns (38.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Net Delay (Source):      0.366ns (routing 0.007ns, distribution 0.359ns)
  Clock Net Delay (Destination): 0.418ns (routing 0.008ns, distribution 0.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.366     1.294    inst1/clk
    SLICE_X39Y202        FDRE                                         r  inst1/wr_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y202        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.333 r  inst1/wr_tmp_reg[0]/Q
                         net (fo=6, routed)           0.031     1.364    inst1/O1[0]
    SLICE_X39Y202        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     1.384 r  inst1/wr_tmp[1]_i_1/O
                         net (fo=1, routed)           0.006     1.390    inst1/p_0_in__1[1]
    SLICE_X39Y202        FDRE                                         r  inst1/wr_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.418     1.614    inst1/clk
    SLICE_X39Y202        FDRE                                         r  inst1/wr_tmp_reg[1]/C
                         clock pessimism             -0.314     1.300    
    SLICE_X39Y202        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.347    inst1/wr_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 inst1/wr_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/wr_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.059ns (61.458%)  route 0.037ns (38.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Net Delay (Source):      0.366ns (routing 0.007ns, distribution 0.359ns)
  Clock Net Delay (Destination): 0.418ns (routing 0.008ns, distribution 0.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.366     1.294    inst1/clk
    SLICE_X39Y202        FDRE                                         r  inst1/wr_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y202        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.333 r  inst1/wr_tmp_reg[0]/Q
                         net (fo=6, routed)           0.031     1.364    inst1/O1[0]
    SLICE_X39Y202        LUT4 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.020     1.384 r  inst1/wr_tmp[3]_i_2/O
                         net (fo=1, routed)           0.006     1.390    inst1/p_0_in__1[3]
    SLICE_X39Y202        FDRE                                         r  inst1/wr_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.418     1.614    inst1/clk
    SLICE_X39Y202        FDRE                                         r  inst1/wr_tmp_reg[3]/C
                         clock pessimism             -0.314     1.300    
    SLICE_X39Y202        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.347    inst1/wr_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 inst1/wr_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/wr_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.061ns (56.482%)  route 0.047ns (43.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Net Delay (Source):      0.366ns (routing 0.007ns, distribution 0.359ns)
  Clock Net Delay (Destination): 0.418ns (routing 0.008ns, distribution 0.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.366     1.294    inst1/clk
    SLICE_X39Y202        FDRE                                         r  inst1/wr_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y202        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.333 r  inst1/wr_tmp_reg[0]/Q
                         net (fo=6, routed)           0.031     1.364    inst1/O1[0]
    SLICE_X39Y202        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     1.386 r  inst1/wr_tmp[2]_i_1/O
                         net (fo=1, routed)           0.016     1.402    inst1/p_0_in__1[2]
    SLICE_X39Y202        FDRE                                         r  inst1/wr_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.418     1.614    inst1/clk
    SLICE_X39Y202        FDRE                                         r  inst1/wr_tmp_reg[2]/C
                         clock pessimism             -0.314     1.300    
    SLICE_X39Y202        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.346    inst1/wr_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 inst1/wr_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/wr_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.062ns (56.364%)  route 0.048ns (43.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Net Delay (Source):      0.366ns (routing 0.007ns, distribution 0.359ns)
  Clock Net Delay (Destination): 0.418ns (routing 0.008ns, distribution 0.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.366     1.294    inst1/clk
    SLICE_X39Y202        FDRE                                         r  inst1/wr_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y202        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.333 f  inst1/wr_tmp_reg[0]/Q
                         net (fo=6, routed)           0.031     1.364    inst1/O1[0]
    SLICE_X39Y202        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.387 r  inst1/wr_tmp[0]_i_1/O
                         net (fo=1, routed)           0.017     1.404    inst1/p_0_in__1[0]
    SLICE_X39Y202        FDRE                                         r  inst1/wr_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.418     1.614    inst1/clk
    SLICE_X39Y202        FDRE                                         r  inst1/wr_tmp_reg[0]/C
                         clock pessimism             -0.314     1.300    
    SLICE_X39Y202        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.346    inst1/wr_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 inst1/rd_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/rd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.072ns (55.814%)  route 0.057ns (44.186%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Net Delay (Source):      0.357ns (routing 0.007ns, distribution 0.350ns)
  Clock Net Delay (Destination): 0.408ns (routing 0.008ns, distribution 0.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.357     1.285    inst1/clk
    SLICE_X40Y202        FDRE                                         r  inst1/rd_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y202        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.324 r  inst1/rd_tmp_reg[0]/Q
                         net (fo=6, routed)           0.051     1.375    inst1/out[0]
    SLICE_X40Y202        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.033     1.408 r  inst1/rd_tmp[1]_i_1/O
                         net (fo=1, routed)           0.006     1.414    inst1/p_0_in__0[1]
    SLICE_X40Y202        FDRE                                         r  inst1/rd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.408     1.604    inst1/clk
    SLICE_X40Y202        FDRE                                         r  inst1/rd_tmp_reg[1]/C
                         clock pessimism             -0.313     1.291    
    SLICE_X40Y202        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.338    inst1/rd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 inst1/rd_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/rd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.074ns (52.113%)  route 0.068ns (47.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Net Delay (Source):      0.357ns (routing 0.007ns, distribution 0.350ns)
  Clock Net Delay (Destination): 0.408ns (routing 0.008ns, distribution 0.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.357     1.285    inst1/clk
    SLICE_X40Y202        FDRE                                         r  inst1/rd_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y202        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.324 f  inst1/rd_tmp_reg[0]/Q
                         net (fo=6, routed)           0.051     1.375    inst1/out[0]
    SLICE_X40Y202        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     1.410 r  inst1/rd_tmp[0]_i_1/O
                         net (fo=1, routed)           0.017     1.427    inst1/p_0_in__0[0]
    SLICE_X40Y202        FDRE                                         r  inst1/rd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.408     1.604    inst1/clk
    SLICE_X40Y202        FDRE                                         r  inst1/rd_tmp_reg[0]/C
                         clock pessimism             -0.313     1.291    
    SLICE_X40Y202        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.337    inst1/rd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 inst1/rd_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_bram_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.040ns (16.529%)  route 0.202ns (83.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.689ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      0.357ns (routing 0.007ns, distribution 0.350ns)
  Clock Net Delay (Destination): 0.493ns (routing 0.008ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.357     1.285    inst1/clk
    SLICE_X40Y202        FDRE                                         r  inst1/rd_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y202        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.325 r  inst1/rd_tmp_reg[1]/Q
                         net (fo=5, routed)           0.202     1.527    inst2/out[1]
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/mem_reg_bram_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.493     1.689    inst2/clk
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.276     1.414    
    RAMB18_X3Y80         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[5])
                                                      0.006     1.420    inst2/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 inst1/wr_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_bram_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.039ns (18.224%)  route 0.175ns (81.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      0.366ns (routing 0.007ns, distribution 0.359ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.008ns, distribution 0.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.366     1.294    inst1/clk
    SLICE_X39Y202        FDRE                                         r  inst1/wr_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y202        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.333 r  inst1/wr_tmp_reg[2]/Q
                         net (fo=4, routed)           0.175     1.508    inst2/O1[2]
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/mem_reg_bram_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.496     1.692    inst2/clk
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/mem_reg_bram_0/CLKBWRCLK
                         clock pessimism             -0.301     1.391    
    RAMB18_X3Y80         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.006     1.397    inst2/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 inst1/wr_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_bram_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.039ns (17.808%)  route 0.180ns (82.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      0.366ns (routing 0.007ns, distribution 0.359ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.008ns, distribution 0.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.366     1.294    inst1/clk
    SLICE_X39Y202        FDRE                                         r  inst1/wr_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y202        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.333 r  inst1/wr_tmp_reg[1]/Q
                         net (fo=5, routed)           0.180     1.513    inst2/O1[1]
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/mem_reg_bram_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.496     1.692    inst2/clk
    RAMB18_X3Y80         RAMB18E2                                     r  inst2/mem_reg_bram_0/CLKBWRCLK
                         clock pessimism             -0.301     1.391    
    RAMB18_X3Y80         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.006     1.397    inst2/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 inst1/rd_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/rd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.089ns (51.149%)  route 0.085ns (48.851%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Net Delay (Source):      0.363ns (routing 0.007ns, distribution 0.356ns)
  Clock Net Delay (Destination): 0.414ns (routing 0.008ns, distribution 0.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.820     0.820 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.820    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.911    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.928 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.363     1.291    inst1/clk
    SLICE_X39Y202        FDRE                                         r  inst1/rd_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y202        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.332 r  inst1/rd_tmp_reg[3]/Q
                         net (fo=7, routed)           0.079     1.411    inst1/p_0_in
    SLICE_X39Y202        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.048     1.459 r  inst1/rd_tmp[3]_i_2/O
                         net (fo=1, routed)           0.006     1.465    inst1/p_0_in__0[3]
    SLICE_X39Y202        FDRE                                         r  inst1/rd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.064     1.064 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.064 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.177    clk_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.196 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.414     1.610    inst1/clk
    SLICE_X39Y202        FDRE                                         r  inst1/rd_tmp_reg[3]/C
                         clock pessimism             -0.313     1.297    
    SLICE_X39Y202        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.344    inst1/rd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.429 }
Period(ns):         2.857
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         2.857       1.288      RAMB18_X3Y80      inst2/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         2.857       1.502      RAMB18_X3Y80      inst2/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         2.857       1.567      BUFGCE_HDIO_X1Y6  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.550         2.857       2.307      SLICE_X40Y202     inst1/rd_tmp_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.857       2.307      SLICE_X40Y202     inst1/rd_tmp_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.857       2.307      SLICE_X39Y202     inst1/rd_tmp_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.857       2.307      SLICE_X39Y202     inst1/rd_tmp_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.857       2.307      SLICE_X39Y202     inst1/wr_tmp_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.857       2.307      SLICE_X39Y202     inst1/wr_tmp_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.857       2.307      SLICE_X39Y202     inst1/wr_tmp_reg[2]/C
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.428       0.886      RAMB18_X3Y80      inst2/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.428       0.886      RAMB18_X3Y80      inst2/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.428       0.886      RAMB18_X3Y80      inst2/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.428       0.886      RAMB18_X3Y80      inst2/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.428       1.153      SLICE_X39Y202     inst1/wr_tmp_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.428       1.153      SLICE_X39Y202     inst1/wr_tmp_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.428       1.153      SLICE_X39Y202     inst1/wr_tmp_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.428       1.153      SLICE_X39Y202     inst1/wr_tmp_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.428       1.153      SLICE_X40Y202     inst1/rd_tmp_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.428       1.153      SLICE_X40Y202     inst1/rd_tmp_reg[0]/C
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.429       0.887      RAMB18_X3Y80      inst2/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.429       0.887      RAMB18_X3Y80      inst2/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.429       0.887      RAMB18_X3Y80      inst2/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.429       0.887      RAMB18_X3Y80      inst2/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.429       1.154      SLICE_X39Y202     inst1/rd_tmp_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.429       1.154      SLICE_X39Y202     inst1/rd_tmp_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.429       1.154      SLICE_X40Y202     inst1/rd_tmp_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.429       1.154      SLICE_X40Y202     inst1/rd_tmp_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.429       1.154      SLICE_X40Y202     inst1/rd_tmp_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.429       1.154      SLICE_X40Y202     inst1/rd_tmp_reg[1]/C



