// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fiat_25519_carry_square_fiat_25519_carry_square,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=86,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=5769,HLS_SYN_LUT=7622,HLS_VERSION=2023_1_1}" *)

module fiat_25519_carry_square (
        ap_clk,
        ap_rst_n,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 37'd1;
parameter    ap_ST_fsm_state2 = 37'd2;
parameter    ap_ST_fsm_state3 = 37'd4;
parameter    ap_ST_fsm_state4 = 37'd8;
parameter    ap_ST_fsm_state5 = 37'd16;
parameter    ap_ST_fsm_state6 = 37'd32;
parameter    ap_ST_fsm_state7 = 37'd64;
parameter    ap_ST_fsm_state8 = 37'd128;
parameter    ap_ST_fsm_state9 = 37'd256;
parameter    ap_ST_fsm_state10 = 37'd512;
parameter    ap_ST_fsm_state11 = 37'd1024;
parameter    ap_ST_fsm_state12 = 37'd2048;
parameter    ap_ST_fsm_state13 = 37'd4096;
parameter    ap_ST_fsm_state14 = 37'd8192;
parameter    ap_ST_fsm_state15 = 37'd16384;
parameter    ap_ST_fsm_state16 = 37'd32768;
parameter    ap_ST_fsm_state17 = 37'd65536;
parameter    ap_ST_fsm_state18 = 37'd131072;
parameter    ap_ST_fsm_state19 = 37'd262144;
parameter    ap_ST_fsm_state20 = 37'd524288;
parameter    ap_ST_fsm_state21 = 37'd1048576;
parameter    ap_ST_fsm_state22 = 37'd2097152;
parameter    ap_ST_fsm_state23 = 37'd4194304;
parameter    ap_ST_fsm_state24 = 37'd8388608;
parameter    ap_ST_fsm_state25 = 37'd16777216;
parameter    ap_ST_fsm_state26 = 37'd33554432;
parameter    ap_ST_fsm_state27 = 37'd67108864;
parameter    ap_ST_fsm_state28 = 37'd134217728;
parameter    ap_ST_fsm_state29 = 37'd268435456;
parameter    ap_ST_fsm_state30 = 37'd536870912;
parameter    ap_ST_fsm_state31 = 37'd1073741824;
parameter    ap_ST_fsm_state32 = 37'd2147483648;
parameter    ap_ST_fsm_state33 = 37'd4294967296;
parameter    ap_ST_fsm_state34 = 37'd8589934592;
parameter    ap_ST_fsm_state35 = 37'd17179869184;
parameter    ap_ST_fsm_state36 = 37'd34359738368;
parameter    ap_ST_fsm_state37 = 37'd68719476736;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_ID_WIDTH = 1;
parameter    C_M_AXI_MEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_MEM_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_USER_VALUE = 0;
parameter    C_M_AXI_MEM_PROT_VALUE = 0;
parameter    C_M_AXI_MEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_AWADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_AWID;
output  [7:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [C_M_AXI_MEM_AWUSER_WIDTH - 1:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_WDATA;
output  [C_M_AXI_MEM_WSTRB_WIDTH - 1:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_WID;
output  [C_M_AXI_MEM_WUSER_WIDTH - 1:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_ARADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_ARID;
output  [7:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [C_M_AXI_MEM_ARUSER_WIDTH - 1:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_RID;
input  [C_M_AXI_MEM_RUSER_WIDTH - 1:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_BID;
input  [C_M_AXI_MEM_BUSER_WIDTH - 1:0] m_axi_mem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [36:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] out1;
wire   [63:0] arg1;
reg    mem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    mem_blk_n_AW;
wire    ap_CS_fsm_state30;
reg    mem_blk_n_B;
wire    ap_CS_fsm_state37;
wire   [63:0] arr_q0;
reg   [63:0] reg_708;
wire    ap_CS_fsm_state16;
wire   [63:0] arr_q1;
wire    ap_CS_fsm_state21;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_474_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_ap_done;
reg    ap_block_state21_on_subcall_done;
wire   [31:0] grp_fu_687_p2;
reg   [31:0] reg_714;
wire    ap_CS_fsm_state18;
reg   [63:0] reg_718;
wire    ap_CS_fsm_state20;
wire   [63:0] grp_fu_607_p2;
reg   [63:0] reg_723;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state22;
reg   [61:0] trunc_ln_reg_1824;
reg   [61:0] trunc_ln1_reg_1830;
wire   [30:0] empty_40_fu_763_p1;
reg   [30:0] empty_40_reg_1844;
wire    ap_CS_fsm_state12;
reg   [31:0] mul16_reg_1850;
wire   [30:0] empty_32_fu_811_p1;
reg   [30:0] empty_32_reg_1890;
wire    ap_CS_fsm_state13;
wire   [30:0] empty_33_fu_815_p1;
reg   [30:0] empty_33_reg_1895;
wire   [30:0] empty_34_fu_819_p1;
reg   [30:0] empty_34_reg_1900;
wire   [30:0] empty_35_fu_823_p1;
reg   [30:0] empty_35_reg_1905;
wire   [30:0] empty_36_fu_827_p1;
reg   [30:0] empty_36_reg_1910;
wire   [30:0] empty_37_fu_831_p1;
reg   [30:0] empty_37_reg_1916;
wire   [30:0] empty_38_fu_835_p1;
reg   [30:0] empty_38_reg_1922;
wire   [30:0] empty_39_fu_839_p1;
reg   [30:0] empty_39_reg_1928;
wire   [30:0] empty_41_fu_843_p1;
reg   [30:0] empty_41_reg_1934;
wire   [30:0] empty_42_fu_847_p1;
reg   [30:0] empty_42_reg_1940;
wire   [30:0] empty_43_fu_851_p1;
reg   [30:0] empty_43_reg_1946;
wire    ap_CS_fsm_state15;
wire   [3:0] arr_addr_reg_1964;
wire    ap_CS_fsm_state17;
wire   [3:0] arr_addr_2_reg_1969;
reg   [63:0] arr_load_9_reg_1974;
reg   [63:0] arr_load_2_reg_1979;
wire   [3:0] arr_addr_4_reg_1984;
wire   [3:0] arr_addr_1_reg_1995;
reg   [63:0] arr_load_4_reg_2000;
wire   [3:0] arr_addr_6_reg_2005;
reg   [63:0] arr_load_8_reg_2010;
wire   [62:0] zext_ln40_4_fu_864_p1;
reg   [62:0] zext_ln40_4_reg_2015;
wire   [63:0] add_ln40_fu_881_p2;
reg   [63:0] add_ln40_reg_2024;
reg   [63:0] arr_load_6_reg_2035;
wire   [3:0] arr_addr_5_reg_2040;
wire   [31:0] mul244_fu_693_p2;
reg   [31:0] mul244_reg_2045;
wire   [31:0] mul316_fu_698_p2;
reg   [31:0] mul316_reg_2051;
wire   [63:0] add_ln40_1_fu_913_p2;
reg   [63:0] add_ln40_1_reg_2056;
wire   [63:0] add_ln40_2_fu_938_p2;
reg   [63:0] add_ln40_2_reg_2061;
wire   [63:0] add_ln40_3_fu_963_p2;
reg   [63:0] add_ln40_3_reg_2066;
wire   [63:0] add_ln40_4_fu_983_p2;
reg   [63:0] add_ln40_4_reg_2071;
wire   [63:0] add_ln40_5_fu_1006_p2;
reg   [63:0] add_ln40_5_reg_2076;
wire   [63:0] mul211_fu_612_p2;
reg   [63:0] mul211_reg_2087;
wire   [63:0] mul221_fu_617_p2;
reg   [63:0] mul221_reg_2092;
wire   [63:0] mul229_fu_622_p2;
reg   [63:0] mul229_reg_2097;
wire   [63:0] mul237_fu_627_p2;
reg   [63:0] mul237_reg_2102;
wire   [63:0] mul246_fu_632_p2;
reg   [63:0] mul246_reg_2107;
wire   [63:0] mul254_fu_637_p2;
reg   [63:0] mul254_reg_2112;
wire   [63:0] mul262_fu_642_p2;
reg   [63:0] mul262_reg_2117;
wire   [63:0] mul3_fu_1089_p3;
reg   [63:0] mul3_reg_2122;
wire   [63:0] mul4_fu_1103_p3;
reg   [63:0] mul4_reg_2127;
wire   [63:0] mul290_fu_647_p2;
reg   [63:0] mul290_reg_2132;
wire   [63:0] mul299_fu_652_p2;
reg   [63:0] mul299_reg_2137;
wire   [63:0] mul5_fu_1112_p3;
reg   [63:0] mul5_reg_2142;
wire   [63:0] mul318_fu_657_p2;
reg   [63:0] mul318_reg_2147;
wire   [63:0] mul325_fu_662_p2;
reg   [63:0] mul325_reg_2152;
wire   [63:0] mul6_fu_1125_p3;
reg   [63:0] mul6_reg_2157;
wire   [63:0] mul344_fu_667_p2;
reg   [63:0] mul344_reg_2162;
wire   [63:0] mul353_fu_672_p2;
reg   [63:0] mul353_reg_2167;
wire   [63:0] mul360_fu_677_p2;
reg   [63:0] mul360_reg_2172;
wire   [63:0] mul369_fu_682_p2;
reg   [63:0] mul369_reg_2177;
wire   [24:0] trunc_ln113_12_fu_1154_p1;
reg   [24:0] trunc_ln113_12_reg_2182;
wire   [24:0] trunc_ln113_8_fu_1162_p1;
reg   [24:0] trunc_ln113_8_reg_2190;
wire    ap_CS_fsm_state23;
wire   [25:0] trunc_ln113_fu_1186_p1;
reg   [25:0] trunc_ln113_reg_2207;
wire    ap_CS_fsm_state24;
reg   [37:0] lshr_ln113_6_reg_2213;
reg   [24:0] trunc_ln113_13_reg_2218;
wire   [24:0] add_ln114_2_fu_1409_p2;
reg   [24:0] add_ln114_2_reg_2223;
wire   [25:0] add_ln115_2_fu_1415_p2;
reg   [25:0] add_ln115_2_reg_2229;
wire   [24:0] add_ln116_fu_1421_p2;
reg   [24:0] add_ln116_reg_2234;
wire   [25:0] add_ln117_fu_1427_p2;
reg   [25:0] add_ln117_reg_2239;
wire   [24:0] add_ln118_fu_1433_p2;
reg   [24:0] add_ln118_reg_2244;
wire   [25:0] add_ln119_fu_1438_p2;
reg   [25:0] add_ln119_reg_2249;
reg   [38:0] trunc_ln113_18_reg_2254;
wire    ap_CS_fsm_state25;
wire   [24:0] add_ln120_fu_1537_p2;
reg   [24:0] add_ln120_reg_2259;
wire   [25:0] add_ln121_fu_1541_p2;
reg   [25:0] add_ln121_reg_2264;
wire   [24:0] add_ln122_fu_1547_p2;
reg   [24:0] add_ln122_reg_2269;
reg   [0:0] tmp_reg_2274;
wire    ap_CS_fsm_state26;
reg   [3:0] out1_w_address0;
reg    out1_w_ce0;
reg    out1_w_we0;
reg   [26:0] out1_w_d0;
wire   [26:0] out1_w_q0;
reg   [3:0] out1_w_address1;
reg    out1_w_ce1;
reg    out1_w_we1;
reg   [26:0] out1_w_d1;
reg   [3:0] arr_address0;
reg    arr_ce0;
reg    arr_we0;
reg   [63:0] arr_d0;
reg   [3:0] arr_address1;
reg    arr_ce1;
reg    arr_we1;
reg   [63:0] arr_d1;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_431_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_431_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_431_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_431_ap_ready;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_1_fu_431_arr_address0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_431_arr_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_431_arr_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_1_fu_431_arr_d0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_BREADY;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_3_018_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_3_018_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_3_017_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_3_017_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_3_016_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_3_016_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_2_015_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_2_015_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_2_014_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_2_014_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_2_013_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_2_013_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_1_012_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_1_012_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_1_011_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_1_011_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_1_010_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_1_010_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_07_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_07_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_04_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_04_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_01_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_01_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_ready;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_d0;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_ce1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_474_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_474_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_474_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_474_add8117_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_474_add8117_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_add18016_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_add18016_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_add15115_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_add15115_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_add13114_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_add13114_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_add11813_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_add11813_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add21330_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add21330_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add23927_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add23927_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add27425_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add27425_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add30123_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add30123_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add33721_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add33721_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add37119_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add37119_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_p_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_p_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_BREADY;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_out1_w_address0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_out1_w_ce0;
reg    mem_AWVALID;
wire    mem_AWREADY;
reg   [63:0] mem_AWADDR;
reg   [31:0] mem_AWLEN;
reg    mem_WVALID;
wire    mem_WREADY;
reg    mem_ARVALID;
wire    mem_ARREADY;
reg   [63:0] mem_ARADDR;
reg   [31:0] mem_ARLEN;
wire    mem_RVALID;
reg    mem_RREADY;
wire   [31:0] mem_RDATA;
wire   [8:0] mem_RFIFONUM;
wire    mem_BVALID;
reg    mem_BREADY;
reg    grp_fiat_25519_carry_square_Pipeline_1_fu_431_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_start_reg;
wire    ap_CS_fsm_state14;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_474_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_ap_start_reg;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire  signed [63:0] sext_ln17_fu_749_p1;
wire  signed [63:0] sext_ln126_fu_1670_p1;
wire   [26:0] zext_ln113_1_fu_1566_p1;
wire   [26:0] zext_ln114_1_fu_1603_p1;
wire   [26:0] add_ln115_1_fu_1631_p2;
wire   [26:0] zext_ln116_fu_1638_p1;
wire   [26:0] zext_ln117_fu_1646_p1;
wire   [26:0] zext_ln118_fu_1650_p1;
wire   [26:0] zext_ln119_fu_1654_p1;
wire   [26:0] zext_ln120_fu_1658_p1;
wire   [26:0] zext_ln121_fu_1662_p1;
wire   [26:0] zext_ln122_fu_1666_p1;
reg   [31:0] grp_fu_571_p0;
reg   [31:0] grp_fu_571_p1;
wire   [62:0] zext_ln40_6_fu_869_p1;
wire   [62:0] zext_ln40_7_fu_901_p1;
wire   [31:0] mul_ln40_2_fu_575_p0;
wire   [31:0] mul_ln40_2_fu_575_p1;
wire   [62:0] zext_ln40_8_fu_924_p1;
wire   [31:0] mul_ln40_3_fu_579_p0;
wire   [31:0] mul_ln40_3_fu_579_p1;
wire   [62:0] zext_ln40_9_fu_950_p1;
wire   [31:0] mul_ln40_4_fu_583_p0;
wire   [31:0] mul_ln40_4_fu_583_p1;
wire   [62:0] zext_ln40_10_fu_970_p1;
wire   [31:0] mul_ln40_5_fu_587_p0;
wire   [31:0] mul_ln40_5_fu_587_p1;
wire   [31:0] mul2722532_fu_591_p0;
wire   [62:0] mul219_cast_fu_1083_p1;
wire   [31:0] mul2722532_fu_591_p1;
wire   [31:0] mul2822430_fu_595_p0;
wire   [62:0] mul244_cast_fu_1098_p1;
wire   [31:0] mul2822430_fu_595_p1;
wire   [31:0] mul3092328_fu_599_p0;
wire   [31:0] mul3092328_fu_599_p1;
wire   [31:0] mul3352226_fu_603_p0;
wire   [31:0] mul3352226_fu_603_p1;
reg   [31:0] grp_fu_607_p0;
wire   [63:0] conv46_fu_855_p1;
wire   [63:0] zext_ln40_3_fu_944_p1;
reg   [31:0] grp_fu_607_p1;
wire   [63:0] conv153_fu_860_p1;
wire   [31:0] mul211_fu_612_p0;
wire   [31:0] mul211_fu_612_p1;
wire   [31:0] mul221_fu_617_p0;
wire   [63:0] zext_ln40_1_fu_896_p1;
wire   [31:0] mul221_fu_617_p1;
wire   [63:0] conv220_fu_1025_p1;
wire   [31:0] mul229_fu_622_p0;
wire   [63:0] conv225_fu_1032_p1;
wire   [31:0] mul229_fu_622_p1;
wire   [31:0] mul237_fu_627_p0;
wire   [63:0] conv233_fu_1051_p1;
wire   [31:0] mul237_fu_627_p1;
wire   [63:0] conv236_fu_1062_p1;
wire   [31:0] mul246_fu_632_p0;
wire   [31:0] mul246_fu_632_p1;
wire   [31:0] mul254_fu_637_p0;
wire   [31:0] mul254_fu_637_p1;
wire   [31:0] mul262_fu_642_p0;
wire   [63:0] conv261_fu_1077_p1;
wire   [31:0] mul262_fu_642_p1;
wire   [31:0] mul290_fu_647_p0;
wire   [31:0] mul290_fu_647_p1;
wire   [31:0] mul299_fu_652_p0;
wire   [31:0] mul299_fu_652_p1;
wire   [31:0] mul318_fu_657_p0;
wire   [31:0] mul318_fu_657_p1;
wire   [31:0] mul325_fu_662_p0;
wire   [31:0] mul325_fu_662_p1;
wire   [31:0] mul344_fu_667_p0;
wire   [31:0] mul344_fu_667_p1;
wire   [31:0] mul353_fu_672_p0;
wire   [31:0] mul353_fu_672_p1;
wire   [31:0] mul360_fu_677_p0;
wire   [63:0] zext_ln40_5_fu_989_p1;
wire   [31:0] mul360_fu_677_p1;
wire   [31:0] mul369_fu_682_p0;
wire   [31:0] mul369_fu_682_p1;
reg  signed [31:0] grp_fu_687_p0;
reg   [6:0] grp_fu_687_p1;
wire   [5:0] mul244_fu_693_p1;
wire   [6:0] mul316_fu_698_p1;
wire   [38:0] mul_ln113_fu_703_p0;
wire   [5:0] mul_ln113_fu_703_p1;
wire  signed [31:0] empty_40_fu_763_p0;
wire  signed [31:0] empty_37_fu_831_p0;
wire  signed [31:0] empty_39_fu_839_p0;
wire  signed [31:0] empty_41_fu_843_p0;
wire  signed [31:0] empty_42_fu_847_p0;
wire  signed [31:0] conv153_fu_860_p0;
wire  signed [31:0] zext_ln40_6_fu_869_p0;
wire   [62:0] grp_fu_571_p2;
wire   [63:0] shl_ln_fu_873_p3;
wire  signed [31:0] zext_ln40_fu_892_p0;
wire  signed [31:0] zext_ln40_1_fu_896_p0;
wire  signed [31:0] zext_ln40_7_fu_901_p0;
wire   [63:0] shl_ln40_1_fu_905_p3;
wire  signed [31:0] zext_ln40_2_fu_920_p0;
wire  signed [31:0] zext_ln40_8_fu_924_p0;
wire   [62:0] mul_ln40_2_fu_575_p2;
wire   [63:0] shl_ln40_2_fu_930_p3;
wire   [62:0] mul_ln40_3_fu_579_p2;
wire   [63:0] shl_ln40_3_fu_955_p3;
wire   [62:0] mul_ln40_4_fu_583_p2;
wire   [63:0] shl_ln40_4_fu_975_p3;
wire   [62:0] mul_ln40_5_fu_587_p2;
wire   [63:0] shl_ln40_5_fu_998_p3;
wire  signed [31:0] conv206_fu_1021_p0;
wire   [31:0] empty_44_fu_1041_p2;
wire   [31:0] empty_45_fu_1057_p2;
wire   [31:0] empty_46_fu_1072_p2;
wire   [62:0] mul2722532_fu_591_p2;
wire   [62:0] mul2822430_fu_595_p2;
wire   [62:0] mul3092328_fu_599_p2;
wire   [62:0] mul3352226_fu_603_p2;
wire   [31:0] empty_47_fu_1134_p2;
wire   [31:0] empty_48_fu_1144_p2;
wire   [37:0] lshr_ln_fu_1190_p4;
wire   [63:0] zext_ln113_2_fu_1200_p1;
wire   [63:0] add_ln113_fu_1218_p2;
wire   [38:0] lshr_ln113_1_fu_1224_p4;
wire   [63:0] zext_ln113_3_fu_1234_p1;
wire   [63:0] add_ln113_1_fu_1252_p2;
wire   [37:0] lshr_ln113_2_fu_1258_p4;
wire   [63:0] zext_ln113_4_fu_1268_p1;
wire   [63:0] add_ln113_2_fu_1286_p2;
wire   [38:0] lshr_ln113_3_fu_1292_p4;
wire   [63:0] zext_ln113_5_fu_1302_p1;
wire   [63:0] add_ln113_3_fu_1320_p2;
wire   [37:0] lshr_ln113_4_fu_1326_p4;
wire   [63:0] zext_ln113_6_fu_1336_p1;
wire   [63:0] add_ln113_4_fu_1350_p2;
wire   [38:0] lshr_ln113_5_fu_1355_p4;
wire   [63:0] zext_ln113_7_fu_1365_p1;
wire   [63:0] add_ln113_5_fu_1383_p2;
wire   [24:0] trunc_ln113_3_fu_1208_p4;
wire   [24:0] trunc_ln113_1_fu_1204_p1;
wire   [25:0] trunc_ln113_5_fu_1242_p4;
wire   [25:0] trunc_ln113_2_fu_1238_p1;
wire   [24:0] trunc_ln113_7_fu_1276_p4;
wire   [24:0] trunc_ln113_4_fu_1272_p1;
wire   [25:0] trunc_ln113_9_fu_1310_p4;
wire   [25:0] trunc_ln113_6_fu_1306_p1;
wire   [24:0] trunc_ln113_s_fu_1340_p4;
wire   [25:0] trunc_ln113_11_fu_1373_p4;
wire   [25:0] trunc_ln113_10_fu_1369_p1;
wire   [63:0] zext_ln113_8_fu_1451_p1;
wire   [63:0] add_ln113_6_fu_1454_p2;
wire   [38:0] lshr_ln113_7_fu_1459_p4;
wire   [63:0] zext_ln113_9_fu_1469_p1;
wire   [63:0] add_ln113_7_fu_1487_p2;
wire   [37:0] lshr_ln113_8_fu_1493_p4;
wire   [63:0] zext_ln113_10_fu_1503_p1;
wire   [63:0] add_ln113_8_fu_1521_p2;
wire   [25:0] trunc_ln113_15_fu_1477_p4;
wire   [25:0] trunc_ln113_14_fu_1473_p1;
wire   [24:0] trunc_ln113_17_fu_1511_p4;
wire   [24:0] trunc_ln113_16_fu_1507_p1;
wire   [43:0] mul_ln113_fu_703_p2;
wire   [25:0] trunc_ln113_19_fu_1557_p1;
wire   [25:0] add_ln113_9_fu_1561_p2;
wire   [43:0] zext_ln114_fu_1571_p1;
wire   [43:0] add_ln114_fu_1574_p2;
wire   [17:0] tmp_s_fu_1580_p4;
wire   [24:0] zext_ln114_3_fu_1594_p1;
wire   [24:0] add_ln114_1_fu_1598_p2;
wire   [25:0] zext_ln114_2_fu_1590_p1;
wire   [25:0] zext_ln115_fu_1608_p1;
wire   [25:0] add_ln115_fu_1611_p2;
wire   [26:0] zext_ln115_2_fu_1628_p1;
wire   [26:0] zext_ln115_1_fu_1625_p1;
reg   [36:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_block_state11_on_subcall_done;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
reg    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
reg    ap_ST_fsm_state37_blk;
wire   [63:0] mul211_fu_612_p00;
wire   [63:0] mul211_fu_612_p10;
wire   [63:0] mul229_fu_622_p10;
wire   [63:0] mul246_fu_632_p00;
wire   [63:0] mul299_fu_652_p00;
wire   [63:0] mul318_fu_657_p00;
wire   [63:0] mul318_fu_657_p10;
wire   [63:0] mul344_fu_667_p10;
wire   [63:0] mul353_fu_672_p10;
wire   [63:0] mul369_fu_682_p10;
wire   [43:0] mul_ln113_fu_703_p00;
wire   [62:0] mul_ln40_5_fu_587_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 37'd1;
#0 grp_fiat_25519_carry_square_Pipeline_1_fu_431_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_474_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_ap_start_reg = 1'b0;
end

fiat_25519_carry_square_out1_w_RAM_AUTO_1R1W #(
    .DataWidth( 27 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
out1_w_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out1_w_address0),
    .ce0(out1_w_ce0),
    .we0(out1_w_we0),
    .d0(out1_w_d0),
    .q0(out1_w_q0),
    .address1(out1_w_address1),
    .ce1(out1_w_ce1),
    .we1(out1_w_we1),
    .d1(out1_w_d1)
);

fiat_25519_carry_square_arr_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
arr_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arr_address0),
    .ce0(arr_ce0),
    .we0(arr_we0),
    .d0(arr_d0),
    .q0(arr_q0),
    .address1(arr_address1),
    .ce1(arr_ce1),
    .we1(arr_we1),
    .d1(arr_d1),
    .q1(arr_q1)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_1 grp_fiat_25519_carry_square_Pipeline_1_fu_431(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_1_fu_431_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_1_fu_431_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_1_fu_431_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_1_fu_431_ap_ready),
    .arr_address0(grp_fiat_25519_carry_square_Pipeline_1_fu_431_arr_address0),
    .arr_ce0(grp_fiat_25519_carry_square_Pipeline_1_fu_431_arr_ce0),
    .arr_we0(grp_fiat_25519_carry_square_Pipeline_1_fu_431_arr_we0),
    .arr_d0(grp_fiat_25519_carry_square_Pipeline_1_fu_431_arr_d0)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_1_READ grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln17(trunc_ln_reg_1824),
    .arg1_r_2_3_018_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_3_018_out),
    .arg1_r_2_3_018_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_3_018_out_ap_vld),
    .arg1_r_1_3_017_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_3_017_out),
    .arg1_r_1_3_017_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_3_017_out_ap_vld),
    .arg1_r_0_3_016_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_3_016_out),
    .arg1_r_0_3_016_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_3_016_out_ap_vld),
    .arg1_r_2_2_015_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_2_015_out),
    .arg1_r_2_2_015_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_2_015_out_ap_vld),
    .arg1_r_1_2_014_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_2_014_out),
    .arg1_r_1_2_014_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_2_014_out_ap_vld),
    .arg1_r_0_2_013_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_2_013_out),
    .arg1_r_0_2_013_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_2_013_out_ap_vld),
    .arg1_r_2_1_012_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_1_012_out),
    .arg1_r_2_1_012_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_1_012_out_ap_vld),
    .arg1_r_1_1_011_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_1_011_out),
    .arg1_r_1_1_011_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_1_011_out_ap_vld),
    .arg1_r_0_1_010_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_1_010_out),
    .arg1_r_0_1_010_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_1_010_out_ap_vld),
    .arg1_r_2_07_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_07_out),
    .arg1_r_2_07_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_07_out_ap_vld),
    .arg1_r_1_04_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_04_out),
    .arg1_r_1_04_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_04_out_ap_vld),
    .arg1_r_0_01_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_01_out),
    .arg1_r_0_01_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_01_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_ready),
    .arg1_r_0_01_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_01_out),
    .arg1_r_1_04_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_04_out),
    .arg1_r_2_07_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_07_out),
    .arg1_r_0_1_010_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_1_010_out),
    .arg1_r_1_1_011_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_1_011_out),
    .arg1_r_2_1_012_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_1_012_out),
    .arg1_r_0_2_013_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_2_013_out),
    .arg1_r_1_2_014_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_2_014_out),
    .arg1_r_2_2_015_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_2_015_out),
    .arg1_r_0_3_016_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_3_016_out),
    .arg1_r_1_3_017_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_3_017_out),
    .arg1_r_2_3_018_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_3_018_out),
    .arr_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_address0),
    .arr_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_ce0),
    .arr_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_we0),
    .arr_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_d0),
    .arr_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_address1),
    .arr_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_ce1),
    .arr_q1(arr_q1),
    .mul16(mul16_reg_1850),
    .zext_ln23(mul16_reg_1850)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_474(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_474_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_474_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_474_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_474_ap_ready),
    .arr_load_6(arr_load_6_reg_2035),
    .arg1_r_1_04_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_04_out),
    .arg1_r_0_01_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_01_out),
    .arg1_r_1_1_011_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_1_011_out),
    .arg1_r_0_1_010_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_1_010_out),
    .arg1_r_1_2_014_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_2_014_out),
    .arg1_r_0_2_013_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_2_013_out),
    .arg1_r_1_3_017_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_3_017_out),
    .arg1_r_0_3_016_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_3_016_out),
    .arg1_r_1_04_cast(empty_43_reg_1946),
    .arg1_r_2_07_cast(empty_42_reg_1940),
    .arg1_r_1_1_011_cast(empty_41_reg_1934),
    .arg1_r_2_1_012_cast(empty_40_reg_1844),
    .arg1_r_1_2_014_cast(empty_39_reg_1928),
    .arg1_r_2_2_015_cast(empty_38_reg_1922),
    .arg1_r_1_3_017_cast(empty_37_reg_1916),
    .arg1_r_2_3_018_cast(empty_36_reg_1910),
    .add8117_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_474_add8117_out),
    .add8117_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_474_add8117_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_ap_ready),
    .add_ln40(add_ln40_reg_2024),
    .arr_load_10(arr_load_9_reg_1974),
    .arr_load_9(arr_load_8_reg_2010),
    .arr_load_8(reg_708),
    .arg1_r_0_01_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_01_out),
    .arg1_r_0_1_010_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_1_010_out),
    .arg1_r_0_2_013_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_2_013_out),
    .arg1_r_0_3_016_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_3_016_out),
    .arg1_r_1_04_cast(empty_43_reg_1946),
    .arg1_r_2_07_cast(empty_42_reg_1940),
    .arg1_r_1_1_011_cast(empty_41_reg_1934),
    .arg1_r_2_1_012_cast(empty_40_reg_1844),
    .arg1_r_1_2_014_cast(empty_39_reg_1928),
    .arg1_r_2_2_015_cast(empty_38_reg_1922),
    .arg1_r_1_3_017_cast(empty_37_reg_1916),
    .arg1_r_2_3_018_cast(empty_36_reg_1910),
    .arg1_r_0_01_cast(empty_35_reg_1905),
    .arg1_r_0_1_010_cast(empty_34_reg_1900),
    .arg1_r_0_2_013_cast(empty_33_reg_1895),
    .arg1_r_0_3_016_cast(empty_32_reg_1890),
    .mul157(reg_723),
    .add18016_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_add18016_out),
    .add18016_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_add18016_out_ap_vld),
    .add15115_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_add15115_out),
    .add15115_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_add15115_out_ap_vld),
    .add13114_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_add13114_out),
    .add13114_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_add13114_out_ap_vld),
    .add11813_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_add11813_out),
    .add11813_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_add11813_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_ap_ready),
    .add11813_reload(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_add11813_out),
    .add_ln40_2(add_ln40_2_reg_2061),
    .add_ln40_3(add_ln40_3_reg_2066),
    .add_ln40_4(add_ln40_4_reg_2071),
    .add_ln40_5(add_ln40_5_reg_2076),
    .add_ln40_1(add_ln40_1_reg_2056),
    .mul211(mul211_reg_2087),
    .mul202(reg_723),
    .mul229(mul229_reg_2097),
    .mul221(mul221_reg_2092),
    .mul237(mul237_reg_2102),
    .mul3(mul3_reg_2122),
    .mul246(mul246_reg_2107),
    .mul262(mul262_reg_2117),
    .mul254(mul254_reg_2112),
    .mul299(mul299_reg_2137),
    .mul4(mul4_reg_2127),
    .mul290(mul290_reg_2132),
    .mul5(mul5_reg_2142),
    .mul318(mul318_reg_2147),
    .mul325(mul325_reg_2152),
    .mul6(mul6_reg_2157),
    .mul360(mul360_reg_2172),
    .mul369(mul369_reg_2177),
    .mul353(mul353_reg_2167),
    .mul344(mul344_reg_2162),
    .add21330_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add21330_out),
    .add21330_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add21330_out_ap_vld),
    .add23927_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add23927_out),
    .add23927_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add23927_out_ap_vld),
    .add27425_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add27425_out),
    .add27425_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add27425_out_ap_vld),
    .add30123_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add30123_out),
    .add30123_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add30123_out_ap_vld),
    .add33721_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add33721_out),
    .add33721_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add33721_out_ap_vld),
    .add37119_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add37119_out),
    .add37119_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add37119_out_ap_vld),
    .p_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_p_out),
    .p_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_p_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_WRITE grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(mem_AWREADY),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(mem_WREADY),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(1'b0),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(1'b0),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(32'd0),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(9'd0),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(mem_BVALID),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln126(trunc_ln1_reg_1830),
    .out1_w_address0(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_out1_w_address0),
    .out1_w_ce0(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_out1_w_ce0),
    .out1_w_q0(out1_w_q0)
);

fiat_25519_carry_square_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .out1(out1),
    .arg1(arg1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

fiat_25519_carry_square_mem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
mem_m_axi_U(
    .AWVALID(m_axi_mem_AWVALID),
    .AWREADY(m_axi_mem_AWREADY),
    .AWADDR(m_axi_mem_AWADDR),
    .AWID(m_axi_mem_AWID),
    .AWLEN(m_axi_mem_AWLEN),
    .AWSIZE(m_axi_mem_AWSIZE),
    .AWBURST(m_axi_mem_AWBURST),
    .AWLOCK(m_axi_mem_AWLOCK),
    .AWCACHE(m_axi_mem_AWCACHE),
    .AWPROT(m_axi_mem_AWPROT),
    .AWQOS(m_axi_mem_AWQOS),
    .AWREGION(m_axi_mem_AWREGION),
    .AWUSER(m_axi_mem_AWUSER),
    .WVALID(m_axi_mem_WVALID),
    .WREADY(m_axi_mem_WREADY),
    .WDATA(m_axi_mem_WDATA),
    .WSTRB(m_axi_mem_WSTRB),
    .WLAST(m_axi_mem_WLAST),
    .WID(m_axi_mem_WID),
    .WUSER(m_axi_mem_WUSER),
    .ARVALID(m_axi_mem_ARVALID),
    .ARREADY(m_axi_mem_ARREADY),
    .ARADDR(m_axi_mem_ARADDR),
    .ARID(m_axi_mem_ARID),
    .ARLEN(m_axi_mem_ARLEN),
    .ARSIZE(m_axi_mem_ARSIZE),
    .ARBURST(m_axi_mem_ARBURST),
    .ARLOCK(m_axi_mem_ARLOCK),
    .ARCACHE(m_axi_mem_ARCACHE),
    .ARPROT(m_axi_mem_ARPROT),
    .ARQOS(m_axi_mem_ARQOS),
    .ARREGION(m_axi_mem_ARREGION),
    .ARUSER(m_axi_mem_ARUSER),
    .RVALID(m_axi_mem_RVALID),
    .RREADY(m_axi_mem_RREADY),
    .RDATA(m_axi_mem_RDATA),
    .RLAST(m_axi_mem_RLAST),
    .RID(m_axi_mem_RID),
    .RUSER(m_axi_mem_RUSER),
    .RRESP(m_axi_mem_RRESP),
    .BVALID(m_axi_mem_BVALID),
    .BREADY(m_axi_mem_BREADY),
    .BRESP(m_axi_mem_BRESP),
    .BID(m_axi_mem_BID),
    .BUSER(m_axi_mem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(mem_ARVALID),
    .I_ARREADY(mem_ARREADY),
    .I_ARADDR(mem_ARADDR),
    .I_ARLEN(mem_ARLEN),
    .I_RVALID(mem_RVALID),
    .I_RREADY(mem_RREADY),
    .I_RDATA(mem_RDATA),
    .I_RFIFONUM(mem_RFIFONUM),
    .I_AWVALID(mem_AWVALID),
    .I_AWREADY(mem_AWREADY),
    .I_AWADDR(mem_AWADDR),
    .I_AWLEN(mem_AWLEN),
    .I_WVALID(mem_WVALID),
    .I_WREADY(mem_WREADY),
    .I_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_WDATA),
    .I_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_WSTRB),
    .I_BVALID(mem_BVALID),
    .I_BREADY(mem_BREADY)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U133(
    .din0(grp_fu_571_p0),
    .din1(grp_fu_571_p1),
    .dout(grp_fu_571_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U134(
    .din0(mul_ln40_2_fu_575_p0),
    .din1(mul_ln40_2_fu_575_p1),
    .dout(mul_ln40_2_fu_575_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U135(
    .din0(mul_ln40_3_fu_579_p0),
    .din1(mul_ln40_3_fu_579_p1),
    .dout(mul_ln40_3_fu_579_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U136(
    .din0(mul_ln40_4_fu_583_p0),
    .din1(mul_ln40_4_fu_583_p1),
    .dout(mul_ln40_4_fu_583_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U137(
    .din0(mul_ln40_5_fu_587_p0),
    .din1(mul_ln40_5_fu_587_p1),
    .dout(mul_ln40_5_fu_587_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U138(
    .din0(mul2722532_fu_591_p0),
    .din1(mul2722532_fu_591_p1),
    .dout(mul2722532_fu_591_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U139(
    .din0(mul2822430_fu_595_p0),
    .din1(mul2822430_fu_595_p1),
    .dout(mul2822430_fu_595_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U140(
    .din0(mul3092328_fu_599_p0),
    .din1(mul3092328_fu_599_p1),
    .dout(mul3092328_fu_599_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U141(
    .din0(mul3352226_fu_603_p0),
    .din1(mul3352226_fu_603_p1),
    .dout(mul3352226_fu_603_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U142(
    .din0(grp_fu_607_p0),
    .din1(grp_fu_607_p1),
    .dout(grp_fu_607_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U143(
    .din0(mul211_fu_612_p0),
    .din1(mul211_fu_612_p1),
    .dout(mul211_fu_612_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U144(
    .din0(mul221_fu_617_p0),
    .din1(mul221_fu_617_p1),
    .dout(mul221_fu_617_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U145(
    .din0(mul229_fu_622_p0),
    .din1(mul229_fu_622_p1),
    .dout(mul229_fu_622_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U146(
    .din0(mul237_fu_627_p0),
    .din1(mul237_fu_627_p1),
    .dout(mul237_fu_627_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U147(
    .din0(mul246_fu_632_p0),
    .din1(mul246_fu_632_p1),
    .dout(mul246_fu_632_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U148(
    .din0(mul254_fu_637_p0),
    .din1(mul254_fu_637_p1),
    .dout(mul254_fu_637_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U149(
    .din0(mul262_fu_642_p0),
    .din1(mul262_fu_642_p1),
    .dout(mul262_fu_642_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U150(
    .din0(mul290_fu_647_p0),
    .din1(mul290_fu_647_p1),
    .dout(mul290_fu_647_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U151(
    .din0(mul299_fu_652_p0),
    .din1(mul299_fu_652_p1),
    .dout(mul299_fu_652_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U152(
    .din0(mul318_fu_657_p0),
    .din1(mul318_fu_657_p1),
    .dout(mul318_fu_657_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U153(
    .din0(mul325_fu_662_p0),
    .din1(mul325_fu_662_p1),
    .dout(mul325_fu_662_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U154(
    .din0(mul344_fu_667_p0),
    .din1(mul344_fu_667_p1),
    .dout(mul344_fu_667_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U155(
    .din0(mul353_fu_672_p0),
    .din1(mul353_fu_672_p1),
    .dout(mul353_fu_672_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U156(
    .din0(mul360_fu_677_p0),
    .din1(mul360_fu_677_p1),
    .dout(mul360_fu_677_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U157(
    .din0(mul369_fu_682_p0),
    .din1(mul369_fu_682_p1),
    .dout(mul369_fu_682_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U158(
    .din0(grp_fu_687_p0),
    .din1(grp_fu_687_p1),
    .dout(grp_fu_687_p2)
);

fiat_25519_carry_square_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U159(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_2_014_out),
    .din1(mul244_fu_693_p1),
    .dout(mul244_fu_693_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U160(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_1_011_out),
    .din1(mul316_fu_698_p1),
    .dout(mul316_fu_698_p2)
);

fiat_25519_carry_square_mul_39ns_6ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 44 ))
mul_39ns_6ns_44_1_1_U161(
    .din0(mul_ln113_fu_703_p0),
    .din1(mul_ln113_fu_703_p1),
    .dout(mul_ln113_fu_703_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_1_fu_431_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_1_fu_431_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_1_fu_431_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_1_fu_431_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state31)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_474_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_474_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_474_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_474_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state22)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (1'b0 == ap_block_state21_on_subcall_done))) begin
        reg_708 <= arr_q1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        reg_708 <= arr_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        reg_718 <= arr_q0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        reg_718 <= arr_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln114_2_reg_2223 <= add_ln114_2_fu_1409_p2;
        add_ln115_2_reg_2229 <= add_ln115_2_fu_1415_p2;
        add_ln116_reg_2234 <= add_ln116_fu_1421_p2;
        add_ln117_reg_2239 <= add_ln117_fu_1427_p2;
        add_ln118_reg_2244 <= add_ln118_fu_1433_p2;
        add_ln119_reg_2249 <= add_ln119_fu_1438_p2;
        lshr_ln113_6_reg_2213 <= {{add_ln113_5_fu_1383_p2[63:26]}};
        trunc_ln113_13_reg_2218 <= {{add_ln113_5_fu_1383_p2[50:26]}};
        trunc_ln113_reg_2207 <= trunc_ln113_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        add_ln120_reg_2259 <= add_ln120_fu_1537_p2;
        add_ln121_reg_2264 <= add_ln121_fu_1541_p2;
        add_ln122_reg_2269 <= add_ln122_fu_1547_p2;
        trunc_ln113_18_reg_2254 <= {{add_ln113_8_fu_1521_p2[63:25]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        add_ln40_1_reg_2056 <= add_ln40_1_fu_913_p2;
        add_ln40_2_reg_2061 <= add_ln40_2_fu_938_p2;
        add_ln40_3_reg_2066 <= add_ln40_3_fu_963_p2;
        add_ln40_4_reg_2071 <= add_ln40_4_fu_983_p2;
        add_ln40_5_reg_2076 <= add_ln40_5_fu_1006_p2;
        mul211_reg_2087 <= mul211_fu_612_p2;
        mul221_reg_2092 <= mul221_fu_617_p2;
        mul229_reg_2097 <= mul229_fu_622_p2;
        mul237_reg_2102 <= mul237_fu_627_p2;
        mul246_reg_2107 <= mul246_fu_632_p2;
        mul254_reg_2112 <= mul254_fu_637_p2;
        mul262_reg_2117 <= mul262_fu_642_p2;
        mul290_reg_2132 <= mul290_fu_647_p2;
        mul299_reg_2137 <= mul299_fu_652_p2;
        mul318_reg_2147 <= mul318_fu_657_p2;
        mul325_reg_2152 <= mul325_fu_662_p2;
        mul344_reg_2162 <= mul344_fu_667_p2;
        mul353_reg_2167 <= mul353_fu_672_p2;
        mul360_reg_2172 <= mul360_fu_677_p2;
        mul369_reg_2177 <= mul369_fu_682_p2;
        mul3_reg_2122[63 : 1] <= mul3_fu_1089_p3[63 : 1];
        mul4_reg_2127[63 : 1] <= mul4_fu_1103_p3[63 : 1];
        mul5_reg_2142[63 : 1] <= mul5_fu_1112_p3[63 : 1];
        mul6_reg_2157[63 : 1] <= mul6_fu_1125_p3[63 : 1];
        trunc_ln113_12_reg_2182 <= trunc_ln113_12_fu_1154_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln40_reg_2024 <= add_ln40_fu_881_p2;
        arr_load_6_reg_2035 <= arr_q1;
        zext_ln40_4_reg_2015[31 : 0] <= zext_ln40_4_fu_864_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_load_2_reg_1979 <= arr_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_load_4_reg_2000 <= arr_q0;
        arr_load_8_reg_2010 <= arr_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_load_9_reg_1974 <= arr_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        empty_32_reg_1890 <= empty_32_fu_811_p1;
        empty_33_reg_1895 <= empty_33_fu_815_p1;
        empty_34_reg_1900 <= empty_34_fu_819_p1;
        empty_35_reg_1905 <= empty_35_fu_823_p1;
        empty_36_reg_1910 <= empty_36_fu_827_p1;
        empty_37_reg_1916 <= empty_37_fu_831_p1;
        empty_38_reg_1922 <= empty_38_fu_835_p1;
        empty_39_reg_1928 <= empty_39_fu_839_p1;
        empty_41_reg_1934 <= empty_41_fu_843_p1;
        empty_42_reg_1940 <= empty_42_fu_847_p1;
        empty_43_reg_1946 <= empty_43_fu_851_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        empty_40_reg_1844 <= empty_40_fu_763_p1;
        mul16_reg_1850 <= grp_fu_687_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        mul244_reg_2045 <= mul244_fu_693_p2;
        mul316_reg_2051 <= mul316_fu_698_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state21))) begin
        reg_714 <= grp_fu_687_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19))) begin
        reg_723 <= grp_fu_607_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        tmp_reg_2274 <= add_ln115_fu_1611_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        trunc_ln113_8_reg_2190 <= trunc_ln113_8_fu_1162_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln1_reg_1830 <= {{out1[63:2]}};
        trunc_ln_reg_1824 <= {{arg1[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state11_on_subcall_done)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state21_on_subcall_done)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_ap_done == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((mem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state30_blk = 1'b1;
    end else begin
        ap_ST_fsm_state30_blk = 1'b0;
    end
end

assign ap_ST_fsm_state31_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_ap_done == 1'b0)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

always @ (*) begin
    if ((mem_BVALID == 1'b0)) begin
        ap_ST_fsm_state37_blk = 1'b1;
    end else begin
        ap_ST_fsm_state37_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        arr_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_address0 = arr_addr_2_reg_1969;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        arr_address0 = arr_addr_4_reg_1984;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        arr_address0 = arr_addr_1_reg_1995;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        arr_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_address0 = grp_fiat_25519_carry_square_Pipeline_1_fu_431_arr_address0;
    end else begin
        arr_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        arr_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_address1 = arr_addr_5_reg_2040;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        arr_address1 = arr_addr_6_reg_2005;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        arr_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        arr_address1 = arr_addr_reg_1964;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        arr_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_address1;
    end else begin
        arr_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16))) begin
        arr_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_ce0 = grp_fiat_25519_carry_square_Pipeline_1_fu_431_arr_ce0;
    end else begin
        arr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_state21) & (1'b0 == ap_block_state21_on_subcall_done)) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23)))) begin
        arr_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_ce1;
    end else begin
        arr_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add27425_out;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add23927_out;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add30123_out;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add37119_out;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_add13114_out;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_1_fu_431_arr_d0;
    end else begin
        arr_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        arr_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add21330_out;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add33721_out;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        arr_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_474_add8117_out;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        arr_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_add15115_out;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        arr_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_add18016_out;
    end else begin
        arr_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22))) begin
        arr_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_arr_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_we0 = grp_fiat_25519_carry_square_Pipeline_1_fu_431_arr_we0;
    end else begin
        arr_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23)))) begin
        arr_we1 = 1'b1;
    end else begin
        arr_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_571_p0 = zext_ln40_4_reg_2015;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_571_p0 = zext_ln40_4_fu_864_p1;
    end else begin
        grp_fu_571_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_571_p1 = zext_ln40_7_fu_901_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_571_p1 = zext_ln40_6_fu_869_p1;
    end else begin
        grp_fu_571_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_607_p0 = zext_ln40_3_fu_944_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_607_p0 = conv46_fu_855_p1;
    end else begin
        grp_fu_607_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_607_p1 = zext_ln40_3_fu_944_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_607_p1 = conv153_fu_860_p1;
    end else begin
        grp_fu_607_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_687_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_3_017_out;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_687_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_07_out;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_687_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_1_012_out;
    end else begin
        grp_fu_687_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_687_p1 = 32'd19;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state21))) begin
        grp_fu_687_p1 = 32'd38;
    end else begin
        grp_fu_687_p1 = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARADDR = sext_ln17_fu_749_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARADDR;
    end else begin
        mem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARLEN;
    end else begin
        mem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_ARVALID;
    end else begin
        mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        mem_AWADDR = sext_ln126_fu_1670_p1;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31))) begin
        mem_AWADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_AWADDR;
    end else begin
        mem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        mem_AWLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31))) begin
        mem_AWLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_AWLEN;
    end else begin
        mem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        mem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31))) begin
        mem_AWVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_AWVALID;
    end else begin
        mem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
        mem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31))) begin
        mem_BREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_BREADY;
    end else begin
        mem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_RREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_m_axi_mem_RREADY;
    end else begin
        mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31))) begin
        mem_WVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_m_axi_mem_WVALID;
    end else begin
        mem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        mem_blk_n_AW = m_axi_mem_AWREADY;
    end else begin
        mem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        mem_blk_n_B = m_axi_mem_BVALID;
    end else begin
        mem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        out1_w_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        out1_w_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out1_w_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        out1_w_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        out1_w_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        out1_w_address0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_out1_w_address0;
    end else begin
        out1_w_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        out1_w_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        out1_w_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out1_w_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        out1_w_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        out1_w_address1 = 64'd0;
    end else begin
        out1_w_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state30)))) begin
        out1_w_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        out1_w_ce0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_out1_w_ce0;
    end else begin
        out1_w_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state30)))) begin
        out1_w_ce1 = 1'b1;
    end else begin
        out1_w_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        out1_w_d0 = zext_ln122_fu_1666_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        out1_w_d0 = zext_ln120_fu_1658_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out1_w_d0 = zext_ln118_fu_1650_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        out1_w_d0 = zext_ln116_fu_1638_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        out1_w_d0 = zext_ln114_1_fu_1603_p1;
    end else begin
        out1_w_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        out1_w_d1 = zext_ln121_fu_1662_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        out1_w_d1 = zext_ln119_fu_1654_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out1_w_d1 = zext_ln117_fu_1646_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        out1_w_d1 = add_ln115_1_fu_1631_p2;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        out1_w_d1 = zext_ln113_1_fu_1566_p1;
    end else begin
        out1_w_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state30)))) begin
        out1_w_we0 = 1'b1;
    end else begin
        out1_w_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state30)))) begin
        out1_w_we1 = 1'b1;
    end else begin
        out1_w_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & (1'b0 == ap_block_state21_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln113_1_fu_1252_p2 = (zext_ln113_3_fu_1234_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add27425_out);

assign add_ln113_2_fu_1286_p2 = (zext_ln113_4_fu_1268_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add23927_out);

assign add_ln113_3_fu_1320_p2 = (zext_ln113_5_fu_1302_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add37119_out);

assign add_ln113_4_fu_1350_p2 = (zext_ln113_6_fu_1336_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_add18016_out);

assign add_ln113_5_fu_1383_p2 = (zext_ln113_7_fu_1365_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_add15115_out);

assign add_ln113_6_fu_1454_p2 = (zext_ln113_8_fu_1451_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_add13114_out);

assign add_ln113_7_fu_1487_p2 = (zext_ln113_9_fu_1469_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_p_out);

assign add_ln113_8_fu_1521_p2 = (zext_ln113_10_fu_1503_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_474_add8117_out);

assign add_ln113_9_fu_1561_p2 = (trunc_ln113_19_fu_1557_p1 + trunc_ln113_reg_2207);

assign add_ln113_fu_1218_p2 = (zext_ln113_2_fu_1200_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add30123_out);

assign add_ln114_1_fu_1598_p2 = (zext_ln114_3_fu_1594_p1 + add_ln114_2_reg_2223);

assign add_ln114_2_fu_1409_p2 = (trunc_ln113_3_fu_1208_p4 + trunc_ln113_1_fu_1204_p1);

assign add_ln114_fu_1574_p2 = (mul_ln113_fu_703_p2 + zext_ln114_fu_1571_p1);

assign add_ln115_1_fu_1631_p2 = (zext_ln115_2_fu_1628_p1 + zext_ln115_1_fu_1625_p1);

assign add_ln115_2_fu_1415_p2 = (trunc_ln113_5_fu_1242_p4 + trunc_ln113_2_fu_1238_p1);

assign add_ln115_fu_1611_p2 = (zext_ln114_2_fu_1590_p1 + zext_ln115_fu_1608_p1);

assign add_ln116_fu_1421_p2 = (trunc_ln113_7_fu_1276_p4 + trunc_ln113_4_fu_1272_p1);

assign add_ln117_fu_1427_p2 = (trunc_ln113_9_fu_1310_p4 + trunc_ln113_6_fu_1306_p1);

assign add_ln118_fu_1433_p2 = (trunc_ln113_s_fu_1340_p4 + trunc_ln113_8_reg_2190);

assign add_ln119_fu_1438_p2 = (trunc_ln113_11_fu_1373_p4 + trunc_ln113_10_fu_1369_p1);

assign add_ln120_fu_1537_p2 = (trunc_ln113_13_reg_2218 + trunc_ln113_12_reg_2182);

assign add_ln121_fu_1541_p2 = (trunc_ln113_15_fu_1477_p4 + trunc_ln113_14_fu_1473_p1);

assign add_ln122_fu_1547_p2 = (trunc_ln113_17_fu_1511_p4 + trunc_ln113_16_fu_1507_p1);

assign add_ln40_1_fu_913_p2 = (reg_718 + shl_ln40_1_fu_905_p3);

assign add_ln40_2_fu_938_p2 = (arr_load_2_reg_1979 + shl_ln40_2_fu_930_p3);

assign add_ln40_3_fu_963_p2 = (reg_708 + shl_ln40_3_fu_955_p3);

assign add_ln40_4_fu_983_p2 = (arr_load_4_reg_2000 + shl_ln40_4_fu_975_p3);

assign add_ln40_5_fu_1006_p2 = (arr_q1 + shl_ln40_5_fu_998_p3);

assign add_ln40_fu_881_p2 = (reg_718 + shl_ln_fu_873_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

always @ (*) begin
    ap_block_state11_on_subcall_done = ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_done == 1'b0) | (grp_fiat_25519_carry_square_Pipeline_1_fu_431_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state21_on_subcall_done = ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_ap_done == 1'b0) | (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_474_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign arr_addr_1_reg_1995 = 64'd4;

assign arr_addr_2_reg_1969 = 64'd5;

assign arr_addr_4_reg_1984 = 64'd7;

assign arr_addr_5_reg_2040 = 64'd8;

assign arr_addr_6_reg_2005 = 64'd9;

assign arr_addr_reg_1964 = 64'd3;

assign conv153_fu_860_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_07_out;

assign conv153_fu_860_p1 = $unsigned(conv153_fu_860_p0);

assign conv206_fu_1021_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_1_012_out;

assign conv220_fu_1025_p1 = reg_714;

assign conv225_fu_1032_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_01_out;

assign conv233_fu_1051_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_1_010_out;

assign conv236_fu_1062_p1 = empty_45_fu_1057_p2;

assign conv261_fu_1077_p1 = empty_46_fu_1072_p2;

assign conv46_fu_855_p1 = reg_714;

assign empty_32_fu_811_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_3_016_out[30:0];

assign empty_33_fu_815_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_2_013_out[30:0];

assign empty_34_fu_819_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_1_010_out[30:0];

assign empty_35_fu_823_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_01_out[30:0];

assign empty_36_fu_827_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_3_018_out[30:0];

assign empty_37_fu_831_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_3_017_out;

assign empty_37_fu_831_p1 = empty_37_fu_831_p0[30:0];

assign empty_38_fu_835_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_2_015_out[30:0];

assign empty_39_fu_839_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_2_014_out;

assign empty_39_fu_839_p1 = empty_39_fu_839_p0[30:0];

assign empty_40_fu_763_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_1_012_out;

assign empty_40_fu_763_p1 = empty_40_fu_763_p0[30:0];

assign empty_41_fu_843_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_1_011_out;

assign empty_41_fu_843_p1 = empty_41_fu_843_p0[30:0];

assign empty_42_fu_847_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_2_07_out;

assign empty_42_fu_847_p1 = empty_42_fu_847_p0[30:0];

assign empty_43_fu_851_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_04_out[30:0];

assign empty_44_fu_1041_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_3_016_out << 32'd1;

assign empty_45_fu_1057_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_2_013_out << 32'd1;

assign empty_46_fu_1072_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_1_010_out << 32'd1;

assign empty_47_fu_1134_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_04_out << 32'd1;

assign empty_48_fu_1144_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_3_016_out << 32'd2;

assign grp_fiat_25519_carry_square_Pipeline_1_fu_431_ap_start = grp_fiat_25519_carry_square_Pipeline_1_fu_431_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_563_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_455_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_474_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_474_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_ap_start_reg;

assign lshr_ln113_1_fu_1224_p4 = {{add_ln113_fu_1218_p2[63:25]}};

assign lshr_ln113_2_fu_1258_p4 = {{add_ln113_1_fu_1252_p2[63:26]}};

assign lshr_ln113_3_fu_1292_p4 = {{add_ln113_2_fu_1286_p2[63:25]}};

assign lshr_ln113_4_fu_1326_p4 = {{add_ln113_3_fu_1320_p2[63:26]}};

assign lshr_ln113_5_fu_1355_p4 = {{add_ln113_4_fu_1350_p2[63:25]}};

assign lshr_ln113_7_fu_1459_p4 = {{add_ln113_6_fu_1454_p2[63:25]}};

assign lshr_ln113_8_fu_1493_p4 = {{add_ln113_7_fu_1487_p2[63:26]}};

assign lshr_ln_fu_1190_p4 = {{grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add33721_out[63:26]}};

assign mul211_fu_612_p0 = mul211_fu_612_p00;

assign mul211_fu_612_p00 = mul16_reg_1850;

assign mul211_fu_612_p1 = mul211_fu_612_p10;

assign mul211_fu_612_p10 = $unsigned(conv206_fu_1021_p0);

assign mul219_cast_fu_1083_p1 = reg_714;

assign mul221_fu_617_p0 = zext_ln40_1_fu_896_p1;

assign mul221_fu_617_p1 = conv220_fu_1025_p1;

assign mul229_fu_622_p0 = conv225_fu_1032_p1;

assign mul229_fu_622_p1 = mul229_fu_622_p10;

assign mul229_fu_622_p10 = empty_44_fu_1041_p2;

assign mul237_fu_627_p0 = conv233_fu_1051_p1;

assign mul237_fu_627_p1 = conv236_fu_1062_p1;

assign mul244_cast_fu_1098_p1 = mul244_reg_2045;

assign mul244_fu_693_p1 = 32'd19;

assign mul246_fu_632_p0 = mul246_fu_632_p00;

assign mul246_fu_632_p00 = mul244_reg_2045;

assign mul246_fu_632_p1 = zext_ln40_1_fu_896_p1;

assign mul254_fu_637_p0 = conv225_fu_1032_p1;

assign mul254_fu_637_p1 = conv236_fu_1062_p1;

assign mul262_fu_642_p0 = conv261_fu_1077_p1;

assign mul262_fu_642_p1 = conv233_fu_1051_p1;

assign mul2722532_fu_591_p0 = mul219_cast_fu_1083_p1;

assign mul2722532_fu_591_p1 = zext_ln40_8_fu_924_p1;

assign mul2822430_fu_595_p0 = mul244_cast_fu_1098_p1;

assign mul2822430_fu_595_p1 = zext_ln40_8_fu_924_p1;

assign mul290_fu_647_p0 = conv261_fu_1077_p1;

assign mul290_fu_647_p1 = conv225_fu_1032_p1;

assign mul299_fu_652_p0 = mul299_fu_652_p00;

assign mul299_fu_652_p00 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_04_out;

assign mul299_fu_652_p1 = conv220_fu_1025_p1;

assign mul3092328_fu_599_p0 = mul244_cast_fu_1098_p1;

assign mul3092328_fu_599_p1 = zext_ln40_9_fu_950_p1;

assign mul316_fu_698_p1 = 32'd38;

assign mul318_fu_657_p0 = mul318_fu_657_p00;

assign mul318_fu_657_p00 = mul316_reg_2051;

assign mul318_fu_657_p1 = mul318_fu_657_p10;

assign mul318_fu_657_p10 = $unsigned(zext_ln40_2_fu_920_p0);

assign mul325_fu_662_p0 = conv225_fu_1032_p1;

assign mul325_fu_662_p1 = conv225_fu_1032_p1;

assign mul3352226_fu_603_p0 = mul219_cast_fu_1083_p1;

assign mul3352226_fu_603_p1 = zext_ln40_10_fu_970_p1;

assign mul344_fu_667_p0 = conv225_fu_1032_p1;

assign mul344_fu_667_p1 = mul344_fu_667_p10;

assign mul344_fu_667_p10 = empty_47_fu_1134_p2;

assign mul353_fu_672_p0 = conv233_fu_1051_p1;

assign mul353_fu_672_p1 = mul353_fu_672_p10;

assign mul353_fu_672_p10 = empty_48_fu_1144_p2;

assign mul360_fu_677_p0 = zext_ln40_5_fu_989_p1;

assign mul360_fu_677_p1 = zext_ln40_5_fu_989_p1;

assign mul369_fu_682_p0 = conv220_fu_1025_p1;

assign mul369_fu_682_p1 = mul369_fu_682_p10;

assign mul369_fu_682_p10 = $unsigned(zext_ln40_fu_892_p0);

assign mul3_fu_1089_p3 = {{mul2722532_fu_591_p2}, {1'd0}};

assign mul4_fu_1103_p3 = {{mul2822430_fu_595_p2}, {1'd0}};

assign mul5_fu_1112_p3 = {{mul3092328_fu_599_p2}, {1'd0}};

assign mul6_fu_1125_p3 = {{mul3352226_fu_603_p2}, {1'd0}};

assign mul_ln113_fu_703_p0 = mul_ln113_fu_703_p00;

assign mul_ln113_fu_703_p00 = trunc_ln113_18_reg_2254;

assign mul_ln113_fu_703_p1 = 44'd19;

assign mul_ln40_2_fu_575_p0 = zext_ln40_4_reg_2015;

assign mul_ln40_2_fu_575_p1 = zext_ln40_8_fu_924_p1;

assign mul_ln40_3_fu_579_p0 = zext_ln40_4_reg_2015;

assign mul_ln40_3_fu_579_p1 = zext_ln40_9_fu_950_p1;

assign mul_ln40_4_fu_583_p0 = zext_ln40_4_reg_2015;

assign mul_ln40_4_fu_583_p1 = zext_ln40_10_fu_970_p1;

assign mul_ln40_5_fu_587_p0 = zext_ln40_4_reg_2015;

assign mul_ln40_5_fu_587_p1 = mul_ln40_5_fu_587_p10;

assign mul_ln40_5_fu_587_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_2_013_out;

assign sext_ln126_fu_1670_p1 = $signed(trunc_ln1_reg_1830);

assign sext_ln17_fu_749_p1 = $signed(trunc_ln_reg_1824);

assign shl_ln40_1_fu_905_p3 = {{grp_fu_571_p2}, {1'd0}};

assign shl_ln40_2_fu_930_p3 = {{mul_ln40_2_fu_575_p2}, {1'd0}};

assign shl_ln40_3_fu_955_p3 = {{mul_ln40_3_fu_579_p2}, {1'd0}};

assign shl_ln40_4_fu_975_p3 = {{mul_ln40_4_fu_583_p2}, {1'd0}};

assign shl_ln40_5_fu_998_p3 = {{mul_ln40_5_fu_587_p2}, {1'd0}};

assign shl_ln_fu_873_p3 = {{grp_fu_571_p2}, {1'd0}};

assign tmp_s_fu_1580_p4 = {{add_ln114_fu_1574_p2[43:26]}};

assign trunc_ln113_10_fu_1369_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_add15115_out[25:0];

assign trunc_ln113_11_fu_1373_p4 = {{add_ln113_4_fu_1350_p2[50:25]}};

assign trunc_ln113_12_fu_1154_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_add13114_out[24:0];

assign trunc_ln113_14_fu_1473_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_p_out[25:0];

assign trunc_ln113_15_fu_1477_p4 = {{add_ln113_6_fu_1454_p2[50:25]}};

assign trunc_ln113_16_fu_1507_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_474_add8117_out[24:0];

assign trunc_ln113_17_fu_1511_p4 = {{add_ln113_7_fu_1487_p2[50:26]}};

assign trunc_ln113_19_fu_1557_p1 = mul_ln113_fu_703_p2[25:0];

assign trunc_ln113_1_fu_1204_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add30123_out[24:0];

assign trunc_ln113_2_fu_1238_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add27425_out[25:0];

assign trunc_ln113_3_fu_1208_p4 = {{grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add33721_out[50:26]}};

assign trunc_ln113_4_fu_1272_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add23927_out[24:0];

assign trunc_ln113_5_fu_1242_p4 = {{add_ln113_fu_1218_p2[50:25]}};

assign trunc_ln113_6_fu_1306_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add37119_out[25:0];

assign trunc_ln113_7_fu_1276_p4 = {{add_ln113_1_fu_1252_p2[50:26]}};

assign trunc_ln113_8_fu_1162_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_497_add18016_out[24:0];

assign trunc_ln113_9_fu_1310_p4 = {{add_ln113_2_fu_1286_p2[50:25]}};

assign trunc_ln113_fu_1186_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_526_add33721_out[25:0];

assign trunc_ln113_s_fu_1340_p4 = {{add_ln113_3_fu_1320_p2[50:26]}};

assign zext_ln113_10_fu_1503_p1 = lshr_ln113_8_fu_1493_p4;

assign zext_ln113_1_fu_1566_p1 = add_ln113_9_fu_1561_p2;

assign zext_ln113_2_fu_1200_p1 = lshr_ln_fu_1190_p4;

assign zext_ln113_3_fu_1234_p1 = lshr_ln113_1_fu_1224_p4;

assign zext_ln113_4_fu_1268_p1 = lshr_ln113_2_fu_1258_p4;

assign zext_ln113_5_fu_1302_p1 = lshr_ln113_3_fu_1292_p4;

assign zext_ln113_6_fu_1336_p1 = lshr_ln113_4_fu_1326_p4;

assign zext_ln113_7_fu_1365_p1 = lshr_ln113_5_fu_1355_p4;

assign zext_ln113_8_fu_1451_p1 = lshr_ln113_6_reg_2213;

assign zext_ln113_9_fu_1469_p1 = lshr_ln113_7_fu_1459_p4;

assign zext_ln114_1_fu_1603_p1 = add_ln114_1_fu_1598_p2;

assign zext_ln114_2_fu_1590_p1 = tmp_s_fu_1580_p4;

assign zext_ln114_3_fu_1594_p1 = tmp_s_fu_1580_p4;

assign zext_ln114_fu_1571_p1 = trunc_ln113_reg_2207;

assign zext_ln115_1_fu_1625_p1 = tmp_reg_2274;

assign zext_ln115_2_fu_1628_p1 = add_ln115_2_reg_2229;

assign zext_ln115_fu_1608_p1 = add_ln114_2_reg_2223;

assign zext_ln116_fu_1638_p1 = add_ln116_reg_2234;

assign zext_ln117_fu_1646_p1 = add_ln117_reg_2239;

assign zext_ln118_fu_1650_p1 = add_ln118_reg_2244;

assign zext_ln119_fu_1654_p1 = add_ln119_reg_2249;

assign zext_ln120_fu_1658_p1 = add_ln120_reg_2259;

assign zext_ln121_fu_1662_p1 = add_ln121_reg_2264;

assign zext_ln122_fu_1666_p1 = add_ln122_reg_2269;

assign zext_ln40_10_fu_970_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_3_016_out;

assign zext_ln40_1_fu_896_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_2_014_out;

assign zext_ln40_1_fu_896_p1 = $unsigned(zext_ln40_1_fu_896_p0);

assign zext_ln40_2_fu_920_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_1_011_out;

assign zext_ln40_3_fu_944_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_04_out;

assign zext_ln40_4_fu_864_p1 = reg_714;

assign zext_ln40_5_fu_989_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_0_2_013_out;

assign zext_ln40_6_fu_869_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_3_017_out;

assign zext_ln40_6_fu_869_p1 = $unsigned(zext_ln40_6_fu_869_p0);

assign zext_ln40_7_fu_901_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_2_014_out;

assign zext_ln40_7_fu_901_p1 = $unsigned(zext_ln40_7_fu_901_p0);

assign zext_ln40_8_fu_924_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_1_011_out;

assign zext_ln40_8_fu_924_p1 = $unsigned(zext_ln40_8_fu_924_p0);

assign zext_ln40_9_fu_950_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_04_out;

assign zext_ln40_fu_892_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_arg1_r_1_3_017_out;

always @ (posedge ap_clk) begin
    zext_ln40_4_reg_2015[62:32] <= 31'b0000000000000000000000000000000;
    mul3_reg_2122[0] <= 1'b0;
    mul4_reg_2127[0] <= 1'b0;
    mul5_reg_2142[0] <= 1'b0;
    mul6_reg_2157[0] <= 1'b0;
end

endmodule //fiat_25519_carry_square
