;redcode
;assert 1
	SPL 0, <54
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 401, @-1
	SUB @-151, 109
	DJN -1, @-120
	SUB @127, 100
	DJN 500, <-9
	JMN -7, @-420
	SUB 130, -3
	SUB 130, -3
	CMP @127, 106
	ADD 270, 0
	JMN 127, 100
	ADD 0, 9
	ADD 270, 0
	SUB -7, <-420
	SUB -7, <-420
	SPL 12, <10
	SUB -7, <-0
	SUB @-121, 103
	DJN -1, @-120
	DJN 500, <-9
	SPL -1, #-120
	SUB 62, @10
	SUB @-121, 103
	SPL 0, <-702
	DJN -1, @-120
	SUB #401, <-1
	SUB @-127, -807
	ADD 0, @12
	SUB #72, @209
	SUB #72, @200
	CMP -7, <-420
	SPL 7, @-520
	CMP -7, <-420
	ADD 0, @2
	SUB @127, 100
	SUB -7, <-20
	SUB -21, <-124
	SPL 12, <10
	SUB @127, 106
	MOV -1, <-20
	ADD @-127, 807
	DJN -1, @-20
	DJN 500, <-9
	SUB -507, <-70
	SUB @-151, 109
	SUB #72, @209
	SUB #600, 0
	SUB 130, -3
	SPL 12, <10
	DJN -1, @-120
	SUB @127, 100
