# RISC-V-PipelineCPU
Five-Stage Pipeline CPU Implemented by Verilog
