git clone --depth 1 --no-tags https://github.com/JaishreeJ/verilog-assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603931485
git clone --depth 1 --no-tags https://github.com/llljx316/MP3_v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599075780
git clone --depth 1 --no-tags https://github.com/JoaoFigueiroUFFS/SistemasDigitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598868516
git clone --depth 1 --no-tags https://github.com/gopmur/ld-final-project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598177931
git clone --depth 1 --no-tags https://github.com/saicharan48/Verilog-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601283835
git clone --depth 1 --no-tags https://github.com/ekinnalbantoglu/CS303-A-Simple-Telephone-Conversation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601771219
git clone --depth 1 --no-tags https://github.com/manaschowdary1/Verilogfiles.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601417445
git clone --depth 1 --no-tags https://github.com/Aakkash1999/Single-Cycle-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600985799
git clone --depth 1 --no-tags https://github.com/johnathan-convertino-afrl/axis_data_to_axis_string.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601209991
git clone --depth 1 --no-tags https://github.com/Nalinaa/vhdl_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603809016
git clone --depth 1 --no-tags https://github.com/Tashanam-Shahbaz/FPGA-Temp-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600456273
git clone --depth 1 --no-tags https://github.com/sckzw/vscode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603736147
git clone --depth 1 --no-tags https://github.com/Alchemist-Kang/JAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604072021
git clone --depth 1 --no-tags https://github.com/alstonliu730/CascadeLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602620617
git clone --depth 1 --no-tags https://github.com/jeffdi/caravel_user_project_2211q.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602247872
git clone --depth 1 --no-tags https://github.com/sahannt98/Image-Downsampling-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603306834
git clone --depth 1 --no-tags https://github.com/madanikhah/Eleven_devisable_in_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598220965
git clone --depth 1 --no-tags https://github.com/Gonzalocl/simple-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603373728
git clone --depth 1 --no-tags https://github.com/mohit-upadhyay01/4bit_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597752340
git clone --depth 1 --no-tags https://github.com/Tung221201/Tung221201.github.io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602842701
git clone --depth 1 --no-tags https://github.com/JessikaSalinas/ECE3710.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602354910
git clone --depth 1 --no-tags https://github.com/mattmac02/374-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603196097
git clone --depth 1 --no-tags https://github.com/johnathan-convertino-afrl/axis_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601216617
git clone --depth 1 --no-tags https://github.com/Dasharo/TwPM_toplevel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604329054
git clone --depth 1 --no-tags https://github.com/muhammadadeelzahid/Microprocessor-Design-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597380382
git clone --depth 1 --no-tags https://github.com/Acharx/Encrypted-Data-Reader-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597500317
git clone --depth 1 --no-tags https://github.com/nyanklc/basic-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597574033
git clone --depth 1 --no-tags https://github.com/Snehadeep-Gayen/CS2610_Computer_Architecture_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597834780
git clone --depth 1 --no-tags https://github.com/chihyeong-an/AI_accelerator_2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597963649
git clone --depth 1 --no-tags https://github.com/madanikhah/Power_calculation_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599215098
git clone --depth 1 --no-tags https://github.com/TimothyGeissler/verilog-regfile.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599323867
git clone --depth 1 --no-tags https://github.com/KereMath/Lab-Entrance-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599725550
git clone --depth 1 --no-tags https://github.com/Emekaony/Verilog-Stuff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601381312
git clone --depth 1 --no-tags https://github.com/connor1048/Hamming_Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601762055
git clone --depth 1 --no-tags https://github.com/sicajc/image_conv_area_optimized.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598545239
git clone --depth 1 --no-tags https://github.com/wu1564/IC-Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599060261
git clone --depth 1 --no-tags https://github.com/Rachit-0107/CompArch-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599952868
git clone --depth 1 --no-tags https://github.com/alikhm0/exp-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601171199
git clone --depth 1 --no-tags https://github.com/JessikaSalinas/ECE3700.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602347297
git clone --depth 1 --no-tags https://github.com/Winxkin/source_Noc_prj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600352049
git clone --depth 1 --no-tags https://github.com/HHuive/Seven-segment-nixie-tube.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603967020
git clone --depth 1 --no-tags https://github.com/eq81004653/NSYSU_lab_cutting.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603332356
git clone --depth 1 --no-tags https://github.com/kirolossedra/DMA-Model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603763937
git clone --depth 1 --no-tags https://github.com/Engeneros/RingsS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603720764
git clone --depth 1 --no-tags https://github.com/xyMerlinxy/Noekeon_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604144444
git clone --depth 1 --no-tags https://github.com/AviralK98/SequenceDetectorLock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604142920
git clone --depth 1 --no-tags https://github.com/Neriman-4234/FPA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604127930
git clone --depth 1 --no-tags https://github.com/tunabaris/FPGA-Programming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603441092
git clone --depth 1 --no-tags https://github.com/imoghul/Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600905218
git clone --depth 1 --no-tags https://github.com/cheee123/mini-game-on-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603279183
git clone --depth 1 --no-tags https://github.com/InfinitIC123/e203_7010.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598660668
git clone --depth 1 --no-tags https://github.com/AngeloJacobo/UberDDR3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608616106
git clone --depth 1 --no-tags https://github.com/MiSTeX-devel/MiSTeX-ports.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609452923
git clone --depth 1 --no-tags https://github.com/M17-Project/OpenHT-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605049065
git clone --depth 1 --no-tags https://github.com/bol-edu/caravel-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605338337
git clone --depth 1 --no-tags https://github.com/JAYRAM711/100-DAYS-OF-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605229391
git clone --depth 1 --no-tags https://github.com/Mecrisp/Nandland-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605259950
git clone --depth 1 --no-tags https://github.com/rooinasuit/AXI_to_SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605158414
git clone --depth 1 --no-tags https://github.com/Shahriar-0/Digital-Logic-Design-Lab-Experiments-S2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608322799
git clone --depth 1 --no-tags https://github.com/lvzhengde/tsn-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606709804
git clone --depth 1 --no-tags https://github.com/Shahriar-0/Computer-Architecture-Course-Projects-S2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605057026
git clone --depth 1 --no-tags https://github.com/ChayCai/HierCGRA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610145134
git clone --depth 1 --no-tags https://github.com/lightside-instruments/gpib4pi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611954038
git clone --depth 1 --no-tags https://github.com/ZAHEER-11/100-DAYS-OF-RTL-CHALLENGE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605628530
git clone --depth 1 --no-tags https://github.com/peacekeeper228/multi-core-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610480344
git clone --depth 1 --no-tags https://github.com/rahulk29/sram22_sky130_macros.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605239956
git clone --depth 1 --no-tags https://github.com/chenwei0129/Systolic_Array_Based_on_Matrix_Multiplication_for_CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611357286
git clone --depth 1 --no-tags https://github.com/govardhnn/RISC_V_Single_Cycle_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609971844
git clone --depth 1 --no-tags https://github.com/cyberchrime/farts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607402714
git clone --depth 1 --no-tags https://github.com/hdl-eda/digital-ic-design-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609781133
git clone --depth 1 --no-tags https://github.com/ashok8367/verilog-mini_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611858307
git clone --depth 1 --no-tags https://github.com/pontarelli/Basys3simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607297930
git clone --depth 1 --no-tags https://github.com/mateuseap/ihs-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607840012
git clone --depth 1 --no-tags https://github.com/Jefferyy-Peng/AXI_DMA_CONTROLLER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607053021
git clone --depth 1 --no-tags https://github.com/DemonS9/CNN-based-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607154204
git clone --depth 1 --no-tags https://github.com/zhaohaisun/Circuits-and-Electronics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607770118
git clone --depth 1 --no-tags https://github.com/zhaojiagong/juanjiDemo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607515036
git clone --depth 1 --no-tags https://github.com/yyc001/xrg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605530977
git clone --depth 1 --no-tags https://github.com/whensungoesdown/axi_sram_bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606711275
git clone --depth 1 --no-tags https://github.com/FrenzyExists/Computer-Architecture-Project-SPARC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607061441
git clone --depth 1 --no-tags https://github.com/at-sudipta/verilog_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608980478
git clone --depth 1 --no-tags https://github.com/HaoLiuuu/ldpc_gf257_4x24_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605160230
git clone --depth 1 --no-tags https://github.com/thewonderidiot/lvdc_simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606510531
git clone --depth 1 --no-tags https://github.com/MongooseOrion/FPGA-Image-Recognition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608630715
git clone --depth 1 --no-tags https://github.com/geekboi777/5_Stage_Pipeline_RISCV_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609857740
git clone --depth 1 --no-tags https://github.com/cmy76/verilog_fft.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610362363
git clone --depth 1 --no-tags https://github.com/ZPilot/Agat-9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607405111
git clone --depth 1 --no-tags https://github.com/kulya97/FPGA_ETH_UDP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604748787
git clone --depth 1 --no-tags https://github.com/Hari545543/RISC-V-RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608213797
git clone --depth 1 --no-tags https://github.com/rafikghaly/ATM-based-Bank-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610303062
git clone --depth 1 --no-tags https://github.com/cicero884/DIC_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610583582
git clone --depth 1 --no-tags https://github.com/weichang12345/LZ77-Compression-Algorithm-ELA-Interpolation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608664247
git clone --depth 1 --no-tags https://github.com/alanreyes28/INEL4215_SPARC8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607924620
git clone --depth 1 --no-tags https://github.com/tdiep213/552Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604418793
git clone --depth 1 --no-tags https://github.com/OccupyMars2025/Computer-Organization-and-Design-The-Hardware-Software-Interface-RISC-V-Edition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611631067
git clone --depth 1 --no-tags https://github.com/mxwlc/infoproc-2023-group-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607677320
