module binaryupcounter(input[3:0]din,
input clk,reset,load,
output reg[3:0]count);
initial
begin
count<=4'b0000;
end
always@(posedge clk)
 begin
if(~reset)
count <=1'b0;
else if(load)
count <= din;
else
count<=count+1'b1;
end
endmodule

