{"Source Block": ["hdl/library/axi_ad9434/axi_ad9434_core.v@185:205@HdlStmProcess", "  end\n  endgenerate\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_rdata <= 'd0;\n      up_rack <= 'd0;\n      up_wack <= 'd0;\n    end else begin\n      up_rdata <= up_rdata_s[0] | up_rdata_s[1] | up_rdata_s[2];\n      up_rack <= up_rack_s[0] | up_rack_s[1] | up_rdata_s[2];\n      up_wack <= up_wack_s[0] | up_wack_s[1] | up_rdata_s[2];\n    end\n  end\n\n  up_adc_common #(\n    .PCORE_ID(PCORE_ID))\n  i_adc_common(\n    .mmcm_rst (mmcm_rst),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[197, "      up_rack <= up_rack_s[0] | up_rack_s[1] | up_rdata_s[2];\n"], [198, "      up_wack <= up_wack_s[0] | up_wack_s[1] | up_rdata_s[2];\n"]], "Add": [[198, "      up_rack <= up_rack_s[0] | up_rack_s[1] | up_rack_s[2];\n"], [198, "      up_wack <= up_wack_s[0] | up_wack_s[1] | up_wack_s[2];\n"]]}}