
*** Running vivado
    with args -log example_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source example_top.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source example_top.tcl -notrace
WARNING: [Board 49-69] Validation failed for board file D:/Vivado2019.1/Vivado/2019.1/data/boards/board_parts/zynq/pynq-z2/A.0/board.xml:
 Frequency Parameter not provided for audio_clock

Command: link_design -top example_top -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'd:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/clk_wiz_50_200/clk_wiz_50_200.dcp' for cell 'clk_wiz_50_200'
INFO: [Project 1-454] Reading design checkpoint 'd:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1.dcp' for cell 'u_mig_7series_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'u_mem_test/vio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/syncfifo_dist/syncfifo_dist.dcp' for cell 'u_mem_trans_app/u_app_syncfifo_dist'
INFO: [Netlist 29-17] Analyzing 446 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: u_mem_test/vio_0 UUID: b216b425-5396-56b4-9690-c175f3c79175 
Parsing XDC File [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[0]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[1]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[2]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[3]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[4]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[5]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[6]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[7]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[8]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[9]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[10]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[11]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[12]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[13]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[14]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[15]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[16]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[17]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[18]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[19]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[20]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[21]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[22]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[23]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[24]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[25]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[26]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[27]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[28]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[29]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[30]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[31]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[32]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[33]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[34]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[35]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[36]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[37]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[38]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[39]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[40]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[41]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[42]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[43]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[44]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[45]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[46]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[47]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[48]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[49]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[50]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[51]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[52]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[53]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[54]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[55]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[56]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[57]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[58]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[59]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[60]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[61]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[62]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[63]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[64]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[65]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[66]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[67]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[68]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[69]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[70]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[71]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[72]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[73]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[74]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[75]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[76]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[77]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[78]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[79]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[80]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[81]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[82]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[83]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[84]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[85]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[86]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[87]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[88]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[89]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[90]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[91]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[92]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[93]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[94]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[95]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[96]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[97]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[98]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'u_mem_test/ddr_rd_cmpdata[99]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc:32]
Finished Parsing XDC File [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc]
Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/syncfifo_dist/syncfifo_dist.xdc] for cell 'u_mem_trans_app/u_app_syncfifo_dist/U0'
Finished Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/syncfifo_dist/syncfifo_dist.xdc] for cell 'u_mem_trans_app/u_app_syncfifo_dist/U0'
Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/constraints/mig_7series_1.xdc] for cell 'u_mig_7series_1'
Finished Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/constraints/mig_7series_1.xdc] for cell 'u_mig_7series_1'
Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/clk_wiz_50_200/clk_wiz_50_200_board.xdc] for cell 'clk_wiz_50_200/inst'
Finished Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/clk_wiz_50_200/clk_wiz_50_200_board.xdc] for cell 'clk_wiz_50_200/inst'
Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/clk_wiz_50_200/clk_wiz_50_200.xdc] for cell 'clk_wiz_50_200/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/clk_wiz_50_200/clk_wiz_50_200.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/clk_wiz_50_200/clk_wiz_50_200.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1439.902 ; gain = 553.125
Finished Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/clk_wiz_50_200/clk_wiz_50_200.xdc] for cell 'clk_wiz_50_200/inst'
Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'u_mem_test/vio_0'
Finished Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'u_mem_test/vio_0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1439.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 175 instances were transformed.
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 156 instances

15 Infos, 101 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1439.902 ; gain = 1031.250
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.734 . Memory (MB): peak = 1439.902 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 160512fbf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.471 . Memory (MB): peak = 1453.801 ; gain = 13.898

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "f8bdd58fa7e08d7a".
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "11d8d593bfc0aabc".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 1685.348 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1194c6ab3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 1685.348 ; gain = 89.559

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1c35b942b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 1685.348 ; gain = 89.559
INFO: [Opt 31-389] Phase Retarget created 30 cells and removed 105 cells
INFO: [Opt 31-1021] In phase Retarget, 183 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 18bd28a9d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 1685.348 ; gain = 89.559
INFO: [Opt 31-389] Phase Constant propagation created 16 cells and removed 77 cells
INFO: [Opt 31-1021] In phase Constant propagation, 167 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 181a506fd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1685.348 ; gain = 89.559
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 245 cells
INFO: [Opt 31-1021] In phase Sweep, 2279 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 1b3f902b1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1685.348 ; gain = 89.559
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1b3f902b1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1685.348 ; gain = 89.559
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 23ab16bc7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1685.348 ; gain = 89.559
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 159 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              30  |             105  |                                            183  |
|  Constant propagation         |              16  |              77  |                                            167  |
|  Sweep                        |               0  |             245  |                                           2279  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            159  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1685.348 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 194373f7f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1685.348 ; gain = 89.559

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.939 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 20 newly gated: 0 Total Ports: 40
Ending PowerOpt Patch Enables Task | Checksum: 250f00bf3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 2024.039 ; gain = 0.000
Ending Power Optimization Task | Checksum: 250f00bf3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2024.039 ; gain = 338.691

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 250f00bf3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2024.039 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2024.039 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 263b73711

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2024.039 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 101 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 2024.039 ; gain = 584.137
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2024.039 ; gain = 0.000
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2024.039 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.runs/impl_1/example_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file example_top_drc_opted.rpt -pb example_top_drc_opted.pb -rpx example_top_drc_opted.rpx
Command: report_drc -file example_top_drc_opted.rpt -pb example_top_drc_opted.pb -rpx example_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.runs/impl_1/example_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2024.039 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 170a5ea83

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2024.039 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2024.039 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c1b82f23

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2024.039 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ac5db3f1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2024.039 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ac5db3f1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2024.039 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1ac5db3f1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2024.039 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 139700bc8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2024.039 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2024.039 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1d5afc0a0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2024.039 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1f6524ee5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2024.039 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1f6524ee5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2024.039 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2185638aa

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2024.039 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22973053b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2024.039 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ba1a4744

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2024.039 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17b6c9f63

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2024.039 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 159fd8c3b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2024.039 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16e9f74ef

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 2024.039 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 19b7aab09

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 2024.039 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 19b7aab09

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 2024.039 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22841815a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 22841815a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 2024.039 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.939. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 269c48a94

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 2024.039 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 269c48a94

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 2024.039 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 269c48a94

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 2024.039 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 269c48a94

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 2024.039 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2024.039 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 245c4b24f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 2024.039 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 245c4b24f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 2024.039 ; gain = 0.000
Ending Placer Task | Checksum: 15c71e49e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 2024.039 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 101 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 2024.039 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2024.039 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2024.039 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.runs/impl_1/example_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file example_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2024.039 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file example_top_utilization_placed.rpt -pb example_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file example_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.504 . Memory (MB): peak = 2024.039 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ad79cb77 ConstDB: 0 ShapeSum: aef81927 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 94129c23

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2024.039 ; gain = 0.000
Post Restoration Checksum: NetGraph: 443842e NumContArr: 8fcf17f5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 94129c23

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2024.039 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 94129c23

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2024.039 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 94129c23

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2024.039 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 191197750

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 2024.039 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.881  | TNS=0.000  | WHS=-1.446 | THS=-453.244|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: fc299245

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 2050.078 ; gain = 26.039
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.881  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: ed7a1219

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 2058.160 ; gain = 34.121
Phase 2 Router Initialization | Checksum: 1254a1bcb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 2058.160 ; gain = 34.121

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 18286
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 18286
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d97038da

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 2058.160 ; gain = 34.121

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1443
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.881  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1863c3a3d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 2058.160 ; gain = 34.121

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.881  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1cff1ddb8

Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 2058.160 ; gain = 34.121
Phase 4 Rip-up And Reroute | Checksum: 1cff1ddb8

Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 2058.160 ; gain = 34.121

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a7ba8d35

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 2058.160 ; gain = 34.121
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.881  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1bb9e9c4c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 2058.160 ; gain = 34.121

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bb9e9c4c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 2058.160 ; gain = 34.121
Phase 5 Delay and Skew Optimization | Checksum: 1bb9e9c4c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 2058.160 ; gain = 34.121

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a9ee91a6

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 2058.160 ; gain = 34.121
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.881  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1fcf9bce8

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 2058.160 ; gain = 34.121
Phase 6 Post Hold Fix | Checksum: 1fcf9bce8

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 2058.160 ; gain = 34.121

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.35844 %
  Global Horizontal Routing Utilization  = 5.01014 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 27525f993

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 2058.160 ; gain = 34.121

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 27525f993

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 2058.160 ; gain = 34.121

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2adbf87a5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 2058.160 ; gain = 34.121

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.881  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2adbf87a5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 2058.160 ; gain = 34.121
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 2058.160 ; gain = 34.121

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 101 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:40 . Memory (MB): peak = 2058.160 ; gain = 34.121
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2058.160 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2058.160 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.runs/impl_1/example_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file example_top_drc_routed.rpt -pb example_top_drc_routed.pb -rpx example_top_drc_routed.rpx
Command: report_drc -file example_top_drc_routed.rpt -pb example_top_drc_routed.pb -rpx example_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.runs/impl_1/example_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file example_top_methodology_drc_routed.rpt -pb example_top_methodology_drc_routed.pb -rpx example_top_methodology_drc_routed.rpx
Command: report_methodology -file example_top_methodology_drc_routed.rpt -pb example_top_methodology_drc_routed.pb -rpx example_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.runs/impl_1/example_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2132.141 ; gain = 73.980
INFO: [runtcl-4] Executing : report_power -file example_top_power_routed.rpt -pb example_top_power_summary_routed.pb -rpx example_top_power_routed.rpx
Command: report_power -file example_top_power_routed.rpt -pb example_top_power_summary_routed.pb -rpx example_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
117 Infos, 102 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2132.141 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file example_top_route_status.rpt -pb example_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file example_top_timing_summary_routed.rpt -pb example_top_timing_summary_routed.pb -rpx example_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file example_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file example_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file example_top_bus_skew_routed.rpt -pb example_top_bus_skew_routed.pb -rpx example_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force example_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer u_mig_7series_1/u_mig_7series_1_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer u_mig_7series_1/u_mig_7series_1_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal u_mig_7series_1/u_mig_7series_1_mig/u_ddr3_infrastructure/pll_clk3_out on the u_mig_7series_1/u_mig_7series_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of u_mig_7series_1/u_mig_7series_1_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC RTSTAT-10] No routable loads: 30 net(s) have no routable loads. The problem bus(es) and/or net(s) are u_mem_trans_app/u_app_syncfifo_dist/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, u_mem_trans_app/u_app_syncfifo_dist/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, u_mem_trans_app/u_app_syncfifo_dist/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, u_mem_trans_app/u_app_syncfifo_dist/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, u_mem_trans_app/u_app_syncfifo_dist/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i... and (the first 15 of 28 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./example_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
136 Infos, 108 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2581.664 ; gain = 449.523
INFO: [Common 17-206] Exiting Vivado at Fri Aug  9 22:58:02 2024...
