
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -271.74

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -20.67

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -20.67

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.60   18.19   36.15   36.15 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.19    0.02   36.17 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.63    8.86    7.31   43.48 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.86    0.01   43.49 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.39    8.39   library hold time
                                  8.39   data required time
-----------------------------------------------------------------------------
                                  8.39   data required time
                                -43.49   data arrival time
-----------------------------------------------------------------------------
                                 35.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.47   28.08   41.82   41.82 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.08    0.09   41.91 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.76   76.91   68.30  110.21 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 76.91    0.04  110.25 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.47    9.79   35.05  145.30 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.79    0.00  145.31 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.59   14.11   29.34  174.65 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.12    0.10  174.75 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.64   11.26   20.97  195.71 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.27    0.14  195.85 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.56   16.29   20.29  216.14 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.29    0.05  216.19 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.12   11.12   24.19  240.38 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.12    0.01  240.40 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.87    9.29   28.26  268.65 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.29    0.02  268.67 ^ resp_msg[13] (out)
                                268.67   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.67   data arrival time
-----------------------------------------------------------------------------
                                -20.67   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.47   28.08   41.82   41.82 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.08    0.09   41.91 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.76   76.91   68.30  110.21 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 76.91    0.04  110.25 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.47    9.79   35.05  145.30 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.79    0.00  145.31 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.59   14.11   29.34  174.65 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.12    0.10  174.75 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.64   11.26   20.97  195.71 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.27    0.14  195.85 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.56   16.29   20.29  216.14 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.29    0.05  216.19 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.12   11.12   24.19  240.38 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.12    0.01  240.40 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.87    9.29   28.26  268.65 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.29    0.02  268.67 ^ resp_msg[13] (out)
                                268.67   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.67   data arrival time
-----------------------------------------------------------------------------
                                -20.67   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
228.65982055664062

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7146

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.535402297973633

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8045

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.08   42.08 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  66.38  108.46 v _569_/SN (HAxp5_ASAP7_75t_R)
  37.86  146.32 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.83  164.14 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.45  184.59 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.48  205.07 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.51  222.58 v _370_/Y (AND3x1_ASAP7_75t_R)
  26.44  249.02 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.22  275.24 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.86  286.10 v _450_/Y (NOR2x1_ASAP7_75t_R)
  25.58  311.68 v _451_/Y (OA33x2_ASAP7_75t_R)
   0.01  311.69 v dpath.a_reg.out[2]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         311.69   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[2]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.85  299.15   library setup time
         299.15   data required time
---------------------------------------------------------
         299.15   data required time
        -311.69   data arrival time
---------------------------------------------------------
         -12.54   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.15   36.15 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.33   43.48 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.49 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.49   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.39    8.39   library hold time
           8.39   data required time
---------------------------------------------------------
           8.39   data required time
         -43.49   data arrival time
---------------------------------------------------------
          35.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
268.6724

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-20.6724

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-7.694277

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.33e-05   5.34e-09   2.34e-04  42.0%
Combinational          1.70e-04   1.54e-04   2.17e-08   3.24e-04  58.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.77e-04   2.70e-08   5.59e-04 100.0%
                          68.2%      31.8%       0.0%
