(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h176):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h10):(1'h0)] wire4;
  input wire [(5'h15):(1'h0)] wire3;
  input wire [(5'h15):(1'h0)] wire2;
  input wire [(5'h10):(1'h0)] wire1;
  input wire signed [(5'h13):(1'h0)] wire0;
  wire signed [(3'h6):(1'h0)] wire89;
  wire signed [(5'h15):(1'h0)] wire88;
  wire signed [(4'hd):(1'h0)] wire86;
  wire signed [(4'hd):(1'h0)] wire31;
  wire [(4'h9):(1'h0)] wire18;
  wire [(3'h6):(1'h0)] wire17;
  wire signed [(3'h5):(1'h0)] wire16;
  wire signed [(5'h15):(1'h0)] wire15;
  wire [(2'h3):(1'h0)] wire14;
  wire signed [(4'hd):(1'h0)] wire13;
  wire [(5'h15):(1'h0)] wire12;
  wire signed [(4'he):(1'h0)] wire11;
  wire signed [(5'h10):(1'h0)] wire10;
  wire signed [(5'h14):(1'h0)] wire9;
  wire signed [(5'h10):(1'h0)] wire8;
  wire [(5'h14):(1'h0)] wire7;
  wire [(4'hc):(1'h0)] wire6;
  wire signed [(2'h3):(1'h0)] wire5;
  reg signed [(5'h13):(1'h0)] reg19 = (1'h0);
  reg [(4'hc):(1'h0)] reg21 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg22 = (1'h0);
  reg [(3'h5):(1'h0)] reg23 = (1'h0);
  reg [(3'h4):(1'h0)] reg24 = (1'h0);
  reg [(5'h14):(1'h0)] reg20 = (1'h0);
  reg [(4'hb):(1'h0)] reg26 = (1'h0);
  reg [(5'h11):(1'h0)] reg28 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg30 = (1'h0);
  reg [(4'hc):(1'h0)] reg29 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg27 = (1'h0);
  reg [(3'h4):(1'h0)] reg25 = (1'h0);
  reg signed [(3'h5):(1'h0)] forvar20 = (1'h0);
  assign y = {wire89,
                 wire88,
                 wire86,
                 wire31,
                 wire18,
                 wire17,
                 wire16,
                 wire15,
                 wire14,
                 wire13,
                 wire12,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 reg19,
                 reg21,
                 reg22,
                 reg23,
                 reg24,
                 reg20,
                 reg26,
                 reg28,
                 reg30,
                 reg29,
                 reg27,
                 reg25,
                 forvar20,
                 (1'h0)};
  assign wire5 = ((^~"LlQ6lAJKfOB9ibTyG") >= "8lzL2TlqQboLJBVSSVC2");
  assign wire6 = {$signed((($signed((8'hbb)) - "gvxbur0n5yDd") ?
                         (|(wire3 + wire4)) : (wire4 ?
                             (~&(7'h44)) : $unsigned(wire1))))};
  assign wire7 = wire4[(4'hc):(3'h4)];
  assign wire8 = $unsigned($unsigned($signed((!(wire5 ? wire1 : (8'hb0))))));
  assign wire9 = ("" ^~ (~&$signed(($unsigned(wire7) || "YYuVcV2H7c4pdTVS0Sp"))));
  assign wire10 = wire7;
  assign wire11 = (wire5[(2'h3):(2'h3)] ?
                      wire2[(5'h15):(5'h10)] : wire5[(1'h0):(1'h0)]);
  assign wire12 = (wire2[(4'hd):(4'hc)] <<< wire4);
  assign wire13 = "ox";
  assign wire14 = (wire9[(4'h8):(3'h5)] != wire12[(2'h3):(1'h0)]);
  assign wire15 = wire1[(1'h1):(1'h1)];
  assign wire16 = ((~&$unsigned($unsigned((wire3 - (8'ha9))))) ?
                      wire4 : (("T6AChVH0FR7cB" ?
                          (-(^wire13)) : (-(-(8'hbf)))) & $unsigned("1PXsoUPuoCFytZ7")));
  assign wire17 = "4k";
  assign wire18 = $unsigned(({$signed($unsigned(wire16)), "Niv"} <= (8'had)));
  always
    @(posedge clk) begin
      reg19 <= {wire15, wire15[(3'h4):(1'h0)]};
      if ($signed($signed(wire11)))
        begin
          for (forvar20 = (1'h0); (forvar20 < (2'h3)); forvar20 = (forvar20 + (1'h1)))
            begin
              reg21 <= (~&wire15[(2'h2):(2'h2)]);
              reg22 <= wire14;
              reg23 <= ((wire2[(5'h15):(3'h4)] ^ wire15[(2'h2):(1'h0)]) ?
                  "6NKgYwAhil" : (wire15 ?
                      wire10[(1'h1):(1'h1)] : $signed(((~^wire0) >= $signed(wire3)))));
            end
          reg24 <= {$unsigned(reg19)};
        end
      else
        begin
          if ("evlAtCwob5iaTZah")
            begin
              reg20 <= "PsweyQ9Bmn";
              reg21 <= {$unsigned((^{(wire18 >= reg23)}))};
              reg22 <= ((|$unsigned((~&(!reg24)))) ? (8'hbf) : (8'hac));
              reg25 = $signed(reg19);
              reg26 <= (-wire6[(3'h6):(3'h5)]);
            end
          else
            begin
              reg20 <= {wire18[(1'h1):(1'h0)],
                  (^~($signed((8'ha2)) & {(wire7 >>> reg19), $signed(wire8)}))};
              reg25 = $unsigned($unsigned($unsigned((wire18[(3'h4):(1'h1)] ?
                  (reg23 & wire8) : wire10[(4'h9):(3'h7)]))));
              reg27 = wire14[(1'h1):(1'h1)];
              reg28 <= $unsigned($unsigned((~^((wire10 != wire7) ?
                  $signed((8'ha4)) : $unsigned(reg27)))));
              reg29 = $unsigned(($unsigned("HHoXwpLRuGkHD9") & ("s7JGXDth" ^ reg24[(1'h0):(1'h0)])));
            end
          reg30 <= "1XDz9CfH";
        end
    end
  assign wire31 = $signed(reg26);
  module32 #() modinst87 (wire86, clk, wire15, wire3, reg26, wire31, wire11);
  assign wire88 = (8'haf);
  assign wire89 = ($unsigned(({$unsigned(wire17)} ?
                          ($signed(reg19) ?
                              "qkoU" : $signed(wire12)) : ($signed(wire10) ?
                              $signed(reg26) : (wire0 ? reg26 : wire13)))) ?
                      wire2[(4'h9):(3'h6)] : (reg30[(3'h6):(3'h6)] != wire13[(3'h6):(1'h1)]));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module32
#(parameter param85 = ((~|((^~(|(8'h9f))) == {((8'hb9) || (8'ha2))})) >= ((((+(8'hbb)) ^ (~&(8'hbc))) ? (((8'ha2) ? (8'ha5) : (8'ha4)) ? ((8'hbe) ? (8'ha5) : (8'h9f)) : {(8'hae), (8'ha1)}) : (8'hba)) ? ((((8'hb5) ? (8'hb6) : (7'h41)) < (~&(8'ha8))) ? (8'hbd) : (((8'hb2) ? (7'h40) : (8'hb4)) ? {(8'had)} : {(8'ha3), (8'ha8)})) : ((((8'hae) ? (8'haf) : (8'hb3)) != ((8'ha1) ? (8'hab) : (8'hab))) - (-{(8'hbd), (8'ha0)})))))
(y, clk, wire37, wire36, wire35, wire34, wire33);
  output wire [(32'hbf):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h15):(1'h0)] wire37;
  input wire signed [(5'h15):(1'h0)] wire36;
  input wire [(2'h2):(1'h0)] wire35;
  input wire [(4'h9):(1'h0)] wire34;
  input wire signed [(4'ha):(1'h0)] wire33;
  wire signed [(4'h9):(1'h0)] wire84;
  wire signed [(4'he):(1'h0)] wire83;
  wire [(4'he):(1'h0)] wire81;
  wire signed [(5'h10):(1'h0)] wire48;
  wire [(5'h13):(1'h0)] wire39;
  wire [(5'h10):(1'h0)] wire38;
  reg [(5'h14):(1'h0)] reg41 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg43 = (1'h0);
  reg [(5'h15):(1'h0)] reg44 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg45 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg47 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg46 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg42 = (1'h0);
  reg [(4'hf):(1'h0)] reg40 = (1'h0);
  assign y = {wire84,
                 wire83,
                 wire81,
                 wire48,
                 wire39,
                 wire38,
                 reg41,
                 reg43,
                 reg44,
                 reg45,
                 reg47,
                 reg46,
                 reg42,
                 reg40,
                 (1'h0)};
  assign wire38 = (|wire35[(1'h1):(1'h0)]);
  assign wire39 = wire37;
  always
    @(posedge clk) begin
      reg40 = $signed((("q2MImRtxu9dzs8b0J3" || wire38) ^ "Y1FPK"));
      if ($unsigned({(~&$signed("U94"))}))
        begin
          reg41 <= wire39;
          if ("t3KkL9s6ksK5o778SHN")
            begin
              reg42 = "5wEnZ7QxryJMxA9SDzQ";
              reg43 <= "oMO3INXSVOC";
              reg44 <= (wire33 >>> ($unsigned("uDGw") - (reg41[(4'hc):(3'h7)] ?
                  $unsigned(reg40) : wire36[(3'h5):(2'h2)])));
              reg45 <= wire37;
            end
          else
            begin
              reg43 <= {(8'ha7)};
              reg44 <= wire37[(3'h7):(1'h0)];
              reg46 = ("ttduIL4yEDc8Nihd" >= ("AIxC4ADmblocB" ?
                  ("im76MLF7sL014R5" ^~ wire35) : $signed($unsigned(wire33))));
              reg47 <= wire36[(2'h3):(2'h2)];
            end
        end
      else
        begin
          if ($signed(wire37[(5'h12):(4'hf)]))
            begin
              reg42 = wire33;
              reg43 <= reg40[(4'h9):(1'h0)];
            end
          else
            begin
              reg41 <= reg45[(3'h5):(2'h2)];
              reg43 <= $signed("wIuYoerXYL8E9gYzg427");
            end
        end
    end
  assign wire48 = $signed($signed((^reg47[(3'h7):(1'h0)])));
  module49 #() modinst82 (wire81, clk, wire39, reg44, reg43, wire36, reg41);
  assign wire83 = reg41;
  assign wire84 = $signed($unsigned($unsigned((wire48[(4'he):(4'hc)] ?
                      reg47 : reg43[(3'h5):(1'h1)]))));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module49
#(parameter param79 = (~&(~&(({(7'h44)} & ((8'h9c) < (8'ha8))) != ({(8'hb3)} ? (!(8'hbc)) : ((8'ha1) ? (8'hb4) : (8'ha4)))))), 
parameter param80 = (param79 ? (({param79, (|param79)} ? {param79} : ((param79 ^~ param79) ? param79 : (param79 ? param79 : param79))) - ((param79 ? (param79 || param79) : param79) ^ ((param79 ? param79 : (8'ha4)) ? (-param79) : {param79}))) : (!({(8'ha3)} <= ((-(7'h40)) ? {param79} : param79)))))
(y, clk, wire54, wire53, wire52, wire51, wire50);
  output wire [(32'h101):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h13):(1'h0)] wire54;
  input wire [(5'h15):(1'h0)] wire53;
  input wire [(2'h3):(1'h0)] wire52;
  input wire [(5'h15):(1'h0)] wire51;
  input wire signed [(5'h12):(1'h0)] wire50;
  wire [(5'h15):(1'h0)] wire78;
  wire [(4'hc):(1'h0)] wire77;
  wire signed [(4'ha):(1'h0)] wire76;
  wire signed [(3'h7):(1'h0)] wire75;
  wire signed [(3'h6):(1'h0)] wire74;
  wire [(4'h9):(1'h0)] wire73;
  wire signed [(2'h2):(1'h0)] wire72;
  wire signed [(4'he):(1'h0)] wire55;
  reg signed [(5'h15):(1'h0)] reg71 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg70 = (1'h0);
  reg [(3'h4):(1'h0)] reg68 = (1'h0);
  reg [(3'h5):(1'h0)] reg66 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg63 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg62 = (1'h0);
  reg signed [(4'he):(1'h0)] reg61 = (1'h0);
  reg [(3'h4):(1'h0)] reg60 = (1'h0);
  reg [(5'h13):(1'h0)] reg59 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg69 = (1'h0);
  reg [(2'h3):(1'h0)] reg67 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg65 = (1'h0);
  reg signed [(4'he):(1'h0)] reg64 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg58 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg57 = (1'h0);
  reg [(5'h12):(1'h0)] reg56 = (1'h0);
  assign y = {wire78,
                 wire77,
                 wire76,
                 wire75,
                 wire74,
                 wire73,
                 wire72,
                 wire55,
                 reg71,
                 reg70,
                 reg68,
                 reg66,
                 reg63,
                 reg62,
                 reg61,
                 reg60,
                 reg59,
                 reg69,
                 reg67,
                 reg65,
                 reg64,
                 reg58,
                 reg57,
                 reg56,
                 (1'h0)};
  assign wire55 = (~|wire50);
  always
    @(posedge clk) begin
      if ({($unsigned(wire50) - ((+(wire55 >>> wire53)) ^~ $unsigned((~&wire54)))),
          $signed((wire53 - (~(wire53 * wire50))))})
        begin
          reg56 = "3GcJJFdZbIO1Ce11DgQ";
          reg57 = (~|$unsigned(reg56));
          reg58 = $unsigned((reg57[(1'h0):(1'h0)] ^~ wire52));
          reg59 <= wire51[(4'ha):(2'h3)];
          reg60 <= (({$unsigned($unsigned(wire53))} + "Ky12MH4pDibQrlxv3") ?
              {(wire54 ?
                      ($signed(reg56) ?
                          $signed(reg58) : "9agE6v") : ((reg58 ~^ reg59) != $unsigned((8'ha3)))),
                  $signed({$signed((8'hbd))})} : reg59);
        end
      else
        begin
          if ((!$unsigned($unsigned(wire53[(5'h15):(5'h15)]))))
            begin
              reg59 <= reg57;
              reg60 <= $unsigned("feLQtQSBPYu51O1Y");
              reg61 <= $signed(((~|($signed((8'hba)) ?
                  (-reg57) : $signed(wire54))) != "cN"));
              reg62 <= reg58;
              reg63 <= (|reg57);
            end
          else
            begin
              reg59 <= wire51;
              reg60 <= $signed({($unsigned($signed(wire51)) ?
                      $signed(reg59) : wire55)});
              reg64 = ($unsigned((~{(!(8'ha7))})) < $signed(reg57[(1'h1):(1'h0)]));
              reg65 = reg57[(1'h0):(1'h0)];
              reg66 <= wire52[(1'h1):(1'h0)];
            end
          reg67 = $signed("B0eNK4");
          if ("hqeSEw7HExs9mL")
            begin
              reg68 <= reg62;
              reg69 = reg58[(4'ha):(3'h5)];
              reg70 <= reg67[(2'h2):(1'h1)];
            end
          else
            begin
              reg68 <= wire52;
              reg69 = ($signed((reg58 ?
                  (~^reg68) : (reg60[(3'h4):(3'h4)] | $signed(reg66)))) ^~ reg69);
            end
        end
      reg71 <= "z5PEkaQPEdLRq";
    end
  assign wire72 = reg70;
  assign wire73 = wire55[(4'ha):(4'h9)];
  assign wire74 = reg71;
  assign wire75 = $signed($signed(wire74[(1'h1):(1'h1)]));
  assign wire76 = ("PEJXpUqCz1O7" < $unsigned($unsigned(wire74[(2'h2):(1'h1)])));
  assign wire77 = wire72[(2'h2):(1'h0)];
  assign wire78 = wire75[(3'h5):(3'h5)];
endmodule