Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Tue Oct 03 16:42:34 2017
| Host         : fox-17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vga_ref_timing_summary_routed.rpt -rpx vga_ref_timing_summary_routed.rpx
| Design       : vga_ref
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.493        0.000                      0                  250        0.079        0.000                      0                  250        3.000        0.000                       0                   124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk                         {0.000 5.000}      10.000          100.000         
  clk_out1_clk_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_clk_clk_wiz_0_1       33.493        0.000                      0                  250        0.079        0.000                      0                  250       19.500        0.000                       0                   120  
  clkfbout_clk_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_clk_wiz_0_1
  To Clock:  clk_out1_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.493ns  (required time - arrival time)
  Source:                 vgactrl640_60/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_background/black_reg1_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 2.065ns (32.138%)  route 4.361ns (67.862%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.727    -0.813    vgactrl640_60/CLK
    SLICE_X83Y88         FDRE                                         r  vgactrl640_60/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  vgactrl640_60/vcounter_reg[7]/Q
                         net (fo=6, routed)           0.906     0.549    vgactrl640_60/vcounter_reg[9]_0[0]
    SLICE_X83Y88         LUT4 (Prop_lut4_I0_O)        0.152     0.701 f  vgactrl640_60/VS_i_3/O
                         net (fo=7, routed)           0.860     1.561    vgactrl640_60/VS_i_3_n_0
    SLICE_X85Y86         LUT5 (Prop_lut5_I0_O)        0.332     1.893 r  vgactrl640_60/blank_i_1/O
                         net (fo=58, routed)          2.595     4.488    vgactrl640_60/blank_reg_0
    SLICE_X86Y78         LUT3 (Prop_lut3_I2_O)        0.124     4.612 r  vgactrl640_60/black_reg1[6]_i_4/O
                         net (fo=1, routed)           0.000     4.612    vgactrl640_60/black_reg1[6]_i_4_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.162 r  vgactrl640_60/black_reg1_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    vgactrl640_60/black_reg1_reg[6]_i_1_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  vgactrl640_60/black_reg1_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    vgactrl640_60/black_reg1_reg[10]_i_1_n_0
    SLICE_X86Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  vgactrl640_60/black_reg1_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    vgactrl640_60/black_reg1_reg[14]_i_1_n_0
    SLICE_X86Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.613 r  vgactrl640_60/black_reg1_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.613    Inst_background/black_reg1_reg[18]_1[0]
    SLICE_X86Y81         FDCE                                         r  Inst_background/black_reg1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.602    38.582    Inst_background/clk_out1
    SLICE_X86Y81         FDCE                                         r  Inst_background/black_reg1_reg[18]/C
                         clock pessimism              0.559    39.141    
                         clock uncertainty           -0.098    39.044    
    SLICE_X86Y81         FDCE (Setup_fdce_C_D)        0.062    39.106    Inst_background/black_reg1_reg[18]
  -------------------------------------------------------------------
                         required time                         39.106    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                 33.493    

Slack (MET) :             33.495ns  (required time - arrival time)
  Source:                 vgactrl640_60/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_background/black_reg1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.423ns  (logic 2.062ns (32.106%)  route 4.361ns (67.894%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.727    -0.813    vgactrl640_60/CLK
    SLICE_X83Y88         FDRE                                         r  vgactrl640_60/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  vgactrl640_60/vcounter_reg[7]/Q
                         net (fo=6, routed)           0.906     0.549    vgactrl640_60/vcounter_reg[9]_0[0]
    SLICE_X83Y88         LUT4 (Prop_lut4_I0_O)        0.152     0.701 f  vgactrl640_60/VS_i_3/O
                         net (fo=7, routed)           0.860     1.561    vgactrl640_60/VS_i_3_n_0
    SLICE_X85Y86         LUT5 (Prop_lut5_I0_O)        0.332     1.893 r  vgactrl640_60/blank_i_1/O
                         net (fo=58, routed)          2.595     4.488    vgactrl640_60/blank_reg_0
    SLICE_X86Y78         LUT3 (Prop_lut3_I2_O)        0.124     4.612 r  vgactrl640_60/black_reg1[6]_i_4/O
                         net (fo=1, routed)           0.000     4.612    vgactrl640_60/black_reg1[6]_i_4_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.162 r  vgactrl640_60/black_reg1_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    vgactrl640_60/black_reg1_reg[6]_i_1_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  vgactrl640_60/black_reg1_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    vgactrl640_60/black_reg1_reg[10]_i_1_n_0
    SLICE_X86Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.610 r  vgactrl640_60/black_reg1_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.610    Inst_background/black_reg1_reg[17]_0[1]
    SLICE_X86Y80         FDCE                                         r  Inst_background/black_reg1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.601    38.581    Inst_background/clk_out1
    SLICE_X86Y80         FDCE                                         r  Inst_background/black_reg1_reg[15]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X86Y80         FDCE (Setup_fdce_C_D)        0.062    39.105    Inst_background/black_reg1_reg[15]
  -------------------------------------------------------------------
                         required time                         39.105    
                         arrival time                          -5.610    
  -------------------------------------------------------------------
                         slack                                 33.495    

Slack (MET) :             33.516ns  (required time - arrival time)
  Source:                 vgactrl640_60/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_background/black_reg1_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 2.041ns (31.883%)  route 4.361ns (68.117%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.727    -0.813    vgactrl640_60/CLK
    SLICE_X83Y88         FDRE                                         r  vgactrl640_60/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  vgactrl640_60/vcounter_reg[7]/Q
                         net (fo=6, routed)           0.906     0.549    vgactrl640_60/vcounter_reg[9]_0[0]
    SLICE_X83Y88         LUT4 (Prop_lut4_I0_O)        0.152     0.701 f  vgactrl640_60/VS_i_3/O
                         net (fo=7, routed)           0.860     1.561    vgactrl640_60/VS_i_3_n_0
    SLICE_X85Y86         LUT5 (Prop_lut5_I0_O)        0.332     1.893 r  vgactrl640_60/blank_i_1/O
                         net (fo=58, routed)          2.595     4.488    vgactrl640_60/blank_reg_0
    SLICE_X86Y78         LUT3 (Prop_lut3_I2_O)        0.124     4.612 r  vgactrl640_60/black_reg1[6]_i_4/O
                         net (fo=1, routed)           0.000     4.612    vgactrl640_60/black_reg1[6]_i_4_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.162 r  vgactrl640_60/black_reg1_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    vgactrl640_60/black_reg1_reg[6]_i_1_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  vgactrl640_60/black_reg1_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    vgactrl640_60/black_reg1_reg[10]_i_1_n_0
    SLICE_X86Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.589 r  vgactrl640_60/black_reg1_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.589    Inst_background/black_reg1_reg[17]_0[3]
    SLICE_X86Y80         FDCE                                         r  Inst_background/black_reg1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.601    38.581    Inst_background/clk_out1
    SLICE_X86Y80         FDCE                                         r  Inst_background/black_reg1_reg[17]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X86Y80         FDCE (Setup_fdce_C_D)        0.062    39.105    Inst_background/black_reg1_reg[17]
  -------------------------------------------------------------------
                         required time                         39.105    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                 33.516    

Slack (MET) :             33.590ns  (required time - arrival time)
  Source:                 vgactrl640_60/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_background/black_reg1_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 1.967ns (31.086%)  route 4.361ns (68.914%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.727    -0.813    vgactrl640_60/CLK
    SLICE_X83Y88         FDRE                                         r  vgactrl640_60/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  vgactrl640_60/vcounter_reg[7]/Q
                         net (fo=6, routed)           0.906     0.549    vgactrl640_60/vcounter_reg[9]_0[0]
    SLICE_X83Y88         LUT4 (Prop_lut4_I0_O)        0.152     0.701 f  vgactrl640_60/VS_i_3/O
                         net (fo=7, routed)           0.860     1.561    vgactrl640_60/VS_i_3_n_0
    SLICE_X85Y86         LUT5 (Prop_lut5_I0_O)        0.332     1.893 r  vgactrl640_60/blank_i_1/O
                         net (fo=58, routed)          2.595     4.488    vgactrl640_60/blank_reg_0
    SLICE_X86Y78         LUT3 (Prop_lut3_I2_O)        0.124     4.612 r  vgactrl640_60/black_reg1[6]_i_4/O
                         net (fo=1, routed)           0.000     4.612    vgactrl640_60/black_reg1[6]_i_4_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.162 r  vgactrl640_60/black_reg1_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    vgactrl640_60/black_reg1_reg[6]_i_1_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  vgactrl640_60/black_reg1_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    vgactrl640_60/black_reg1_reg[10]_i_1_n_0
    SLICE_X86Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.515 r  vgactrl640_60/black_reg1_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.515    Inst_background/black_reg1_reg[17]_0[2]
    SLICE_X86Y80         FDCE                                         r  Inst_background/black_reg1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.601    38.581    Inst_background/clk_out1
    SLICE_X86Y80         FDCE                                         r  Inst_background/black_reg1_reg[16]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X86Y80         FDCE (Setup_fdce_C_D)        0.062    39.105    Inst_background/black_reg1_reg[16]
  -------------------------------------------------------------------
                         required time                         39.105    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                 33.590    

Slack (MET) :             33.606ns  (required time - arrival time)
  Source:                 vgactrl640_60/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_background/black_reg1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 1.951ns (30.912%)  route 4.361ns (69.088%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.727    -0.813    vgactrl640_60/CLK
    SLICE_X83Y88         FDRE                                         r  vgactrl640_60/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  vgactrl640_60/vcounter_reg[7]/Q
                         net (fo=6, routed)           0.906     0.549    vgactrl640_60/vcounter_reg[9]_0[0]
    SLICE_X83Y88         LUT4 (Prop_lut4_I0_O)        0.152     0.701 f  vgactrl640_60/VS_i_3/O
                         net (fo=7, routed)           0.860     1.561    vgactrl640_60/VS_i_3_n_0
    SLICE_X85Y86         LUT5 (Prop_lut5_I0_O)        0.332     1.893 r  vgactrl640_60/blank_i_1/O
                         net (fo=58, routed)          2.595     4.488    vgactrl640_60/blank_reg_0
    SLICE_X86Y78         LUT3 (Prop_lut3_I2_O)        0.124     4.612 r  vgactrl640_60/black_reg1[6]_i_4/O
                         net (fo=1, routed)           0.000     4.612    vgactrl640_60/black_reg1[6]_i_4_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.162 r  vgactrl640_60/black_reg1_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    vgactrl640_60/black_reg1_reg[6]_i_1_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  vgactrl640_60/black_reg1_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    vgactrl640_60/black_reg1_reg[10]_i_1_n_0
    SLICE_X86Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.499 r  vgactrl640_60/black_reg1_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.499    Inst_background/black_reg1_reg[17]_0[0]
    SLICE_X86Y80         FDCE                                         r  Inst_background/black_reg1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.601    38.581    Inst_background/clk_out1
    SLICE_X86Y80         FDCE                                         r  Inst_background/black_reg1_reg[14]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X86Y80         FDCE (Setup_fdce_C_D)        0.062    39.105    Inst_background/black_reg1_reg[14]
  -------------------------------------------------------------------
                         required time                         39.105    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                 33.606    

Slack (MET) :             33.609ns  (required time - arrival time)
  Source:                 vgactrl640_60/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_background/black_reg1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 1.948ns (30.879%)  route 4.361ns (69.121%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.727    -0.813    vgactrl640_60/CLK
    SLICE_X83Y88         FDRE                                         r  vgactrl640_60/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  vgactrl640_60/vcounter_reg[7]/Q
                         net (fo=6, routed)           0.906     0.549    vgactrl640_60/vcounter_reg[9]_0[0]
    SLICE_X83Y88         LUT4 (Prop_lut4_I0_O)        0.152     0.701 f  vgactrl640_60/VS_i_3/O
                         net (fo=7, routed)           0.860     1.561    vgactrl640_60/VS_i_3_n_0
    SLICE_X85Y86         LUT5 (Prop_lut5_I0_O)        0.332     1.893 r  vgactrl640_60/blank_i_1/O
                         net (fo=58, routed)          2.595     4.488    vgactrl640_60/blank_reg_0
    SLICE_X86Y78         LUT3 (Prop_lut3_I2_O)        0.124     4.612 r  vgactrl640_60/black_reg1[6]_i_4/O
                         net (fo=1, routed)           0.000     4.612    vgactrl640_60/black_reg1[6]_i_4_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.162 r  vgactrl640_60/black_reg1_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    vgactrl640_60/black_reg1_reg[6]_i_1_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.496 r  vgactrl640_60/black_reg1_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.496    Inst_background/black_reg1_reg[13]_0[1]
    SLICE_X86Y79         FDCE                                         r  Inst_background/black_reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.601    38.581    Inst_background/clk_out1
    SLICE_X86Y79         FDCE                                         r  Inst_background/black_reg1_reg[11]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X86Y79         FDCE (Setup_fdce_C_D)        0.062    39.105    Inst_background/black_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         39.105    
                         arrival time                          -5.496    
  -------------------------------------------------------------------
                         slack                                 33.609    

Slack (MET) :             33.630ns  (required time - arrival time)
  Source:                 vgactrl640_60/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_background/black_reg1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 1.927ns (30.648%)  route 4.361ns (69.352%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.727    -0.813    vgactrl640_60/CLK
    SLICE_X83Y88         FDRE                                         r  vgactrl640_60/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  vgactrl640_60/vcounter_reg[7]/Q
                         net (fo=6, routed)           0.906     0.549    vgactrl640_60/vcounter_reg[9]_0[0]
    SLICE_X83Y88         LUT4 (Prop_lut4_I0_O)        0.152     0.701 f  vgactrl640_60/VS_i_3/O
                         net (fo=7, routed)           0.860     1.561    vgactrl640_60/VS_i_3_n_0
    SLICE_X85Y86         LUT5 (Prop_lut5_I0_O)        0.332     1.893 r  vgactrl640_60/blank_i_1/O
                         net (fo=58, routed)          2.595     4.488    vgactrl640_60/blank_reg_0
    SLICE_X86Y78         LUT3 (Prop_lut3_I2_O)        0.124     4.612 r  vgactrl640_60/black_reg1[6]_i_4/O
                         net (fo=1, routed)           0.000     4.612    vgactrl640_60/black_reg1[6]_i_4_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.162 r  vgactrl640_60/black_reg1_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    vgactrl640_60/black_reg1_reg[6]_i_1_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.475 r  vgactrl640_60/black_reg1_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.475    Inst_background/black_reg1_reg[13]_0[3]
    SLICE_X86Y79         FDCE                                         r  Inst_background/black_reg1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.601    38.581    Inst_background/clk_out1
    SLICE_X86Y79         FDCE                                         r  Inst_background/black_reg1_reg[13]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X86Y79         FDCE (Setup_fdce_C_D)        0.062    39.105    Inst_background/black_reg1_reg[13]
  -------------------------------------------------------------------
                         required time                         39.105    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                 33.630    

Slack (MET) :             33.704ns  (required time - arrival time)
  Source:                 vgactrl640_60/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_background/black_reg1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.214ns  (logic 1.853ns (29.822%)  route 4.361ns (70.178%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.727    -0.813    vgactrl640_60/CLK
    SLICE_X83Y88         FDRE                                         r  vgactrl640_60/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  vgactrl640_60/vcounter_reg[7]/Q
                         net (fo=6, routed)           0.906     0.549    vgactrl640_60/vcounter_reg[9]_0[0]
    SLICE_X83Y88         LUT4 (Prop_lut4_I0_O)        0.152     0.701 f  vgactrl640_60/VS_i_3/O
                         net (fo=7, routed)           0.860     1.561    vgactrl640_60/VS_i_3_n_0
    SLICE_X85Y86         LUT5 (Prop_lut5_I0_O)        0.332     1.893 r  vgactrl640_60/blank_i_1/O
                         net (fo=58, routed)          2.595     4.488    vgactrl640_60/blank_reg_0
    SLICE_X86Y78         LUT3 (Prop_lut3_I2_O)        0.124     4.612 r  vgactrl640_60/black_reg1[6]_i_4/O
                         net (fo=1, routed)           0.000     4.612    vgactrl640_60/black_reg1[6]_i_4_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.162 r  vgactrl640_60/black_reg1_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    vgactrl640_60/black_reg1_reg[6]_i_1_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.401 r  vgactrl640_60/black_reg1_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.401    Inst_background/black_reg1_reg[13]_0[2]
    SLICE_X86Y79         FDCE                                         r  Inst_background/black_reg1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.601    38.581    Inst_background/clk_out1
    SLICE_X86Y79         FDCE                                         r  Inst_background/black_reg1_reg[12]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X86Y79         FDCE (Setup_fdce_C_D)        0.062    39.105    Inst_background/black_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                         39.105    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                 33.704    

Slack (MET) :             33.720ns  (required time - arrival time)
  Source:                 vgactrl640_60/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_background/black_reg1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.198ns  (logic 1.837ns (29.641%)  route 4.361ns (70.359%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.727    -0.813    vgactrl640_60/CLK
    SLICE_X83Y88         FDRE                                         r  vgactrl640_60/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  vgactrl640_60/vcounter_reg[7]/Q
                         net (fo=6, routed)           0.906     0.549    vgactrl640_60/vcounter_reg[9]_0[0]
    SLICE_X83Y88         LUT4 (Prop_lut4_I0_O)        0.152     0.701 f  vgactrl640_60/VS_i_3/O
                         net (fo=7, routed)           0.860     1.561    vgactrl640_60/VS_i_3_n_0
    SLICE_X85Y86         LUT5 (Prop_lut5_I0_O)        0.332     1.893 r  vgactrl640_60/blank_i_1/O
                         net (fo=58, routed)          2.595     4.488    vgactrl640_60/blank_reg_0
    SLICE_X86Y78         LUT3 (Prop_lut3_I2_O)        0.124     4.612 r  vgactrl640_60/black_reg1[6]_i_4/O
                         net (fo=1, routed)           0.000     4.612    vgactrl640_60/black_reg1[6]_i_4_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.162 r  vgactrl640_60/black_reg1_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    vgactrl640_60/black_reg1_reg[6]_i_1_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.385 r  vgactrl640_60/black_reg1_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.385    Inst_background/black_reg1_reg[13]_0[0]
    SLICE_X86Y79         FDCE                                         r  Inst_background/black_reg1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.601    38.581    Inst_background/clk_out1
    SLICE_X86Y79         FDCE                                         r  Inst_background/black_reg1_reg[10]/C
                         clock pessimism              0.559    39.140    
                         clock uncertainty           -0.098    39.043    
    SLICE_X86Y79         FDCE (Setup_fdce_C_D)        0.062    39.105    Inst_background/black_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                         39.105    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                 33.720    

Slack (MET) :             33.852ns  (required time - arrival time)
  Source:                 vgactrl640_60/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_background/black_reg1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 1.704ns (28.098%)  route 4.361ns (71.902%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.727    -0.813    vgactrl640_60/CLK
    SLICE_X83Y88         FDRE                                         r  vgactrl640_60/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  vgactrl640_60/vcounter_reg[7]/Q
                         net (fo=6, routed)           0.906     0.549    vgactrl640_60/vcounter_reg[9]_0[0]
    SLICE_X83Y88         LUT4 (Prop_lut4_I0_O)        0.152     0.701 f  vgactrl640_60/VS_i_3/O
                         net (fo=7, routed)           0.860     1.561    vgactrl640_60/VS_i_3_n_0
    SLICE_X85Y86         LUT5 (Prop_lut5_I0_O)        0.332     1.893 r  vgactrl640_60/blank_i_1/O
                         net (fo=58, routed)          2.595     4.488    vgactrl640_60/blank_reg_0
    SLICE_X86Y78         LUT3 (Prop_lut3_I2_O)        0.124     4.612 r  vgactrl640_60/black_reg1[6]_i_4/O
                         net (fo=1, routed)           0.000     4.612    vgactrl640_60/black_reg1[6]_i_4_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.252 r  vgactrl640_60/black_reg1_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.252    Inst_background/hcounter_reg[7]_1[3]
    SLICE_X86Y78         FDCE                                         r  Inst_background/black_reg1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.600    38.580    Inst_background/clk_out1
    SLICE_X86Y78         FDCE                                         r  Inst_background/black_reg1_reg[9]/C
                         clock pessimism              0.559    39.139    
                         clock uncertainty           -0.098    39.042    
    SLICE_X86Y78         FDCE (Setup_fdce_C_D)        0.062    39.104    Inst_background/black_reg1_reg[9]
  -------------------------------------------------------------------
                         required time                         39.104    
                         arrival time                          -5.252    
  -------------------------------------------------------------------
                         slack                                 33.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.866%)  route 0.180ns (56.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.594    -0.570    Inst_BramForeground/Inst_Address_counter_Foreground/clk_out1
    SLICE_X81Y80         FDCE                                         r  Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[11]/Q
                         net (fo=4, routed)           0.180    -0.249    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X3Y16         RAMB36E1                                     r  Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.909    -0.764    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.511    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.328    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.960%)  route 0.240ns (63.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.594    -0.570    Inst_BramForeground/Inst_Address_counter_Foreground/clk_out1
    SLICE_X81Y80         FDCE                                         r  Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[10]/Q
                         net (fo=4, routed)           0.240    -0.189    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X3Y16         RAMB36E1                                     r  Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.909    -0.764    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.511    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.328    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.795%)  route 0.276ns (66.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.593    -0.571    Inst_BramForeground/Inst_Address_counter_Foreground/clk_out1
    SLICE_X81Y79         FDCE                                         r  Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[4]/Q
                         net (fo=4, routed)           0.276    -0.154    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X3Y16         RAMB36E1                                     r  Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.909    -0.764    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.511    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.328    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.658%)  route 0.278ns (66.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.592    -0.572    Inst_BramForeground/Inst_Address_counter_Foreground/clk_out1
    SLICE_X81Y78         FDCE                                         r  Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[3]/Q
                         net (fo=4, routed)           0.278    -0.153    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y16         RAMB36E1                                     r  Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.909    -0.764    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.511    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.328    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 vgactrl640_60/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgactrl640_60/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.603    -0.561    vgactrl640_60/CLK
    SLICE_X85Y87         FDRE                                         r  vgactrl640_60/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  vgactrl640_60/hcounter_reg[0]/Q
                         net (fo=8, routed)           0.125    -0.295    vgactrl640_60/hcount[0]
    SLICE_X84Y87         LUT6 (Prop_lut6_I3_O)        0.045    -0.250 r  vgactrl640_60/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    vgactrl640_60/plusOp__0[5]
    SLICE_X84Y87         FDRE                                         r  vgactrl640_60/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.874    -0.799    vgactrl640_60/CLK
    SLICE_X84Y87         FDRE                                         r  vgactrl640_60/hcounter_reg[5]/C
                         clock pessimism              0.251    -0.548    
    SLICE_X84Y87         FDRE (Hold_fdre_C_D)         0.121    -0.427    vgactrl640_60/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.854%)  route 0.288ns (67.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.594    -0.570    Inst_BramForeground/Inst_Address_counter_Foreground/clk_out1
    SLICE_X81Y80         FDCE                                         r  Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[8]/Q
                         net (fo=3, routed)           0.288    -0.141    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y16         RAMB36E1                                     r  Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.909    -0.764    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.511    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.328    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.094%)  route 0.146ns (50.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.595    -0.569    Inst_BramForeground/Inst_Address_counter_Foreground/clk_out1
    SLICE_X81Y81         FDCE                                         r  Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[12]/Q
                         net (fo=4, routed)           0.146    -0.282    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X81Y82         FDCE                                         r  Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.866    -0.807    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X81Y82         FDCE                                         r  Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
                         clock pessimism              0.253    -0.554    
    SLICE_X81Y82         FDCE (Hold_fdce_C_D)         0.070    -0.484    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.484%)  route 0.307ns (68.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.595    -0.569    Inst_BramForeground/Inst_Address_counter_Foreground/clk_out1
    SLICE_X81Y81         FDCE                                         r  Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[12]/Q
                         net (fo=4, routed)           0.307    -0.121    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X3Y16         RAMB36E1                                     r  Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.909    -0.764    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.511    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.328    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vgactrl640_60/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgactrl640_60/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.046%)  route 0.142ns (42.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.604    -0.560    vgactrl640_60/CLK
    SLICE_X83Y89         FDRE                                         r  vgactrl640_60/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  vgactrl640_60/vcounter_reg[1]/Q
                         net (fo=9, routed)           0.142    -0.277    vgactrl640_60/vcount[1]
    SLICE_X82Y89         LUT4 (Prop_lut4_I2_O)        0.048    -0.229 r  vgactrl640_60/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vgactrl640_60/plusOp[3]
    SLICE_X82Y89         FDRE                                         r  vgactrl640_60/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.876    -0.797    vgactrl640_60/CLK
    SLICE_X82Y89         FDRE                                         r  vgactrl640_60/vcounter_reg[3]/C
                         clock pessimism              0.250    -0.547    
    SLICE_X82Y89         FDRE (Hold_fdre_C_D)         0.107    -0.440    vgactrl640_60/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vgactrl640_60/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgactrl640_60/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.653%)  route 0.142ns (43.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.604    -0.560    vgactrl640_60/CLK
    SLICE_X83Y89         FDRE                                         r  vgactrl640_60/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  vgactrl640_60/vcounter_reg[1]/Q
                         net (fo=9, routed)           0.142    -0.277    vgactrl640_60/vcount[1]
    SLICE_X82Y89         LUT3 (Prop_lut3_I0_O)        0.045    -0.232 r  vgactrl640_60/vcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vgactrl640_60/plusOp[2]
    SLICE_X82Y89         FDRE                                         r  vgactrl640_60/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         0.876    -0.797    vgactrl640_60/CLK
    SLICE_X82Y89         FDRE                                         r  vgactrl640_60/vcounter_reg[2]/C
                         clock pessimism              0.250    -0.547    
    SLICE_X82Y89         FDRE (Hold_fdre_C_D)         0.091    -0.456    vgactrl640_60/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y16     Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y16     Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X81Y78     Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X81Y80     Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X81Y80     Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X81Y81     Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X81Y78     Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X81Y82     Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X81Y81     Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y88     vgactrl640_60/vcounter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y88     vgactrl640_60/vcounter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y88     vgactrl640_60/vcounter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y88     vgactrl640_60/vcounter_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X81Y79     Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X81Y79     Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X81Y79     Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X81Y79     Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y88     vgactrl640_60/vcounter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X81Y80     Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X81Y80     Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X81Y81     Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X81Y82     Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X81Y82     Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_2_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X81Y82     Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_3_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X86Y79     Inst_background/black_reg1_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X86Y79     Inst_background/black_reg1_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X86Y79     Inst_background/black_reg1_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X86Y79     Inst_background/black_reg1_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_clk_wiz_0_1
  To Clock:  clkfbout_clk_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Inst_clock_gen/clk_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



