# Asynchronous_FIFO
Verilog based Asynchronous FIFO Design for safe data transfer between two clock domains. Includes full/empty logic, CDC Techniques, testbench, and simulation support
