{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1584719681925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584719681930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 20 23:54:41 2020 " "Processing started: Fri Mar 20 23:54:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584719681930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1584719681930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adc_top -c adc_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off adc_top -c adc_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1584719681931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1584719682249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prj/altera_prj/adc_top/sor/seg_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /prj/altera_prj/adc_top/sor/seg_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_ctrl " "Found entity 1: seg_ctrl" {  } { { "../sor/seg_ctrl.v" "" { Text "E:/Prj/altera_prj/adc_top/sor/seg_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584719696590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584719696590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prj/altera_prj/adc_top/sor/key_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /prj/altera_prj/adc_top/sor/key_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_ctrl " "Found entity 1: key_ctrl" {  } { { "../sor/key_ctrl.v" "" { Text "E:/Prj/altera_prj/adc_top/sor/key_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584719696592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584719696592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prj/altera_prj/adc_top/sor/adc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /prj/altera_prj/adc_top/sor/adc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_top " "Found entity 1: adc_top" {  } { { "../sor/adc_top.v" "" { Text "E:/Prj/altera_prj/adc_top/sor/adc_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584719696594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584719696594 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "STA_END sta_end adc_ctrl.v(20) " "Verilog HDL Declaration information at adc_ctrl.v(20): object \"STA_END\" differs only in case from object \"sta_end\" in the same scope" {  } { { "../sor/adc_ctrl.v" "" { Text "E:/Prj/altera_prj/adc_top/sor/adc_ctrl.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584719696595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CON_END con_end adc_ctrl.v(21) " "Verilog HDL Declaration information at adc_ctrl.v(21): object \"CON_END\" differs only in case from object \"con_end\" in the same scope" {  } { { "../sor/adc_ctrl.v" "" { Text "E:/Prj/altera_prj/adc_top/sor/adc_ctrl.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584719696595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prj/altera_prj/adc_top/sor/adc_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /prj/altera_prj/adc_top/sor/adc_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ctrl " "Found entity 1: adc_ctrl" {  } { { "../sor/adc_ctrl.v" "" { Text "E:/Prj/altera_prj/adc_top/sor/adc_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584719696596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584719696596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prj/altera_prj/adc_top/sor/adc_con.v 1 1 " "Found 1 design units, including 1 entities, in source file /prj/altera_prj/adc_top/sor/adc_con.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_con " "Found entity 1: adc_con" {  } { { "../sor/adc_con.v" "" { Text "E:/Prj/altera_prj/adc_top/sor/adc_con.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584719696598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584719696598 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adc_top " "Elaborating entity \"adc_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1584719696627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_ctrl key_ctrl:key_ctrl_inst " "Elaborating entity \"key_ctrl\" for hierarchy \"key_ctrl:key_ctrl_inst\"" {  } { { "../sor/adc_top.v" "key_ctrl_inst" { Text "E:/Prj/altera_prj/adc_top/sor/adc_top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584719696629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_ctrl seg_ctrl:srg_ctrl_inst " "Elaborating entity \"seg_ctrl\" for hierarchy \"seg_ctrl:srg_ctrl_inst\"" {  } { { "../sor/adc_top.v" "srg_ctrl_inst" { Text "E:/Prj/altera_prj/adc_top/sor/adc_top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584719696630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_ctrl adc_ctrl:adc_ctrl_inst " "Elaborating entity \"adc_ctrl\" for hierarchy \"adc_ctrl:adc_ctrl_inst\"" {  } { { "../sor/adc_top.v" "adc_ctrl_inst" { Text "E:/Prj/altera_prj/adc_top/sor/adc_top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584719696693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_con adc_con:adc_con_inst " "Elaborating entity \"adc_con\" for hierarchy \"adc_con:adc_con_inst\"" {  } { { "../sor/adc_top.v" "adc_con_inst" { Text "E:/Prj/altera_prj/adc_top/sor/adc_top.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584719696698 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../sor/adc_ctrl.v" "" { Text "E:/Prj/altera_prj/adc_top/sor/adc_ctrl.v" 9 -1 0 } } { "../sor/seg_ctrl.v" "" { Text "E:/Prj/altera_prj/adc_top/sor/seg_ctrl.v" 229 -1 0 } } { "../sor/seg_ctrl.v" "" { Text "E:/Prj/altera_prj/adc_top/sor/seg_ctrl.v" 257 -1 0 } } { "../sor/adc_ctrl.v" "" { Text "E:/Prj/altera_prj/adc_top/sor/adc_ctrl.v" 42 -1 0 } } { "../sor/key_ctrl.v" "" { Text "E:/Prj/altera_prj/adc_top/sor/key_ctrl.v" 18 -1 0 } } { "../sor/key_ctrl.v" "" { Text "E:/Prj/altera_prj/adc_top/sor/key_ctrl.v" 15 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1584719697373 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1584719697374 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data\[0\] VCC " "Pin \"seg_data\[0\]\" is stuck at VCC" {  } { { "../sor/adc_top.v" "" { Text "E:/Prj/altera_prj/adc_top/sor/adc_top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584719697498 "|adc_top|seg_data[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1584719697498 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1584719697611 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Prj/altera_prj/adc_top/db/output_files/adc_top.map.smsg " "Generated suppressed messages file E:/Prj/altera_prj/adc_top/db/output_files/adc_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1584719698191 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1584719698290 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584719698290 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "385 " "Implemented 385 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1584719698361 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1584719698361 ""} { "Info" "ICUT_CUT_TM_LCELLS" "367 " "Implemented 367 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1584719698361 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1584719698361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "654 " "Peak virtual memory: 654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1584719698390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 20 23:54:58 2020 " "Processing ended: Fri Mar 20 23:54:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1584719698390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1584719698390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1584719698390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1584719698390 ""}
