Info : 377 948 ftdi.c:301 ftdi_speed(): ftdi: if you experience problems at higher adapter clocks, try the command "ftdi_tdo_sample_edge falling"
Info : 380 948 core.c:1479 adapter_init(): clock speed 10000 kHz
Info : 389 1449 core.c:1037 jtag_examine_chain_display(): JTAG tap: nds.tap tap/device found: 0x1000563d (mfg: 0x31e (Andes Technology Corporation), part: 0x0005, ver: 0x1)
User : 656 1592 command.c:546 command_print(): configure: bak_debug_buf = 0x00200000
Debug: 657 1593 nds32_v5_cmd.c:502 handle_ndsv5_configure_command(): p_nds_bak_debug_buffer_start = 0xffd90008, p_nds_bak_debug_buffer_end = 0xfff90008
User : 660 1593 command.c:546 command_print(): configure: tdesc_bit ndsv5_tdesc_bitfield.xml
User : 663 1593 command.c:546 command_print(): configure: aligned_access
User : 666 1593 command.c:546 command_print(): configure: reg_symbolic_name
User : 669 1593 command.c:546 command_print(): configure: scan_retry_times = 0x00000003
User : 672 1593 command.c:546 command_print(): configure: jtag_scans_optimize = 0x00000004
User : 677 1593 command.c:546 command_print(): configure: jtag_max_scans = 0x00000040
User : 680 1593 command.c:546 command_print(): configure: dis_condition_break = 0x00000001
User : 683 1593 command.c:546 command_print(): configure: wip_bytes_per_dot = 0x00002000
User : 686 1593 command.c:546 command_print(): configure: dmi_quick_access = 0x00000000
User : 689 1593 command.c:546 command_print(): configure: dmi_access_mem = 0x00000000
User : 693 1593 command.c:546 command_print(): configure: log_file_size = 0x00a00000
User : 696 1593 command.c:546 command_print(): configure: desc Andes_v4.5.1_BUILD_ID_2019051618
User : 699 1594 command.c:546 command_print(): configure: burn_port 2354
Info : 701 1594 server.c:337 add_service(): Listening on port 2354 for burner connections
User : 704 1594 command.c:546 command_print(): configure: halt_on_reset = 0x00000000
Info : 709 1594 server.c:337 add_service(): Listening on port 6666 for tcl connections
Info : 710 1594 server.c:337 add_service(): Listening on port 4444 for telnet connections
Info : 757 1596 core.c:1037 jtag_examine_chain_display(): JTAG tap: nds.tap tap/device found: 0x1000563d (mfg: 0x31e (Andes Technology Corporation), part: 0x0005, ver: 0x1)
Error: 845 1609 riscv-013.c:857 execute_abstract_command(): command 0x321008 failed; abstractcs=0x8000304
Debug: 860 1627 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[misa] = 0x40901105 
Debug: 862 1628 nds32_v5_cmd.c:1784 ndsv5_redefine_CSR_name(): ndsv5_redefine_CSR_name
Debug: 863 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 3857, mvendorid
Debug: 864 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 3858, marchid
Debug: 865 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 3859, mimpid
Debug: 866 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 3860, mhartid
Debug: 867 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 768, mstatus
Debug: 868 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 769, misa
Debug: 869 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 770, medeleg
Debug: 870 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 771, mideleg
Debug: 871 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 772, mie
Debug: 872 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 773, mtvec
Debug: 873 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 832, mscratch
Debug: 874 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 833, mepc
Debug: 875 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 834, mcause
Debug: 876 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 835, mtval
Debug: 877 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 836, mip
Debug: 878 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 928, pmpcfg0
Debug: 879 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 929, pmpcfg1
Debug: 880 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 930, pmpcfg2
Debug: 881 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 931, pmpcfg3
Debug: 882 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 944, pmpaddr0
Debug: 883 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 945, pmpaddr1
Debug: 884 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 946, pmpaddr2
Debug: 885 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 947, pmpaddr3
Debug: 886 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 948, pmpaddr4
Debug: 887 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 949, pmpaddr5
Debug: 888 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 950, pmpaddr6
Debug: 889 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 951, pmpaddr7
Debug: 890 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 952, pmpaddr8
Debug: 891 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 953, pmpaddr9
Debug: 892 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 954, pmpaddr10
Debug: 893 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 955, pmpaddr11
Debug: 894 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 956, pmpaddr12
Debug: 895 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 957, pmpaddr13
Debug: 896 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 958, pmpaddr14
Debug: 897 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 959, pmpaddr15
Debug: 898 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2816, mcycle
Debug: 899 1628 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2818, minstret
Debug: 900 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2819, mhpmcounter3
Debug: 901 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2820, mhpmcounter4
Debug: 902 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2821, mhpmcounter5
Debug: 903 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2822, mhpmcounter6
Debug: 904 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2944, mcycleh
Debug: 905 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2946, minstreth
Debug: 906 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2947, mhpmcounter3h
Debug: 907 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2948, mhpmcounter4h
Debug: 908 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2949, mhpmcounter5h
Debug: 909 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2950, mhpmcounter6h
Debug: 910 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 803, mhpmevent3
Debug: 911 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 804, mhpmevent4
Debug: 912 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 805, mhpmevent5
Debug: 913 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 806, mhpmevent6
Debug: 914 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 774, mcounteren
Debug: 915 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 1952, tselect
Debug: 916 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 1953, tdata1
Debug: 917 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 1954, tdata2
Debug: 918 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 1955, tdata3
Debug: 919 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 1968, dcsr
Debug: 920 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 1969, dpc
Debug: 921 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 1970, dscratch0
Debug: 922 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 1971, dscratch1
Debug: 923 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 4032, micm_cfg
Debug: 924 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 4033, mdcm_cfg
Debug: 925 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 4034, mmsc_cfg
Debug: 926 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 1984, milmb
Debug: 927 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 1985, mdlmb
Debug: 928 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 1986, mecc_code
Debug: 929 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 1987, mnvec
Debug: 930 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 1994, mcache_ctl
Debug: 931 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 1995, mcctlbeginaddr
Debug: 932 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 1996, mcctlcommand
Debug: 933 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 1997, mcctldata
Debug: 934 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 1990, mhsp_ctl
Debug: 935 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 1991, msp_bound
Debug: 936 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 1992, msp_base
Debug: 937 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 1988, mxstatus
Debug: 938 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 1993, mdcause
Debug: 939 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 1989, mpft_ctl
Debug: 940 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2000, mmisc_ctl
Debug: 941 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 1998, mcounterwen
Debug: 942 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 1999, mcounterinten
Debug: 943 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2001, mcountermask_m
Debug: 944 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2002, mcountermask_s
Debug: 945 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2003, mcountermask_u
Debug: 946 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2004, mcounterovf
Debug: 947 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2016, dexc2dbg
Debug: 948 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2017, ddcause
Debug: 949 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 256, sstatus
Debug: 950 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 260, sie
Debug: 951 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 261, stvec
Debug: 952 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 262, scounteren
Debug: 953 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 320, sscratch
Debug: 954 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 321, sepc
Debug: 955 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 322, scause
Debug: 956 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 323, stval
Debug: 957 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 324, sip
Debug: 958 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 384, satp
Debug: 959 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2505, sdcause
Debug: 960 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2511, scounterinten
Debug: 961 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2513, scountermask_m
Debug: 962 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2514, scountermask_s
Debug: 963 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2515, scountermask_u
Debug: 964 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2516, scounterovf
Debug: 965 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2509, scctldata
Debug: 966 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2509, smisc_ctl
Debug: 967 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 3072, cycle
Debug: 968 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 3074, instret
Debug: 969 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 3075, hpmcounter3
Debug: 970 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 3076, hpmcounter4
Debug: 971 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 3077, hpmcounter5
Debug: 972 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 3078, hpmcounter6
Debug: 973 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 3200, cycleh
Debug: 974 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 3202, instreth
Debug: 975 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 3203, hpmcounter3h
Debug: 976 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 3204, hpmcounter4h
Debug: 977 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 3205, hpmcounter5h
Debug: 978 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 3206, hpmcounter6h
Debug: 979 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 1, fflags
Debug: 980 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2, frm
Debug: 981 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 3, fcsr
Debug: 982 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2048, uitb
Debug: 983 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2059, ucctlbeginaddr
Debug: 984 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2060, ucctlcommand
Debug: 985 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2005, mslideleg
Debug: 986 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2500, slie
Debug: 987 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2501, slip
Debug: 988 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2531, shpmevent3
Debug: 989 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2532, shpmevent4
Debug: 990 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2533, shpmevent5
Debug: 991 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2534, shpmevent6
Debug: 992 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2006, msavestatus
Debug: 993 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2007, msaveepc1
Debug: 994 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2008, msavecause1
Debug: 995 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2009, msaveepc2
Debug: 996 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2010, msavecause2
Debug: 997 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2011, msavedcause1
Debug: 998 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2012, msavedcause2
Debug: 999 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 800, mcountinhibit
Debug: 1000 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2528, scountinhibit
Debug: 1001 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 0, ustatus
Debug: 1002 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 4, uie
Debug: 1003 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 5, utvec
Debug: 1004 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 64, uscratch
Debug: 1005 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 65, uepc
Debug: 1006 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 66, ucause
Debug: 1007 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 67, utval
Debug: 1008 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 68, uip
Debug: 1009 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2057, udcause
Debug: 1010 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2064, wfe
Debug: 1011 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2065, sleepvalue
Debug: 1012 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2066, txevt
Debug: 1013 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 775, mtvt
Debug: 1014 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 837, mnxti
Debug: 1015 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 838, mintstatus
Debug: 1016 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 840, mscratchcsw
Debug: 1017 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 841, mscratchcswl
Debug: 1018 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2049, ucode
Debug: 1019 1629 nds32_v5_cmd.c:1795 ndsv5_redefine_CSR_name(): 2028, mirq_entry
Debug: 1022 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 0, zero
Debug: 1023 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 1, ra
Debug: 1024 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 2, sp
Debug: 1025 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 3, gp
Debug: 1026 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 4, tp
Debug: 1027 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 5, t0
Debug: 1028 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 6, t1
Debug: 1029 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 7, t2
Debug: 1030 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 8, fp
Debug: 1031 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 9, s1
Debug: 1032 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 10, a0
Debug: 1033 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 11, a1
Debug: 1034 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 12, a2
Debug: 1035 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 13, a3
Debug: 1036 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 14, a4
Debug: 1037 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 15, a5
Debug: 1038 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 16, a6
Debug: 1039 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 17, a7
Debug: 1040 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 18, s2
Debug: 1041 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 19, s3
Debug: 1042 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 20, s4
Debug: 1043 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 21, s5
Debug: 1044 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 22, s6
Debug: 1045 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 23, s7
Debug: 1046 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 24, s8
Debug: 1047 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 25, s9
Debug: 1048 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 26, s10
Debug: 1049 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 27, s11
Debug: 1050 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 28, t3
Debug: 1051 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 29, t4
Debug: 1052 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 30, t5
Debug: 1053 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 31, t6
Debug: 1054 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 32, pc
Debug: 1055 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 33, ft0
Debug: 1056 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 34, ft1
Debug: 1057 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 35, ft2
Debug: 1058 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 36, ft3
Debug: 1059 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 37, ft4
Debug: 1060 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 38, ft5
Debug: 1061 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 39, ft6
Debug: 1062 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 40, ft7
Debug: 1063 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 41, fs0
Debug: 1064 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 42, fs1
Debug: 1065 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 43, fa0
Debug: 1066 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 44, fa1
Debug: 1067 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 45, fa2
Debug: 1068 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 46, fa3
Debug: 1069 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 47, fa4
Debug: 1070 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 48, fa5
Debug: 1071 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 49, fa6
Debug: 1072 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 50, fa7
Debug: 1073 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 51, fs2
Debug: 1074 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 52, fs3
Debug: 1075 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 53, fs4
Debug: 1076 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 54, fs5
Debug: 1077 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 55, fs6
Debug: 1078 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 56, fs7
Debug: 1079 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 57, fs8
Debug: 1080 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 58, fs9
Debug: 1081 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 59, fs10
Debug: 1082 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 60, fs11
Debug: 1083 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 61, ft8
Debug: 1084 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 62, ft9
Debug: 1085 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 63, ft10
Debug: 1086 1629 nds32_v5_cmd.c:1859 ndsv5_redefine_GPR_FPU_name(): 64, ft11
Debug: 1103 1631 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[tselect] = 0x0 
Debug: 1112 1632 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[tselect] <- 0x0 
Debug: 1135 1635 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[tselect] = 0x0 
Debug: 1151 1637 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[tdata1] = 0x21800000 
Debug: 1160 1638 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[tselect] <- 0x1 
Debug: 1183 1641 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[tselect] = 0x1 
Debug: 1199 1643 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[tdata1] = 0x21800000 
Debug: 1208 1644 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[tselect] <- 0x2 
Debug: 1231 1646 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[tselect] = 0x2 
Debug: 1247 1648 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[tdata1] = 0x21800000 
Debug: 1256 1649 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[tselect] <- 0x3 
Debug: 1279 1651 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[tselect] = 0x3 
Debug: 1295 1654 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[tdata1] = 0x21800000 
Debug: 1304 1655 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[tselect] <- 0x4 
Debug: 1327 1657 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[tselect] = 0x4 
Debug: 1343 1659 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[tdata1] = 0x21800000 
Debug: 1352 1660 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[tselect] <- 0x5 
Debug: 1375 1663 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[tselect] = 0x5 
Debug: 1391 1664 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[tdata1] = 0x21800000 
Debug: 1400 1665 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[tselect] <- 0x6 
Debug: 1423 1668 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[tselect] = 0x6 
Debug: 1439 1670 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[tdata1] = 0x21800000 
Debug: 1448 1671 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[tselect] <- 0x7 
Debug: 1471 1673 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[tselect] = 0x7 
Debug: 1487 1675 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[tdata1] = 0x21800000 
Debug: 1496 1676 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[tselect] <- 0x8 
Debug: 1519 1678 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[tselect] = 0x0 
Debug: 1528 1679 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[tselect] <- 0x0 
Info : 1537 1680 riscv.c:2310 riscv_enumerate_triggers(): [0] Found 8 triggers
Debug: 1571 1683 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x400006c3  xdebugver=0x1 stopcycle stoptime cause=0x3 prv=0x3
Debug: 1580 1684 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x400006c3  xdebugver=0x1 stopcycle stoptime cause=0x3 prv=0x3
Info : 1615 1688 riscv-013.c:1861 examine(): Examined RISC-V core; found 1 harts
Info : 1616 1688 riscv-013.c:1866 examine():  [nds.tap] hart 0: XLEN=32, 8 triggers
Debug: 1617 1688 nds32_v5_cmd.c:2415 ndsv5_handle_examine(): ndsv5_handle_examine
Debug: 1619 1688 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000012, EXAMINE_END
Debug: 1630 1690 nds32_v5_cmd.c:1360 ndsv5_handle_poll(): target->state = running
Info : 1680 1695 server.c:337 add_service(): Listening on port 1111 for gdb connections
Info : 43918 481167 server.c:101 add_connection(): accepting 'telnet' connection on tcp/4444
User : 44013 481903 command.c:546 command_print(): configure: targetburn_targetnum = 0x00000000
Info : 44035 482408 core.c:1037 jtag_examine_chain_display(): JTAG tap: nds.tap tap/device found: 0x1000563d (mfg: 0x31e (Andes Technology Corporation), part: 0x0005, ver: 0x1)
Debug: 44085 483424 nds32_v5_cmd.c:1357 ndsv5_handle_poll(): target->state = halted, target->debug_reason = undefined
Debug: 44122 483434 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x400006c3  xdebugver=0x1 stopcycle stoptime cause=0x3 prv=0x3
Debug: 44135 483435 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x0 
Debug: 44144 483437 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 44169 483439 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0xf0100000 
Debug: 44196 483443 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x41452500 
Debug: 44206 483444 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x0 
Debug: 44223 483445 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 44232 483446 riscv-013.c:3139 read_memory(): reading 1 words of 4 bytes from 0xf0100000 = 0x41452500
User : 44233 483446 command.c:546 command_print(): 0xf0100000: 41452500 
Debug: 44270 483452 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x400006c3  xdebugver=0x1 stopcycle stoptime cause=0x3 prv=0x3
Debug: 44283 483452 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x0 
Debug: 44292 483453 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 44317 483454 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0xf01000 
Debug: 44344 483457 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 44354 483458 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x0 
Debug: 44371 483460 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 44380 483461 riscv-013.c:3139 read_memory(): reading 1 words of 4 bytes from 0xf01000 = 0x00000000
User : 44381 483461 command.c:546 command_print(): 0x00f01000: 00000000 
Info : 44382 483462 server.c:558 server_loop(): dropped 'telnet' connection
Info : 83737 1056158 server.c:101 add_connection(): accepting 'telnet' connection on tcp/4444
User : 83805 1056864 command.c:546 command_print(): configure: targetburn_targetnum = 0x00000000
Info : 83825 1057369 core.c:1037 jtag_examine_chain_display(): JTAG tap: nds.tap tap/device found: 0x1000563d (mfg: 0x31e (Andes Technology Corporation), part: 0x0005, ver: 0x1)
Debug: 83911 1058392 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x400006c3  xdebugver=0x1 stopcycle stoptime cause=0x3 prv=0x3
Debug: 83924 1058394 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x0 
Debug: 83933 1058395 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 83958 1058396 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0xf0100000 
Debug: 83985 1058400 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x41452500 
Debug: 83995 1058401 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x0 
Debug: 84012 1058403 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 84021 1058403 riscv-013.c:3139 read_memory(): reading 1 words of 4 bytes from 0xf0100000 = 0x41452500
User : 84022 1058403 command.c:546 command_print(): 0xf0100000: 41452500 
Debug: 84059 1058411 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x400006c3  xdebugver=0x1 stopcycle stoptime cause=0x3 prv=0x3
Debug: 84072 1058412 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x0 
Debug: 84081 1058413 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 84106 1058414 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0xf01000 
Debug: 84133 1058417 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 84143 1058418 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x0 
Debug: 84160 1058421 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 84169 1058422 riscv-013.c:3139 read_memory(): reading 1 words of 4 bytes from 0xf01000 = 0x00000000
User : 84170 1058422 command.c:546 command_print(): 0x00f01000: 00000000 
Info : 84171 1058423 server.c:558 server_loop(): dropped 'telnet' connection
Info : 94826 1213409 server.c:101 add_connection(): accepting 'telnet' connection on tcp/4444
User : 94894 1214115 command.c:546 command_print(): configure: targetburn_targetnum = 0x00000000
Info : 94914 1214619 core.c:1037 jtag_examine_chain_display(): JTAG tap: nds.tap tap/device found: 0x1000563d (mfg: 0x31e (Andes Technology Corporation), part: 0x0005, ver: 0x1)
Debug: 95000 1215643 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x400006c3  xdebugver=0x1 stopcycle stoptime cause=0x3 prv=0x3
Debug: 95013 1215644 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x0 
Debug: 95022 1215645 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 95047 1215647 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0xf0100000 
Debug: 95074 1215650 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x41452500 
Debug: 95084 1215652 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x0 
Debug: 95101 1215654 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 95110 1215655 riscv-013.c:3139 read_memory(): reading 1 words of 4 bytes from 0xf0100000 = 0x41452500
User : 95111 1215655 command.c:546 command_print(): 0xf0100000: 41452500 
Debug: 95148 1215662 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x400006c3  xdebugver=0x1 stopcycle stoptime cause=0x3 prv=0x3
Debug: 95161 1215663 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x0 
Debug: 95170 1215663 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 95195 1215664 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0xf01000 
Debug: 95222 1215667 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 95232 1215668 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x0 
Debug: 95249 1215670 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 95258 1215670 riscv-013.c:3139 read_memory(): reading 1 words of 4 bytes from 0xf01000 = 0x00000000
User : 95259 1215670 command.c:546 command_print(): 0x00f01000: 00000000 
Info : 95287 1216182 core.c:1037 jtag_examine_chain_display(): JTAG tap: nds.tap tap/device found: 0x1000563d (mfg: 0x31e (Andes Technology Corporation), part: 0x0005, ver: 0x1)
User : 95353 1217203 command.c:546 command_print(): configure: algorithm_bin = /home/yunkai/amazon-freertos/vendors/andes/tools/target_bin/target_SPI_v5_32.bin
Debug: 95360 1217205 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): micm_cfg
Debug: 95375 1217207 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[csr4032] = 0x492cb 
Debug: 95377 1217207 nds32_v5_cmd.c:385 handle_ndsv5_configure_command(): micm_cfg = 0x492cb
Debug: 95378 1217207 nds32_v5_cmd.c:388 handle_ndsv5_configure_command(): Enabling ILM
Debug: 95379 1217207 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): milmb
Debug: 95394 1217210 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[csr1984] = 0x1 
User : 95411 1217312 command.c:546 command_print(): tracer:0;profiling:1;disbus:0;exception:1;targetburn:1;pwr:0;q_access_mode:1
Info : 95427 1217326 nds_spiflash.c:1184 ndsspi_algorithm_apis_init(): filename: /home/yunkai/amazon-freertos/vendors/andes/tools/target_bin/target_SPI_v5_32.bin
Debug: 95465 1217332 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x400006c3  xdebugver=0x1 stopcycle stoptime cause=0x3 prv=0x3
Debug: 95469 1217332 riscv-013.c:3821 write_memory(): writing 11333 words of 4 bytes to 0x00000000 = 0x0001a835
Debug: 95479 1217333 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x0 
Debug: 95488 1217334 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 95501 1217334 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x0 
Debug: 108078 1217588 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 108087 1217589 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x0 
Debug: 108153 1217616 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x400006c3  xdebugver=0x1 stopcycle stoptime cause=0x3 prv=0x3
Debug: 108157 1217616 riscv-013.c:3821 write_memory(): writing 5 words of 4 bytes to 0x00003108 = 0x61297a06
Debug: 108167 1217617 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x0 
Debug: 108176 1217618 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 108189 1217618 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 108220 1217621 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 108229 1217622 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x0 
Debug: 108274 1217626 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x400006c3  xdebugver=0x1 stopcycle stoptime cause=0x3 prv=0x3
Debug: 108278 1217626 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000311c = 0x000002e4
Debug: 108288 1217627 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x0 
Debug: 108297 1217628 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 108310 1217628 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x311c 
Debug: 108334 1217631 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 108343 1217632 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x0 
Debug: 108381 1217635 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 108399 1217636 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 108410 1217637 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 108420 1217638 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 108435 1217640 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 108446 1217641 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 108469 1217643 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 108482 1217644 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 108499 1217646 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 108532 1217649 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x400006c3  xdebugver=0x1 stopcycle stoptime cause=0x3 prv=0x3
Debug: 108541 1217650 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b6c3  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x3 prv=0x3
Debug: 108577 1217654 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 108606 1217658 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 108621 1217659 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 108634 1217660 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 108657 1217663 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 108669 1217664 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 108686 1217665 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 108698 1217666 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 108730 1217670 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 108743 1217671 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 108752 1217671 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 108777 1217672 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3109 
Debug: 108804 1217675 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0xffffffc2 
Debug: 108814 1217676 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 108831 1217678 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 108840 1217678 riscv-013.c:3139 read_memory(): reading 1 words of 1 bytes from 0x3109 = 0x000000c2
Debug: 108862 1217681 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 108875 1217682 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 108884 1217683 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 108909 1217683 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x310a 
Debug: 108936 1217686 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x3525 
Debug: 108946 1217687 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 108963 1217689 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 108972 1217689 riscv-013.c:3139 read_memory(): reading 1 words of 2 bytes from 0x310a = 0x00003525
Debug: 108994 1217692 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 109007 1217693 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 109016 1217694 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 109041 1217695 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x310c 
Debug: 109087 1217699 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 109097 1217700 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 109114 1217701 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 109123 1217702 riscv-013.c:3139 read_memory(): reading 4 words of 4 bytes from 0x310c = 0x00010000
Debug: 109145 1217705 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 109158 1217706 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 109167 1217706 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 109192 1217707 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x311c 
Debug: 109219 1217710 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0xffffff80 
Debug: 109229 1217711 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 109246 1217714 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 109255 1217715 riscv-013.c:3139 read_memory(): reading 1 words of 1 bytes from 0x311c = 0x11104880
User : 109261 1217715 nds_spiflash.c:1364 ndsspi_algorithm_apis_init(): 
flash total size:0x100000:
Info : 109262 1217715 nds_spiflash.c:275 ndsspi_probe(): Found flash device 'nds-design' (ID 0x003525c2), baseaddr = 0x80000000
User : 109263 1217715 nds_spiflash.c:301 ndsspi_probe(): 
probe success
User : 109264 1217715 command.c:546 command_print(): flash 'ndsspi' found at 0x80000000
User : 109288 1217732 nds_spiflash.c:710 ndsspi_write(): 
SPI_WRITE_START
User : 109291 1217732 nds_spiflash.c:749 ndsspi_write(): 
WRITESIZE: 32256
Debug: 109338 1217738 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 109342 1217738 riscv-013.c:3821 write_memory(): writing 1 words of 4 bytes to 0x00003108 = 0x07000008
Debug: 109352 1217739 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 109361 1217740 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 109374 1217740 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 109398 1217743 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 109407 1217744 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 109452 1217748 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 109456 1217748 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000310c = 0x61290200
Debug: 109466 1217749 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 109475 1217750 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 109488 1217750 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x310c 
Debug: 109512 1217753 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 109521 1217754 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 109559 1217757 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 109577 1217759 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 109588 1217760 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 109598 1217760 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 109613 1217762 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 109624 1217763 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 109647 1217765 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 109660 1217766 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 109677 1217768 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 109710 1217771 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 109719 1217772 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 109755 1217776 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 111084 1217976 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 111099 1217978 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 111112 1217979 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 111135 1217982 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 111147 1217983 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 111164 1217984 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 111176 1217985 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 113395 1218001 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 113399 1218001 riscv-013.c:3821 write_memory(): writing 8174 words of 4 bytes to 0x00003108 = 0x00000004
Debug: 113409 1218002 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 113418 1218003 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 113431 1218003 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 122506 1218181 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 122515 1218182 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 122560 1218186 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 122564 1218186 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000b0c0 = 0x00000246
Debug: 122574 1218187 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 122583 1218187 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 122596 1218187 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0xb0c0 
Debug: 122620 1218191 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 122629 1218191 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 122667 1218194 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 122685 1218196 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 122696 1218197 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 122706 1218198 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 122721 1218200 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 122732 1218201 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 122755 1218203 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 122768 1218204 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 122785 1218206 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 122818 1218208 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 122827 1218209 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 122863 1218213 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 123353 1218287 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 123368 1218289 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 123381 1218290 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 123404 1218292 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 123416 1218293 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 123433 1218295 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 123445 1218296 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
User : 123455 1218297 nds_spiflash.c:470 ndsspi_write_sector_buffer(): 
SPI_DOT
Debug: 123503 1218303 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 123507 1218303 riscv-013.c:3821 write_memory(): writing 1 words of 4 bytes to 0x00003108 = 0x0f000808
Debug: 123517 1218303 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 123526 1218304 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 123539 1218304 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 123563 1218307 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 123572 1218308 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 123617 1218313 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 123621 1218313 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000310c = 0x61290200
Debug: 123631 1218314 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 123640 1218315 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 123653 1218315 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x310c 
Debug: 123677 1218318 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 123686 1218319 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 123724 1218322 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 123742 1218323 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 123753 1218324 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 123763 1218325 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 123778 1218327 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 123789 1218328 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 123812 1218330 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 123825 1218331 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 123842 1218333 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 123875 1218336 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 123884 1218337 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 123920 1218341 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 125239 1218538 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 125254 1218540 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 125267 1218541 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 125290 1218543 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 125302 1218544 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 125319 1218546 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 125331 1218547 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 127550 1218563 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 127554 1218563 riscv-013.c:3821 write_memory(): writing 8174 words of 4 bytes to 0x00003108 = 0x007e0004
Debug: 127564 1218564 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 127573 1218564 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 127586 1218565 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 136662 1218745 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 136671 1218745 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 136716 1218749 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 136720 1218749 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000b0c0 = 0x00000201
Debug: 136730 1218750 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 136739 1218751 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 136752 1218751 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0xb0c0 
Debug: 136776 1218754 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 136785 1218755 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 136823 1218758 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 136841 1218760 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 136852 1218761 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 136862 1218761 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 136877 1218763 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 136888 1218764 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 136911 1218767 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 136924 1218768 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 136941 1218769 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 136974 1218772 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 136983 1218773 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 137019 1218777 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 137508 1218850 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 137523 1218852 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 137536 1218853 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 137559 1218855 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 137571 1218856 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 137588 1218858 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 137600 1218859 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
User : 137610 1218860 nds_spiflash.c:470 ndsspi_write_sector_buffer(): 
SPI_DOT
Debug: 137658 1218866 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 137662 1218866 riscv-013.c:3821 write_memory(): writing 1 words of 4 bytes to 0x00003108 = 0x17001008
Debug: 137672 1218866 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 137681 1218867 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 137694 1218867 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 137718 1218870 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 137727 1218871 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 137772 1218875 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 137776 1218875 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000310c = 0x61290200
Debug: 137786 1218876 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 137795 1218877 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 137808 1218877 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x310c 
Debug: 137832 1218880 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 137841 1218881 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 137879 1218884 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 137897 1218885 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 137908 1218886 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 137918 1218887 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 137933 1218889 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 137944 1218890 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 137967 1218892 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 137980 1218893 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 137997 1218895 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 138030 1218898 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 138039 1218899 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 138075 1218903 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 139404 1219102 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 139419 1219103 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 139432 1219104 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 139455 1219107 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 139467 1219108 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 139484 1219109 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 139496 1219110 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 141715 1219126 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 141719 1219126 riscv-013.c:3821 write_memory(): writing 8174 words of 4 bytes to 0x00003108 = 0x00fc0004
Debug: 141729 1219127 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 141738 1219128 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 141751 1219128 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 150827 1219304 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 150836 1219305 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 150881 1219309 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 150885 1219309 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000b0c0 = 0x00000200
Debug: 150895 1219310 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 150904 1219310 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 150917 1219311 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0xb0c0 
Debug: 150941 1219314 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 150950 1219314 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 150988 1219317 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 151006 1219319 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 151017 1219320 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 151027 1219321 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 151042 1219323 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 151053 1219324 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 151076 1219326 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 151089 1219327 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 151106 1219329 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 151139 1219332 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 151148 1219333 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 151184 1219337 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 151663 1219408 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 151678 1219410 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 151691 1219411 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 151714 1219413 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 151726 1219414 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 151743 1219416 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 151755 1219417 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
User : 151765 1219418 nds_spiflash.c:470 ndsspi_write_sector_buffer(): 
SPI_DOT
Debug: 151813 1219423 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 151817 1219423 riscv-013.c:3821 write_memory(): writing 1 words of 4 bytes to 0x00003108 = 0x1f001808
Debug: 151827 1219424 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 151836 1219425 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 151849 1219425 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 151873 1219428 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 151882 1219429 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 151927 1219433 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 151931 1219433 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000310c = 0x61290200
Debug: 151941 1219434 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 151950 1219434 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 151963 1219435 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x310c 
Debug: 151987 1219438 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 151996 1219438 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 152034 1219441 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 152052 1219443 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 152063 1219444 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 152073 1219445 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 152088 1219447 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 152099 1219448 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 152122 1219451 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 152135 1219452 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 152152 1219453 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 152185 1219456 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 152194 1219457 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 152230 1219461 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 153549 1219659 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 153564 1219661 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 153577 1219662 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 153600 1219664 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 153612 1219665 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 153629 1219667 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 153641 1219668 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 155860 1219684 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 155864 1219684 riscv-013.c:3821 write_memory(): writing 8174 words of 4 bytes to 0x00003108 = 0x017a0004
Debug: 155874 1219685 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 155883 1219685 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 155896 1219686 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 164972 1219861 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 164981 1219862 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 165026 1219866 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 165030 1219866 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000b0c0 = 0x00000220
Debug: 165040 1219867 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 165049 1219868 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 165062 1219868 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0xb0c0 
Debug: 165086 1219871 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 165095 1219872 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 165133 1219875 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 165151 1219876 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 165162 1219877 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 165172 1219878 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 165187 1219880 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 165198 1219881 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 165221 1219883 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 165234 1219884 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 165251 1219886 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 165284 1219889 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 165293 1219890 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 165329 1219893 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 165798 1219964 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 165813 1219965 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 165826 1219966 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 165849 1219969 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 165861 1219970 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 165878 1219971 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 165890 1219972 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
User : 165900 1219973 nds_spiflash.c:470 ndsspi_write_sector_buffer(): 
SPI_DOT
Debug: 165948 1219979 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 165952 1219979 riscv-013.c:3821 write_memory(): writing 1 words of 4 bytes to 0x00003108 = 0x27002008
Debug: 165962 1219980 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 165971 1219981 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 165984 1219981 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 166008 1219984 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 166017 1219985 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 166062 1219989 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 166066 1219989 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000310c = 0x61290200
Debug: 166076 1219990 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 166085 1219990 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 166098 1219991 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x310c 
Debug: 166122 1219994 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 166131 1219994 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 166169 1219998 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 166187 1219999 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 166198 1220000 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 166208 1220001 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 166223 1220003 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 166234 1220005 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 166257 1220007 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 166270 1220008 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 166287 1220010 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 166320 1220013 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 166329 1220014 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 166365 1220018 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 167735 1220223 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 167750 1220225 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 167763 1220226 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 167786 1220229 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 167798 1220230 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 167815 1220231 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 167827 1220232 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 170046 1220249 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 170050 1220249 riscv-013.c:3821 write_memory(): writing 8174 words of 4 bytes to 0x00003108 = 0x01f80004
Debug: 170060 1220249 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 170069 1220250 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 170082 1220250 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 179157 1220426 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 179166 1220427 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 179211 1220431 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 179215 1220431 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000b0c0 = 0x000002fe
Debug: 179225 1220432 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 179234 1220433 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 179247 1220433 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0xb0c0 
Debug: 179271 1220436 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 179280 1220437 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 179318 1220440 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 179336 1220442 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 179347 1220443 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 179357 1220443 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 179372 1220445 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 179383 1220446 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 179406 1220449 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 179419 1220450 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 179436 1220451 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 179469 1220454 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 179478 1220455 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 179514 1220459 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 179983 1220530 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 179998 1220531 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 180011 1220532 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 180034 1220535 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 180046 1220536 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 180063 1220537 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 180075 1220538 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
User : 180085 1220539 nds_spiflash.c:470 ndsspi_write_sector_buffer(): 
SPI_DOT
Debug: 180133 1220545 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 180137 1220545 riscv-013.c:3821 write_memory(): writing 1 words of 4 bytes to 0x00003108 = 0x2f002808
Debug: 180147 1220546 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 180156 1220546 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 180169 1220547 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 180193 1220550 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 180202 1220551 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 180247 1220555 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 180251 1220555 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000310c = 0x61290200
Debug: 180261 1220555 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 180270 1220556 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 180283 1220556 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x310c 
Debug: 180307 1220559 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 180316 1220560 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 180354 1220563 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 180372 1220565 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 180383 1220566 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 180393 1220567 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 180408 1220568 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 180419 1220569 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 180442 1220572 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 180455 1220573 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 180472 1220574 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 180505 1220577 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 180514 1220578 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 180550 1220583 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 181770 1220782 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 181785 1220784 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 181798 1220785 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 181821 1220788 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 181833 1220789 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 181850 1220790 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 181862 1220791 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 184081 1220807 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 184085 1220807 riscv-013.c:3821 write_memory(): writing 8174 words of 4 bytes to 0x00003108 = 0x02760004
Debug: 184095 1220808 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 184104 1220809 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 184117 1220809 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 193192 1220986 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 193201 1220987 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 193246 1220991 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 193250 1220991 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000b0c0 = 0x00000201
Debug: 193260 1220992 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 193269 1220992 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 193282 1220993 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0xb0c0 
Debug: 193306 1220996 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 193315 1220996 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 193353 1221000 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 193371 1221001 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 193382 1221002 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 193392 1221003 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 193407 1221005 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 193418 1221006 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 193441 1221008 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 193454 1221009 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 193471 1221011 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 193504 1221014 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 193513 1221014 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 193549 1221019 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 194028 1221090 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 194043 1221092 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 194056 1221093 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 194079 1221096 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 194091 1221097 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 194108 1221098 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 194120 1221099 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
User : 194130 1221100 nds_spiflash.c:470 ndsspi_write_sector_buffer(): 
SPI_DOT
Debug: 194178 1221106 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 194182 1221106 riscv-013.c:3821 write_memory(): writing 1 words of 4 bytes to 0x00003108 = 0x37003008
Debug: 194192 1221106 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 194201 1221107 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 194214 1221107 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 194238 1221110 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 194247 1221111 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 194292 1221115 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 194296 1221115 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000310c = 0x61290200
Debug: 194306 1221116 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 194315 1221117 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 194328 1221117 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x310c 
Debug: 194352 1221120 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 194361 1221121 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 194399 1221124 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 194417 1221126 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 194428 1221127 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 194438 1221127 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 194453 1221129 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 194464 1221130 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 194487 1221133 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 194500 1221134 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 194517 1221135 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 194550 1221138 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 194559 1221139 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 194595 1221143 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 195915 1221342 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 195930 1221343 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 195943 1221344 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 195966 1221347 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 195978 1221348 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 195995 1221349 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 196007 1221350 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 198226 1221367 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 198230 1221367 riscv-013.c:3821 write_memory(): writing 8174 words of 4 bytes to 0x00003108 = 0x02f40004
Debug: 198240 1221367 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 198249 1221368 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 198262 1221368 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 207337 1221544 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 207346 1221545 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 207391 1221549 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 207395 1221549 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000b0c0 = 0x00000201
Debug: 207405 1221550 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 207414 1221551 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 207427 1221551 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0xb0c0 
Debug: 207451 1221554 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 207460 1221555 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 207498 1221558 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 207516 1221559 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 207527 1221560 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 207537 1221561 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 207552 1221563 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 207563 1221564 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 207586 1221566 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 207599 1221567 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 207616 1221569 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 207649 1221572 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 207658 1221573 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 207694 1221577 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 208163 1221648 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 208178 1221650 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 208191 1221651 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 208214 1221654 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 208226 1221655 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 208243 1221656 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 208255 1221657 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
User : 208265 1221658 nds_spiflash.c:470 ndsspi_write_sector_buffer(): 
SPI_DOT
Debug: 208313 1221664 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 208317 1221664 riscv-013.c:3821 write_memory(): writing 1 words of 4 bytes to 0x00003108 = 0x3f003808
Debug: 208327 1221665 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 208336 1221665 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 208349 1221666 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 208373 1221669 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 208382 1221669 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 208427 1221673 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 208431 1221673 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000310c = 0x61290200
Debug: 208441 1221674 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 208450 1221675 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 208463 1221675 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x310c 
Debug: 208487 1221678 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 208496 1221679 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 208534 1221682 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 208552 1221684 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 208563 1221685 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 208573 1221685 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 208588 1221687 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 208599 1221688 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 208622 1221691 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 208635 1221692 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 208652 1221693 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 208685 1221696 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 208694 1221697 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 208730 1221701 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 210050 1221898 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 210065 1221900 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 210078 1221901 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 210101 1221904 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 210113 1221905 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 210130 1221906 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 210142 1221907 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 212361 1221923 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 212365 1221923 riscv-013.c:3821 write_memory(): writing 8174 words of 4 bytes to 0x00003108 = 0x03720004
Debug: 212375 1221924 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 212384 1221925 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 212397 1221925 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 221472 1222101 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 221481 1222101 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 221526 1222105 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 221530 1222105 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000b0c0 = 0x00000211
Debug: 221540 1222106 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 221549 1222107 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 221562 1222107 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0xb0c0 
Debug: 221586 1222110 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 221595 1222111 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 221633 1222114 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 221651 1222116 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 221662 1222117 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 221672 1222117 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 221687 1222119 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 221698 1222120 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 221721 1222123 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 221734 1222124 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 221751 1222125 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 221784 1222128 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 221793 1222129 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 221829 1222133 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 222318 1222206 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 222333 1222208 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 222346 1222209 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 222369 1222211 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 222381 1222212 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 222398 1222214 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 222410 1222215 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
User : 222420 1222215 nds_spiflash.c:470 ndsspi_write_sector_buffer(): 
SPI_DOT
Debug: 222468 1222222 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 222472 1222222 riscv-013.c:3821 write_memory(): writing 1 words of 4 bytes to 0x00003108 = 0x46004008
Debug: 222482 1222222 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 222491 1222223 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 222504 1222223 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 222529 1222226 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 222538 1222227 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 222583 1222231 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 222587 1222231 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000310c = 0x30300200
Debug: 222597 1222233 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 222606 1222233 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 222619 1222234 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x310c 
Debug: 222643 1222237 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 222652 1222237 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 222690 1222240 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 222708 1222242 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 222719 1222243 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 222729 1222244 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 222744 1222246 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 222755 1222247 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 222778 1222250 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 222791 1222251 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 222808 1222252 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 222841 1222255 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 222850 1222256 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 222886 1222260 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 224035 1222432 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 224050 1222434 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 224063 1222435 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 224086 1222437 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 224098 1222438 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 224115 1222440 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 224127 1222441 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 226346 1222457 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 226350 1222457 riscv-013.c:3821 write_memory(): writing 8174 words of 4 bytes to 0x00003108 = 0x03f00004
Debug: 226360 1222457 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 226369 1222458 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 226382 1222458 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 235457 1222634 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 235466 1222635 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 235511 1222639 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 235515 1222639 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000b0c0 = 0x000002b7
Debug: 235525 1222640 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 235534 1222640 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 235547 1222641 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0xb0c0 
Debug: 235571 1222644 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 235580 1222644 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 235618 1222647 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 235636 1222649 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 235647 1222650 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 235657 1222651 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 235672 1222653 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 235683 1222654 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 235706 1222656 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 235719 1222657 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 235736 1222659 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 235769 1222661 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 235778 1222662 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 235814 1222666 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 236234 1222738 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 236249 1222740 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 236262 1222741 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 236285 1222743 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 236297 1222744 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 236314 1222746 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 236326 1222747 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
User : 236336 1222748 nds_spiflash.c:470 ndsspi_write_sector_buffer(): 
SPI_DOT
Debug: 236384 1222758 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 236388 1222758 riscv-013.c:3821 write_memory(): writing 1 words of 4 bytes to 0x00003108 = 0x4e004708
Debug: 236398 1222759 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 236407 1222759 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 236420 1222760 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 236444 1222763 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 236453 1222764 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 236498 1222769 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 236502 1222769 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000310c = 0x61290200
Debug: 236512 1222770 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 236521 1222771 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 236534 1222771 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x310c 
Debug: 236558 1222774 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 236567 1222775 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 236605 1222778 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 236623 1222779 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 236634 1222780 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 236644 1222781 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 236659 1222783 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 236670 1222784 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 236693 1222786 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 236706 1222787 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 236723 1222789 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 236756 1222792 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 236765 1222793 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 236801 1222798 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 238070 1222994 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 238085 1222996 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 238098 1222997 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 238121 1222999 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 238133 1223000 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 238150 1223002 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 238162 1223003 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 240381 1223019 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 240385 1223019 riscv-013.c:3821 write_memory(): writing 8174 words of 4 bytes to 0x00003108 = 0x046e0004
Debug: 240395 1223020 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 240404 1223020 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 240417 1223021 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 249492 1223199 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 249501 1223199 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 249546 1223203 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 249550 1223203 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000b0c0 = 0x00000285
Debug: 249560 1223204 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 249569 1223205 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 249582 1223205 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0xb0c0 
Debug: 249606 1223208 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 249615 1223209 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 249653 1223212 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 249671 1223214 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 249682 1223215 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 249692 1223215 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 249707 1223217 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 249718 1223218 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 249741 1223221 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 249754 1223222 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 249771 1223223 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 249804 1223226 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 249814 1223227 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 249850 1223231 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 250329 1223303 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 250344 1223305 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 250357 1223306 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 250380 1223309 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 250392 1223310 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 250409 1223311 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 250421 1223312 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
User : 250431 1223313 nds_spiflash.c:470 ndsspi_write_sector_buffer(): 
SPI_DOT
Debug: 250479 1223319 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 250483 1223319 riscv-013.c:3821 write_memory(): writing 1 words of 4 bytes to 0x00003108 = 0x56004f08
Debug: 250493 1223320 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 250502 1223320 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 250515 1223321 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 250539 1223324 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 250548 1223324 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 250593 1223328 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 250597 1223328 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000310c = 0x61290200
Debug: 250607 1223329 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 250616 1223330 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 250629 1223330 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x310c 
Debug: 250653 1223333 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 250662 1223334 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 250700 1223337 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 250718 1223339 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 250729 1223340 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 250739 1223340 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 250754 1223342 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 250765 1223343 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 250788 1223346 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 250801 1223347 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 250818 1223348 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 250851 1223351 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 250860 1223352 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 250896 1223356 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 252205 1223551 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 252220 1223553 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 252233 1223555 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 252256 1223557 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 252268 1223558 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 252285 1223560 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 252297 1223561 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 254516 1223577 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 254520 1223577 riscv-013.c:3821 write_memory(): writing 8174 words of 4 bytes to 0x00003108 = 0x04ec0004
Debug: 254530 1223578 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 254539 1223579 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 254552 1223579 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 263628 1223756 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 263637 1223757 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 263682 1223761 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 263686 1223761 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000b0c0 = 0x0000026e
Debug: 263696 1223762 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 263705 1223763 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 263718 1223763 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0xb0c0 
Debug: 263742 1223766 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 263751 1223767 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 263789 1223770 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 263807 1223771 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 263818 1223772 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 263828 1223773 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 263843 1223775 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 263854 1223776 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 263877 1223778 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 263890 1223779 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 263907 1223781 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 263940 1223784 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 263949 1223785 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 263985 1223789 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 264454 1223859 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 264469 1223861 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 264482 1223862 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 264505 1223865 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 264517 1223866 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 264534 1223867 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 264546 1223868 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
User : 264556 1223869 nds_spiflash.c:470 ndsspi_write_sector_buffer(): 
SPI_DOT
Debug: 264604 1223875 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 264608 1223875 riscv-013.c:3821 write_memory(): writing 1 words of 4 bytes to 0x00003108 = 0x5e005708
Debug: 264618 1223875 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 264627 1223876 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 264640 1223876 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 264664 1223879 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 264673 1223880 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 264718 1223884 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 264722 1223884 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000310c = 0x00000200
Debug: 264732 1223885 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 264741 1223886 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 264754 1223886 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x310c 
Debug: 264778 1223889 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 264787 1223890 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 264825 1223893 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 264843 1223894 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 264854 1223895 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 264864 1223896 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 264879 1223898 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 264890 1223899 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 264913 1223902 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 264926 1223903 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 264943 1223904 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 264976 1223907 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 264985 1223908 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 265021 1223912 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 266360 1224113 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 266375 1224114 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 266388 1224115 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 266411 1224118 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 266423 1224119 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 266440 1224120 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 266452 1224121 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 268671 1224138 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 268675 1224138 riscv-013.c:3821 write_memory(): writing 8174 words of 4 bytes to 0x00003108 = 0x056a0004
Debug: 268685 1224138 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 268694 1224139 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 268707 1224139 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 277783 1224318 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 277792 1224319 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 277837 1224323 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 277841 1224323 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000b0c0 = 0x00000220
Debug: 277851 1224324 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 277860 1224325 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 277873 1224325 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0xb0c0 
Debug: 277897 1224328 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 277906 1224329 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 277944 1224332 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 277962 1224334 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 277973 1224335 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 277983 1224335 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 277998 1224337 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 278009 1224338 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 278032 1224341 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 278045 1224342 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 278062 1224343 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 278095 1224346 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 278104 1224347 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 278140 1224351 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 278619 1224422 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 278634 1224424 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 278647 1224425 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 278670 1224428 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 278682 1224429 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 278699 1224430 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 278711 1224431 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
User : 278721 1224432 nds_spiflash.c:470 ndsspi_write_sector_buffer(): 
SPI_DOT
Debug: 278769 1224438 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 278773 1224438 riscv-013.c:3821 write_memory(): writing 1 words of 4 bytes to 0x00003108 = 0x66005f08
Debug: 278783 1224439 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 278792 1224439 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 278805 1224440 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 278829 1224443 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 278838 1224443 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 278883 1224447 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 278887 1224447 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000310c = 0x00000200
Debug: 278897 1224448 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 278906 1224449 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 278919 1224449 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x310c 
Debug: 278943 1224452 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 278952 1224453 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 278990 1224456 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 279008 1224458 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 279019 1224459 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 279029 1224459 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 279044 1224461 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 279055 1224462 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 279078 1224465 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 279091 1224467 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 279108 1224468 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 279141 1224471 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 279150 1224472 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 279186 1224476 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 280465 1224672 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 280480 1224673 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 280493 1224674 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 280516 1224677 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 280528 1224678 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 280545 1224679 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 280557 1224680 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 282776 1224700 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 282780 1224700 riscv-013.c:3821 write_memory(): writing 8174 words of 4 bytes to 0x00003108 = 0x05e80004
Debug: 282790 1224701 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 282799 1224702 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 282812 1224702 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 291888 1224883 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 291897 1224884 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 291942 1224888 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 291946 1224888 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000b0c0 = 0x0000024b
Debug: 291956 1224889 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 291965 1224890 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 291978 1224890 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0xb0c0 
Debug: 292002 1224893 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 292011 1224894 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 292049 1224897 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 292067 1224898 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 292078 1224899 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 292088 1224900 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 292103 1224902 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 292114 1224903 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 292137 1224905 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 292150 1224906 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 292167 1224908 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 292200 1224911 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 292209 1224912 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 292245 1224916 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 292724 1224987 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 292739 1224989 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 292752 1224990 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 292775 1224992 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 292787 1224993 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 292804 1224995 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 292816 1224996 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
User : 292826 1224997 nds_spiflash.c:470 ndsspi_write_sector_buffer(): 
SPI_DOT
Debug: 292874 1225003 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 292878 1225003 riscv-013.c:3821 write_memory(): writing 1 words of 4 bytes to 0x00003108 = 0x6e006708
Debug: 292888 1225003 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 292897 1225004 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 292910 1225004 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 292934 1225007 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 292943 1225008 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 292988 1225012 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 292992 1225012 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000310c = 0x00000200
Debug: 293002 1225013 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 293011 1225014 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 293024 1225014 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x310c 
Debug: 293048 1225017 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 293057 1225018 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 293095 1225021 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 293113 1225023 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 293124 1225024 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 293134 1225024 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 293149 1225026 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 293160 1225027 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 293183 1225030 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 293196 1225031 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 293213 1225032 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 293246 1225035 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 293255 1225036 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 293291 1225040 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 294581 1225233 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 294596 1225234 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 294609 1225235 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 294632 1225238 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 294644 1225239 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 294661 1225240 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 294673 1225241 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 296892 1225257 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 296896 1225257 riscv-013.c:3821 write_memory(): writing 8174 words of 4 bytes to 0x00003108 = 0x06660004
Debug: 296906 1225258 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 296915 1225259 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 296928 1225259 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 306003 1225436 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 306012 1225437 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 306057 1225441 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 306061 1225441 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000b0c0 = 0x0000027c
Debug: 306071 1225441 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 306080 1225442 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 306093 1225442 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0xb0c0 
Debug: 306117 1225445 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 306126 1225446 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 306164 1225449 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 306182 1225451 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 306193 1225452 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 306203 1225453 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 306218 1225454 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 306229 1225455 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 306252 1225458 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 306265 1225459 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 306282 1225460 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 306315 1225463 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 306324 1225464 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 306360 1225468 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 306859 1225542 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 306874 1225544 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 306887 1225545 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 306910 1225548 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 306922 1225549 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 306939 1225550 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 306951 1225551 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
User : 306961 1225552 nds_spiflash.c:470 ndsspi_write_sector_buffer(): 
SPI_DOT
Debug: 307009 1225558 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 307013 1225558 riscv-013.c:3821 write_memory(): writing 1 words of 4 bytes to 0x00003108 = 0x76006f08
Debug: 307023 1225559 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 307032 1225560 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 307045 1225560 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 307069 1225563 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 307078 1225563 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 307123 1225568 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 307127 1225568 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000310c = 0x00000200
Debug: 307137 1225568 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 307146 1225569 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 307159 1225569 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x310c 
Debug: 307183 1225572 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 307192 1225573 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 307230 1225576 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 307248 1225578 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 307259 1225579 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 307269 1225580 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 307284 1225581 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 307295 1225582 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 307318 1225585 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 307331 1225586 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 307348 1225587 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 307381 1225590 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 307390 1225591 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 307426 1225595 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 308766 1225795 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 308781 1225797 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 308794 1225798 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 308817 1225800 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 308829 1225801 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 308846 1225803 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 308858 1225804 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 311077 1225821 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 311081 1225821 riscv-013.c:3821 write_memory(): writing 8174 words of 4 bytes to 0x00003108 = 0x06e40004
Debug: 311091 1225822 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 311100 1225822 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 311113 1225823 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 320188 1226002 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 320197 1226002 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 320242 1226006 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 320246 1226006 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000b0c0 = 0x0000022d
Debug: 320256 1226007 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 320265 1226008 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 320278 1226008 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0xb0c0 
Debug: 320302 1226011 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 320311 1226012 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 320349 1226015 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 320367 1226017 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 320378 1226018 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 320388 1226018 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 320403 1226020 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 320414 1226021 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 320437 1226024 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 320450 1226025 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 320467 1226026 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 320500 1226029 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 320509 1226030 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 320545 1226034 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 321044 1226108 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 321059 1226110 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 321072 1226111 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 321095 1226113 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 321107 1226114 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 321124 1226116 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 321136 1226117 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
User : 321146 1226118 nds_spiflash.c:470 ndsspi_write_sector_buffer(): 
SPI_DOT
Debug: 321194 1226124 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 321198 1226124 riscv-013.c:3821 write_memory(): writing 1 words of 4 bytes to 0x00003108 = 0x7e007708
Debug: 321208 1226124 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 321217 1226125 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 321230 1226125 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 321254 1226128 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 321263 1226129 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 321308 1226133 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 321312 1226133 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000310c = 0x61290200
Debug: 321322 1226134 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 321331 1226135 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 321344 1226135 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x310c 
Debug: 321368 1226138 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 321377 1226139 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 321415 1226142 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 321433 1226143 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 321444 1226144 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 321454 1226145 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 321469 1226147 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 321480 1226148 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 321503 1226150 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 321516 1226151 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 321533 1226153 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 321566 1226156 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 321575 1226157 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 321611 1226161 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 322891 1226362 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 322906 1226364 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 322919 1226365 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 322942 1226367 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 322954 1226368 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 322971 1226370 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 322983 1226371 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 325202 1226388 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 325206 1226388 riscv-013.c:3821 write_memory(): writing 8174 words of 4 bytes to 0x00003108 = 0x07620004
Debug: 325216 1226389 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 325225 1226389 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 325238 1226390 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 334313 1226575 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 334322 1226576 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 334367 1226580 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 334371 1226580 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000b0c0 = 0x000002be
Debug: 334381 1226581 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 334390 1226582 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 334403 1226582 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0xb0c0 
Debug: 334427 1226585 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 334436 1226586 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 334474 1226589 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 334492 1226590 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 334503 1226591 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 334513 1226592 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 334528 1226594 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 334539 1226595 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 334562 1226597 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 334575 1226598 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 334592 1226600 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 334625 1226603 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 334634 1226604 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 334670 1226608 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 335159 1226682 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 335174 1226684 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 335187 1226685 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 335210 1226688 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 335222 1226689 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 335239 1226690 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 335251 1226691 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
User : 335261 1226692 nds_spiflash.c:470 ndsspi_write_sector_buffer(): 
SPI_DOT
Debug: 335309 1226698 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 335313 1226698 riscv-013.c:3821 write_memory(): writing 1 words of 4 bytes to 0x00003108 = 0x85007f08
Debug: 335323 1226699 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 335332 1226700 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 335345 1226700 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 335369 1226703 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 335378 1226704 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 335423 1226708 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 335427 1226708 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000310c = 0xffa70200
Debug: 335437 1226708 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 335446 1226709 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 335459 1226709 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x310c 
Debug: 335483 1226712 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 335492 1226713 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 335530 1226716 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 335548 1226718 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 335559 1226719 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 335569 1226720 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 335584 1226721 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 335595 1226722 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 335618 1226725 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 335631 1226726 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 335648 1226727 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 335681 1226730 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 335690 1226731 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 335727 1226736 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 336806 1226897 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 336821 1226899 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 336834 1226900 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 336857 1226902 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 336869 1226903 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 336886 1226905 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 336898 1226906 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 339117 1226922 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 339121 1226922 riscv-013.c:3821 write_memory(): writing 8174 words of 4 bytes to 0x00003108 = 0x07e00004
Debug: 339131 1226922 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 339140 1226923 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 339153 1226923 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 348228 1227104 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 348237 1227105 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 348282 1227109 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 348286 1227109 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000b0c0 = 0x000002be
Debug: 348296 1227110 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 348305 1227110 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 348318 1227111 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0xb0c0 
Debug: 348342 1227114 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 348351 1227114 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 348389 1227117 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 348407 1227119 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 348418 1227120 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 348428 1227121 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 348443 1227123 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 348454 1227124 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 348477 1227126 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 348490 1227127 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 348507 1227129 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 348540 1227131 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 348549 1227132 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 348585 1227137 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 349084 1227211 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 349099 1227213 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 349112 1227214 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 349135 1227216 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 349147 1227217 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 349164 1227219 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 349176 1227220 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
User : 349186 1227220 nds_spiflash.c:470 ndsspi_write_sector_buffer(): 
SPI_DOT
Debug: 349234 1227226 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 349238 1227226 riscv-013.c:3821 write_memory(): writing 1 words of 4 bytes to 0x00003108 = 0x8d008608
Debug: 349248 1227227 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 349257 1227228 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 349270 1227228 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 349294 1227231 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 349303 1227232 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 349349 1227236 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 349353 1227236 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000310c = 0x61290200
Debug: 349363 1227237 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 349372 1227238 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 349385 1227238 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x310c 
Debug: 349409 1227241 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 349418 1227242 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 349456 1227245 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 349474 1227246 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 349485 1227247 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 349495 1227248 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 349510 1227250 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 349521 1227251 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 349544 1227254 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 349557 1227255 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 349574 1227256 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 349607 1227259 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 349616 1227260 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 349652 1227264 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 350871 1227447 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 350886 1227449 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 350899 1227450 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 350922 1227452 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 350934 1227453 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 350951 1227455 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 350963 1227456 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 353182 1227472 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 353186 1227472 riscv-013.c:3821 write_memory(): writing 8174 words of 4 bytes to 0x00003108 = 0x085e0004
Debug: 353196 1227473 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 353205 1227473 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 353218 1227474 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 362293 1227650 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 362302 1227651 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 362347 1227655 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 362351 1227655 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000b0c0 = 0x00000200
Debug: 362361 1227656 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 362370 1227656 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 362383 1227657 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0xb0c0 
Debug: 362407 1227660 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 362416 1227660 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 362454 1227663 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 362472 1227667 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 362483 1227669 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 362493 1227669 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 362508 1227671 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 362519 1227672 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 362542 1227675 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 362555 1227676 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 362572 1227677 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 362605 1227680 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 362614 1227681 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 362650 1227685 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 363140 1227758 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 363155 1227760 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 363168 1227761 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 363191 1227764 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 363203 1227765 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 363220 1227766 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 363232 1227767 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
User : 363242 1227768 nds_spiflash.c:470 ndsspi_write_sector_buffer(): 
SPI_DOT
Debug: 363290 1227774 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 363294 1227774 riscv-013.c:3821 write_memory(): writing 1 words of 4 bytes to 0x00003108 = 0x8e008e08
Debug: 363304 1227775 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 363313 1227775 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 363326 1227776 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 363350 1227779 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 363359 1227779 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 363404 1227783 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 363408 1227783 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000310c = 0x30300200
Debug: 363418 1227784 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 363427 1227785 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 363440 1227785 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x310c 
Debug: 363464 1227788 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 363473 1227789 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 363511 1227792 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 363529 1227794 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 363540 1227795 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 363550 1227795 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 363565 1227797 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 363576 1227799 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 363599 1227801 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 363612 1227802 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 363629 1227804 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 363662 1227806 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 363671 1227807 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 363707 1227812 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 363866 1227835 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 363881 1227837 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 363894 1227838 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 363917 1227840 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 363929 1227841 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 363946 1227843 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 363958 1227844 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 364336 1227851 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 364340 1227851 riscv-013.c:3821 write_memory(): writing 1233 words of 4 bytes to 0x00003108 = 0x08dc0004
Debug: 364350 1227852 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 364359 1227852 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 364372 1227853 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 365757 1227882 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 365766 1227882 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 365811 1227886 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 365815 1227886 riscv-013.c:3821 write_memory(): writing 1 words of 2 bytes to 0x0000444c = 0x2b020400
Debug: 365825 1227887 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 365834 1227888 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 365847 1227888 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x444c 
Debug: 365871 1227891 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 365880 1227892 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 365925 1227896 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 365929 1227896 riscv-013.c:3821 write_memory(): writing 1 words of 1 bytes to 0x0000444e = 0x3e262b02
Debug: 365939 1227897 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 365948 1227897 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 365961 1227898 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x444e 
Debug: 365985 1227901 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 365994 1227901 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 366032 1227904 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 366050 1227906 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 366061 1227907 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 366071 1227908 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 366086 1227910 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 366097 1227911 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 366120 1227913 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 366133 1227914 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 366150 1227916 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 366183 1227918 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 366192 1227919 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 366228 1227924 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 366317 1227936 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 366332 1227938 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 366345 1227939 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 366368 1227942 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 366380 1227943 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 366397 1227945 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 366409 1227946 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
User : 366419 1227947 nds_spiflash.c:470 ndsspi_write_sector_buffer(): 
SPI_DOT
Debug: 366447 1227951 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 366460 1227952 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 366469 1227952 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 366494 1227953 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x8008ef00 
Debug: 366720 1227958 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0xffffffff 
Debug: 366730 1227959 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 366747 1227961 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 366756 1227962 riscv-013.c:3139 read_memory(): reading 64 words of 4 bytes from 0x8008ef00 = 0xffffffff
Debug: 366822 1227968 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 366826 1227968 riscv-013.c:3821 write_memory(): writing 66 words of 4 bytes to 0x00003108 = 0x08ef0004
Debug: 366836 1227969 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 366845 1227969 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 366858 1227970 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 366950 1227974 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 366959 1227974 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 366997 1227978 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 367015 1227979 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[x17] = 0x0 
Debug: 367026 1227980 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
Debug: 367036 1227981 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): mstatus
Debug: 367051 1227983 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 367062 1227984 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 367085 1227986 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 367098 1227987 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x0 
Debug: 367115 1227989 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x0 
Debug: 367148 1227992 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 367157 1227993 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 367193 1227997 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000002, RESUMED
Debug: 367222 1228000 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 367237 1228002 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x38 
Debug: 367250 1228003 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[mstatus] <- 0x1800 
Debug: 367273 1228006 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[mstatus] = 0x1800 
Debug: 367285 1228007 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dpc] <- 0x80000000 
Debug: 367302 1228008 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80000000 
Debug: 367314 1228009 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[x17] <- 0x0 
User : 367324 1228010 nds_spiflash.c:470 ndsspi_write_sector_buffer(): 
SPI_DOT
Debug: 367330 1228011 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): dcsr
Debug: 367345 1228013 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 367356 1228014 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x40000643  xdebugver=0x1 stopcycle stoptime cause=0x1 prv=0x3
Debug: 367379 1228016 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40000643  xdebugver=0x1 stopcycle stoptime cause=0x1 prv=0x3
Debug: 367415 1228021 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40000643  xdebugver=0x1 stopcycle stoptime cause=0x1 prv=0x3
Debug: 367419 1228021 riscv-013.c:3821 write_memory(): writing 1 words of 1 bytes to 0x00003108 = 0x20623100
Debug: 367429 1228022 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 367438 1228023 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 367451 1228023 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 367475 1228026 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 367484 1228027 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
User : 367509 1228028 nds_spiflash.c:828 ndsspi_write(): 
SPI_WRITE_FINISH
User : 367510 1228036 command.c:546 command_print(): wrote 585652 bytes from file /home/yunkai/amazon-freertos/vendors/andes/boards/corvette_f1_n25/aws_demos/aws_demos.bin to flash bank 0 at offset 0x00000000 in 10.298138s (55.537 KiB/s)
Debug: 367527 1228041 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): micm_cfg
Debug: 367542 1228043 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[csr4032] = 0x492cb 
Debug: 367545 1228043 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): milmb
Debug: 367560 1228045 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[csr1984] = 0x1 
Debug: 367562 1228045 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): dcsr
Debug: 367577 1228047 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40000643  xdebugver=0x1 stopcycle stoptime cause=0x1 prv=0x3
Debug: 367588 1228048 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x4000b643  xdebugver=0x1 ebreakm ebreaks ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 367611 1228053 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Error: 367613 1228053 riscv.c:2401 register_set(): Written reg dcsr (0x4000b643) does not match read back value (0x40009643)
User : 367615 1228056 nds_spiflash.c:625 ndsspi_read(): 
SPI_READ_START
Debug: 367643 1228060 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 367656 1228061 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 367665 1228062 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 367690 1228063 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x80000000 
Debug: 392909 1228284 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x46054681 
Debug: 392919 1228285 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 392936 1228287 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 392945 1228287 riscv-013.c:3139 read_memory(): reading 8064 words of 4 bytes from 0x80000000 = 0x342022f3
User : 392946 1228287 nds_spiflash.c:516 ndsspi_read_buffer(): 
SPI_DOT
Debug: 392969 1228290 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 392982 1228291 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 392991 1228292 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 393016 1228293 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x80007e00 
Debug: 418234 1228514 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x14005b3 
Debug: 418244 1228515 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 418261 1228517 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 418270 1228518 riscv-013.c:3139 read_memory(): reading 8064 words of 4 bytes from 0x80007e00 = 0x658a0593
User : 418271 1228518 nds_spiflash.c:516 ndsspi_read_buffer(): 
SPI_DOT
Debug: 418294 1228521 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 418307 1228522 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 418316 1228523 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 418341 1228523 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x8000fc00 
Debug: 443560 1228752 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0xf88023 
Debug: 443570 1228753 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 443587 1228754 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 443596 1228755 riscv-013.c:3139 read_memory(): reading 8064 words of 4 bytes from 0x8000fc00 = 0x5fd4150b
User : 443597 1228755 nds_spiflash.c:516 ndsspi_read_buffer(): 
SPI_DOT
Debug: 443620 1228758 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 443633 1228759 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 443642 1228760 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 443667 1228760 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x80017a00 
Debug: 468885 1228982 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x20234605 
Debug: 468895 1228983 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 468912 1228984 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 468921 1228985 riscv-013.c:3139 read_memory(): reading 8064 words of 4 bytes from 0x80017a00 = 0x02688263
User : 468922 1228985 nds_spiflash.c:516 ndsspi_read_buffer(): 
SPI_DOT
Debug: 468945 1228988 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 468958 1228989 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 468967 1228990 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 468992 1228990 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x8001f800 
Debug: 494210 1229223 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0xfec70fa3 
Debug: 494220 1229224 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 494237 1229226 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 494246 1229226 riscv-013.c:3139 read_memory(): reading 8064 words of 4 bytes from 0x8001f800 = 0x20230003
User : 494247 1229226 nds_spiflash.c:516 ndsspi_read_buffer(): 
SPI_DOT
Debug: 494270 1229229 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 494283 1229230 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 494292 1229231 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 494317 1229231 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x80027600 
Debug: 519536 1229453 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x1810993 
Debug: 519546 1229454 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 519563 1229455 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 519572 1229456 riscv-013.c:3139 read_memory(): reading 8064 words of 4 bytes from 0x80027600 = 0x00052383
User : 519573 1229456 nds_spiflash.c:516 ndsspi_read_buffer(): 
SPI_DOT
Debug: 519596 1229459 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 519609 1229460 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 519618 1229461 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 519643 1229461 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x8002f400 
Debug: 544861 1229683 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x1390123 
Debug: 544871 1229684 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 544888 1229685 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 544897 1229686 riscv-013.c:3139 read_memory(): reading 8064 words of 4 bytes from 0x8002f400 = 0x08500793
User : 544898 1229686 nds_spiflash.c:516 ndsspi_read_buffer(): 
SPI_DOT
Debug: 544921 1229689 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 544934 1229690 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 544943 1229691 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 544968 1229691 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x80037200 
Debug: 570187 1229923 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x11234d05 
Debug: 570197 1229924 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 570214 1229926 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 570223 1229927 riscv-013.c:3139 read_memory(): reading 8064 words of 4 bytes from 0x80037200 = 0x09842a03
User : 570224 1229927 nds_spiflash.c:516 ndsspi_read_buffer(): 
SPI_DOT
Debug: 570247 1229930 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 570260 1229931 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 570269 1229931 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 570294 1229932 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x8003f000 
Debug: 595512 1230153 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0xb7bd0506 
Debug: 595522 1230154 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 595539 1230156 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 595548 1230157 riscv-013.c:3139 read_memory(): reading 8064 words of 4 bytes from 0x8003f000 = 0x270301aa
User : 595549 1230157 nds_spiflash.c:516 ndsspi_read_buffer(): 
SPI_DOT
Debug: 595572 1230160 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 595585 1230160 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 595594 1230161 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 595619 1230162 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x80046e00 
Debug: 620838 1230404 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x853287c2 
Debug: 620848 1230405 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 620865 1230407 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 620874 1230407 riscv-013.c:3139 read_memory(): reading 8064 words of 4 bytes from 0x80046e00 = 0x000f2383
User : 620875 1230407 nds_spiflash.c:516 ndsspi_read_buffer(): 
SPI_DOT
Debug: 620898 1230411 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 620911 1230412 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 620920 1230412 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 620945 1230413 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x8004ec00 
Debug: 646163 1230646 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x6ec000ef 
Debug: 646173 1230647 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 646190 1230648 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 646199 1230649 riscv-013.c:3139 read_memory(): reading 8064 words of 4 bytes from 0x8004ec00 = 0xb2dff06f
User : 646200 1230649 nds_spiflash.c:516 ndsspi_read_buffer(): 
SPI_DOT
Debug: 646223 1230652 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 646236 1230653 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 646245 1230653 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 646270 1230654 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x80056a00 
Debug: 671489 1230875 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x204c4147 
Debug: 671499 1230876 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 671516 1230878 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 671525 1230879 riscv-013.c:3139 read_memory(): reading 8064 words of 4 bytes from 0x80056a00 = 0xff6b98e3
User : 671526 1230879 nds_spiflash.c:516 ndsspi_read_buffer(): 
SPI_DOT
Debug: 671549 1230882 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 671562 1230882 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 671571 1230883 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 671596 1230884 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x8005e800 
Debug: 696814 1231108 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x4be50099 
Debug: 696824 1231109 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 696841 1231111 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 696850 1231112 riscv-013.c:3139 read_memory(): reading 8064 words of 4 bytes from 0x8005e800 = 0x5245504f
User : 696851 1231112 nds_spiflash.c:516 ndsspi_read_buffer(): 
SPI_DOT
Debug: 696874 1231115 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 696887 1231116 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 696896 1231116 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 696921 1231117 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x80066600 
Debug: 722140 1231338 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x7c0403c2 
Debug: 722150 1231339 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 722167 1231341 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 722176 1231342 riscv-013.c:3139 read_memory(): reading 8064 words of 4 bytes from 0x80066600 = 0x00990382
User : 722177 1231342 nds_spiflash.c:516 ndsspi_read_buffer(): 
SPI_DOT
Debug: 722200 1231345 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 722213 1231346 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 722222 1231347 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 722247 1231348 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x8006e400 
Debug: 747465 1231577 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x2d064b06 
Debug: 747475 1231578 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 747492 1231580 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 747501 1231580 riscv-013.c:3139 read_memory(): reading 8064 words of 4 bytes from 0x8006e400 = 0x9104b604
User : 747502 1231580 nds_spiflash.c:516 ndsspi_read_buffer(): 
SPI_DOT
Debug: 747525 1231583 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 747538 1231584 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 747547 1231585 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 747572 1231585 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x80076200 
Debug: 772791 1231819 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0xbe180005 
Debug: 772801 1231820 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 772818 1231822 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 772827 1231823 riscv-013.c:3139 read_memory(): reading 8064 words of 4 bytes from 0x80076200 = 0x500c3e06
User : 772828 1231823 nds_spiflash.c:516 ndsspi_read_buffer(): 
SPI_DOT
Debug: 772851 1231826 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 772864 1231826 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 772873 1231827 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 772898 1231828 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x8007e000 
Debug: 798116 1232090 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0xbe10700c 
Debug: 798126 1232091 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 798143 1232093 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 798152 1232094 riscv-013.c:3139 read_memory(): reading 8064 words of 4 bytes from 0x8007e000 = 0x7c760004
User : 798153 1232094 nds_spiflash.c:516 ndsspi_read_buffer(): 
SPI_DOT
Debug: 798176 1232097 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 798189 1232098 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 798198 1232099 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 798223 1232099 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x80085e00 
Debug: 823442 1232334 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 823452 1232335 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 823469 1232337 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 823478 1232338 riscv-013.c:3139 read_memory(): reading 8064 words of 4 bytes from 0x80085e00 = 0xae92e7c6
User : 823479 1232338 nds_spiflash.c:516 ndsspi_read_buffer(): 
SPI_DOT
Debug: 823502 1232341 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 823515 1232341 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 823524 1232342 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 823549 1232343 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x8008dc00 
Debug: 827518 1232386 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 827528 1232387 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
Debug: 827545 1232388 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 827554 1232389 riscv-013.c:3139 read_memory(): reading 1261 words of 4 bytes from 0x8008dc00 = 0x54435357
User : 827555 1232389 nds_spiflash.c:516 ndsspi_read_buffer(): 
SPI_DOT
Debug: 827561 1232390 nds32_v5_cmd.c:1816 ndsv5_get_CSR_name(): dcsr
Debug: 827576 1232392 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40009643  xdebugver=0x1 ebreakm ebreaku stopcycle stoptime cause=0x1 prv=0x3
Debug: 827587 1232393 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[dcsr] <- 0x40000643  xdebugver=0x1 stopcycle stoptime cause=0x1 prv=0x3
Debug: 827610 1232395 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40000643  xdebugver=0x1 stopcycle stoptime cause=0x1 prv=0x3
Debug: 827646 1232400 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x40000643  xdebugver=0x1 stopcycle stoptime cause=0x1 prv=0x3
Debug: 827650 1232400 riscv-013.c:3821 write_memory(): writing 1 words of 1 bytes to 0x00003108 = 0x61297a00
Debug: 827660 1232401 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x10000 
Debug: 827669 1232402 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 827682 1232402 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x3108 
Debug: 827706 1232405 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 827715 1232406 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x10000 
User : 827740 1232407 nds_spiflash.c:633 ndsspi_read(): 
SPI_READ_FINISH
User : 827741 1232407 command.c:546 command_print(): read 585652 bytes from file /home/yunkai/amazon-freertos/vendors/andes/boards/corvette_f1_n25/aws_demos/aws_demos.bin and flash bank 0 at offset 0x00000000 in 4.367642s (130.946 KiB/s)
User : 827742 1232407 command.c:546 command_print(): contents match
Info : 827769 1232914 core.c:1037 jtag_examine_chain_display(): JTAG tap: nds.tap tap/device found: 0x1000563d (mfg: 0x31e (Andes Technology Corporation), part: 0x0005, ver: 0x1)
Debug: 827855 1233935 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x400006c3  xdebugver=0x1 stopcycle stoptime cause=0x3 prv=0x3
Debug: 827859 1233935 riscv-013.c:3821 write_memory(): writing 1 words of 4 bytes to 0x00000000 = 0x0000a001
Debug: 827869 1233936 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x0 
Debug: 827878 1233937 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 827891 1233937 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x0 
Debug: 827915 1233940 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 827924 1233941 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x0 
Info : 827967 1234445 core.c:1037 jtag_examine_chain_display(): JTAG tap: nds.tap tap/device found: 0x1000563d (mfg: 0x31e (Andes Technology Corporation), part: 0x0005, ver: 0x1)
Debug: 828053 1235464 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x400006c3  xdebugver=0x1 stopcycle stoptime cause=0x3 prv=0x3
Debug: 828057 1235464 riscv-013.c:3821 write_memory(): writing 1 words of 4 bytes to 0xf0100050 = 0x80000000
Debug: 828067 1235465 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x0 
Debug: 828076 1235465 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 828089 1235466 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0xf0100050 
Debug: 828113 1235469 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 828122 1235470 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x0 
Debug: 828175 1235476 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x400006c3  xdebugver=0x1 stopcycle stoptime cause=0x3 prv=0x3
Debug: 828188 1235477 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s0] = 0x0 
Debug: 828197 1235478 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x0 
Debug: 828222 1235479 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0xf0100050 
Debug: 828249 1235482 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[s1] = 0x80000000 
Debug: 828259 1235483 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s0] <- 0x0 
Debug: 828276 1235485 riscv-013.c:1282 register_write_direct(): [nds.tap] hart[0] reg[s1] <- 0x0 
Debug: 828285 1235486 riscv-013.c:3139 read_memory(): reading 1 words of 4 bytes from 0xf0100050 = 0x80000000
User : 828286 1235486 command.c:546 command_print(): 0xf0100050: 80000000 
Info : 828313 1235992 core.c:1037 jtag_examine_chain_display(): JTAG tap: nds.tap tap/device found: 0x1000563d (mfg: 0x31e (Andes Technology Corporation), part: 0x0005, ver: 0x1)
Debug: 828420 1242028 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x400006c3  xdebugver=0x1 stopcycle stoptime cause=0x3 prv=0x3
Debug: 828435 1242030 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dcsr] = 0x400006c3  xdebugver=0x1 stopcycle stoptime cause=0x3 prv=0x3
Debug: 828451 1242032 riscv-013.c:1466 register_read_direct(): [nds.tap] hart[0] reg[dpc] = 0x80045bac 
Debug: 828456 1242032 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000000, TARGET_EVENT_GDB_HALT
Debug: 828459 1242032 nds32_v5_cmd.c:2391 ndsv5_callback_event_handler(): event = 0x00000001, HALTED
Info : 828461 1242033 server.c:558 server_loop(): dropped 'telnet' connection
