{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673869115859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673869115860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 16 12:38:35 2023 " "Processing started: Mon Jan 16 12:38:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673869115860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673869115860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4_Counters -c Lab4_Counters " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4_Counters -c Lab4_Counters" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673869115860 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1673869116022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_counters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab4_counters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab4_counters-lab4_counters_arch " "Found design unit 1: lab4_counters-lab4_counters_arch" {  } { { "lab4_counters.vhd" "" { Text "/home/rtrk/Desktop/Lab4_Counters/lab4_counters.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673869122082 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab4_counters " "Found entity 1: lab4_counters" {  } { { "lab4_counters.vhd" "" { Text "/home/rtrk/Desktop/Lab4_Counters/lab4_counters.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673869122082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673869122082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_counters_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab4_counters_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab4_counters_tb-lab4_counters_tb_arch " "Found design unit 1: lab4_counters_tb-lab4_counters_tb_arch" {  } { { "lab4_counters_tb.vhd" "" { Text "/home/rtrk/Desktop/Lab4_Counters/lab4_counters_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673869122082 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab4_counters_tb " "Found entity 1: lab4_counters_tb" {  } { { "lab4_counters_tb.vhd" "" { Text "/home/rtrk/Desktop/Lab4_Counters/lab4_counters_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673869122082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673869122082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4_counters " "Elaborating entity \"lab4_counters\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673869122121 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_TC0 lab4_counters.vhd(419) " "VHDL Process Statement warning at lab4_counters.vhd(419): signal \"s_TC0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab4_counters.vhd" "" { Text "/home/rtrk/Desktop/Lab4_Counters/lab4_counters.vhd" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673869122125 "|lab4_counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_TC1 lab4_counters.vhd(480) " "VHDL Process Statement warning at lab4_counters.vhd(480): signal \"s_TC1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab4_counters.vhd" "" { Text "/home/rtrk/Desktop/Lab4_Counters/lab4_counters.vhd" 480 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673869122125 "|lab4_counters"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_TC2 lab4_counters.vhd(541) " "VHDL Process Statement warning at lab4_counters.vhd(541): signal \"s_TC2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab4_counters.vhd" "" { Text "/home/rtrk/Desktop/Lab4_Counters/lab4_counters.vhd" 541 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673869122126 "|lab4_counters"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_mux_row_or_digit\[2\] GND " "Pin \"o_mux_row_or_digit\[2\]\" is stuck at GND" {  } { { "lab4_counters.vhd" "" { Text "/home/rtrk/Desktop/Lab4_Counters/lab4_counters.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673869122580 "|lab4_counters|o_mux_row_or_digit[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_mux_sel_color_or_7segm\[0\] VCC " "Pin \"o_mux_sel_color_or_7segm\[0\]\" is stuck at VCC" {  } { { "lab4_counters.vhd" "" { Text "/home/rtrk/Desktop/Lab4_Counters/lab4_counters.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673869122580 "|lab4_counters|o_mux_sel_color_or_7segm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_mux_sel_color_or_7segm\[1\] VCC " "Pin \"o_mux_sel_color_or_7segm\[1\]\" is stuck at VCC" {  } { { "lab4_counters.vhd" "" { Text "/home/rtrk/Desktop/Lab4_Counters/lab4_counters.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673869122580 "|lab4_counters|o_mux_sel_color_or_7segm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1673869122580 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1673869122639 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673869123015 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673869123015 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_pb_rst " "No output dependent on input pin \"i_pb_rst\"" {  } { { "lab4_counters.vhd" "" { Text "/home/rtrk/Desktop/Lab4_Counters/lab4_counters.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673869123043 "|lab4_counters|i_pb_rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1673869123043 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "176 " "Implemented 176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673869123043 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673869123043 ""} { "Info" "ICUT_CUT_TM_LCELLS" "136 " "Implemented 136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673869123043 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673869123043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1004 " "Peak virtual memory: 1004 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673869123048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 16 12:38:43 2023 " "Processing ended: Mon Jan 16 12:38:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673869123048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673869123048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673869123048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673869123048 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1673869123690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673869123691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 16 12:38:43 2023 " "Processing started: Mon Jan 16 12:38:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673869123691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1673869123691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab4_Counters -c Lab4_Counters " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab4_Counters -c Lab4_Counters" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1673869123691 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1673869123718 ""}
{ "Info" "0" "" "Project  = Lab4_Counters" {  } {  } 0 0 "Project  = Lab4_Counters" 0 0 "Fitter" 0 0 1673869123719 ""}
{ "Info" "0" "" "Revision = Lab4_Counters" {  } {  } 0 0 "Revision = Lab4_Counters" 0 0 "Fitter" 0 0 1673869123719 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1673869123787 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab4_Counters 10M16SAU169C8G " "Selected device 10M16SAU169C8G for design \"Lab4_Counters\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1673869123791 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673869123826 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673869123826 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1673869123934 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1673869123938 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1673869123980 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8G " "Device 10M08SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673869123981 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673869123981 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673869123981 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1673869123981 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/Lab4_Counters/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673869123985 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/Lab4_Counters/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673869123985 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ F5 " "Pin ~ALTERA_TDI~ is reserved at location F5" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/Lab4_Counters/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673869123985 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ F6 " "Pin ~ALTERA_TDO~ is reserved at location F6" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/Lab4_Counters/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673869123985 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/Lab4_Counters/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673869123985 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/Lab4_Counters/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673869123985 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/Lab4_Counters/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673869123985 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/Lab4_Counters/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673869123985 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1673869123985 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1673869123985 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1673869123985 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1673869123985 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1673869123985 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1673869123987 ""}
{ "Info" "ISTA_SDC_FOUND" "max1000_timing.sdc " "Reading SDC File: 'max1000_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1673869124423 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1673869124424 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1673869124426 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1673869124427 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673869124427 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673869124427 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  83.333        i_clk " "  83.333        i_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673869124427 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1673869124427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_clk~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node i_clk~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673869124447 ""}  } { { "lab4_counters.vhd" "" { Text "/home/rtrk/Desktop/Lab4_Counters/lab4_counters.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/Lab4_Counters/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673869124447 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1673869124747 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1673869124747 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1673869124747 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1673869124748 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1673869124749 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1673869124749 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1673869124749 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1673869124749 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1673869124759 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1673869124759 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1673869124759 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673869124779 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1673869124782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1673869125358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673869125403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1673869125414 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1673869125524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673869125524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1673869125906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X25_Y10 X37_Y19 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19" {  } { { "loc" "" { Generic "/home/rtrk/Desktop/Lab4_Counters/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19"} { { 12 { 0 ""} 25 10 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1673869126407 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1673869126407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1673869126451 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1673869126451 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1673869126451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673869126452 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1673869126604 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1673869126609 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1673869126847 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1673869126847 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1673869127136 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673869127504 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "16 MAX 10 " "16 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_pb_rst 3.3 V Schmitt Trigger F1 " "Pin i_pb_rst uses I/O standard 3.3 V Schmitt Trigger at F1" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { i_pb_rst } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i_pb_rst" } } } } { "lab4_counters.vhd" "" { Text "/home/rtrk/Desktop/Lab4_Counters/lab4_counters.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/Lab4_Counters/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673869127589 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sw\[0\] 3.3 V Schmitt Trigger M3 " "Pin i_sw\[0\] uses I/O standard 3.3 V Schmitt Trigger at M3" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { i_sw[0] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i_sw\[0\]" } } } } { "lab4_counters.vhd" "" { Text "/home/rtrk/Desktop/Lab4_Counters/lab4_counters.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/Lab4_Counters/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673869127589 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sw\[1\] 3.3 V Schmitt Trigger L3 " "Pin i_sw\[1\] uses I/O standard 3.3 V Schmitt Trigger at L3" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { i_sw[1] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i_sw\[1\]" } } } } { "lab4_counters.vhd" "" { Text "/home/rtrk/Desktop/Lab4_Counters/lab4_counters.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/Lab4_Counters/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673869127589 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sw\[2\] 3.3 V Schmitt Trigger M2 " "Pin i_sw\[2\] uses I/O standard 3.3 V Schmitt Trigger at M2" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { i_sw[2] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i_sw\[2\]" } } } } { "lab4_counters.vhd" "" { Text "/home/rtrk/Desktop/Lab4_Counters/lab4_counters.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/Lab4_Counters/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673869127589 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sw\[3\] 3.3 V Schmitt Trigger M1 " "Pin i_sw\[3\] uses I/O standard 3.3 V Schmitt Trigger at M1" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { i_sw[3] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i_sw\[3\]" } } } } { "lab4_counters.vhd" "" { Text "/home/rtrk/Desktop/Lab4_Counters/lab4_counters.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/Lab4_Counters/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673869127589 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sw\[4\] 3.3 V Schmitt Trigger N3 " "Pin i_sw\[4\] uses I/O standard 3.3 V Schmitt Trigger at N3" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { i_sw[4] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i_sw\[4\]" } } } } { "lab4_counters.vhd" "" { Text "/home/rtrk/Desktop/Lab4_Counters/lab4_counters.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/Lab4_Counters/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673869127589 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sw\[5\] 3.3 V Schmitt Trigger N2 " "Pin i_sw\[5\] uses I/O standard 3.3 V Schmitt Trigger at N2" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { i_sw[5] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i_sw\[5\]" } } } } { "lab4_counters.vhd" "" { Text "/home/rtrk/Desktop/Lab4_Counters/lab4_counters.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/Lab4_Counters/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673869127589 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sw\[6\] 3.3 V Schmitt Trigger K2 " "Pin i_sw\[6\] uses I/O standard 3.3 V Schmitt Trigger at K2" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { i_sw[6] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i_sw\[6\]" } } } } { "lab4_counters.vhd" "" { Text "/home/rtrk/Desktop/Lab4_Counters/lab4_counters.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/Lab4_Counters/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673869127589 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sw\[7\] 3.3 V Schmitt Trigger K1 " "Pin i_sw\[7\] uses I/O standard 3.3 V Schmitt Trigger at K1" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { i_sw[7] } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i_sw\[7\]" } } } } { "lab4_counters.vhd" "" { Text "/home/rtrk/Desktop/Lab4_Counters/lab4_counters.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/Lab4_Counters/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673869127589 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_pb_up 3.3 V Schmitt Trigger E1 " "Pin i_pb_up uses I/O standard 3.3 V Schmitt Trigger at E1" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { i_pb_up } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i_pb_up" } } } } { "lab4_counters.vhd" "" { Text "/home/rtrk/Desktop/Lab4_Counters/lab4_counters.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/Lab4_Counters/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673869127589 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_pb_center 3.3 V Schmitt Trigger C2 " "Pin i_pb_center uses I/O standard 3.3 V Schmitt Trigger at C2" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { i_pb_center } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i_pb_center" } } } } { "lab4_counters.vhd" "" { Text "/home/rtrk/Desktop/Lab4_Counters/lab4_counters.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/Lab4_Counters/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673869127589 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_pb_down 3.3 V Schmitt Trigger C1 " "Pin i_pb_down uses I/O standard 3.3 V Schmitt Trigger at C1" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { i_pb_down } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i_pb_down" } } } } { "lab4_counters.vhd" "" { Text "/home/rtrk/Desktop/Lab4_Counters/lab4_counters.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/Lab4_Counters/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673869127589 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_rst 3.3 V Schmitt Trigger E6 " "Pin in_rst uses I/O standard 3.3 V Schmitt Trigger at E6" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { in_rst } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "in_rst" } } } } { "lab4_counters.vhd" "" { Text "/home/rtrk/Desktop/Lab4_Counters/lab4_counters.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/Lab4_Counters/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673869127589 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_clk 3.3-V LVTTL H6 " "Pin i_clk uses I/O standard 3.3-V LVTTL at H6" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { i_clk } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i_clk" } } } } { "lab4_counters.vhd" "" { Text "/home/rtrk/Desktop/Lab4_Counters/lab4_counters.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/Lab4_Counters/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673869127589 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_pb_right 3.3 V Schmitt Trigger E3 " "Pin i_pb_right uses I/O standard 3.3 V Schmitt Trigger at E3" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { i_pb_right } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i_pb_right" } } } } { "lab4_counters.vhd" "" { Text "/home/rtrk/Desktop/Lab4_Counters/lab4_counters.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/Lab4_Counters/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673869127589 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_pb_left 3.3 V Schmitt Trigger D1 " "Pin i_pb_left uses I/O standard 3.3 V Schmitt Trigger at D1" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { i_pb_left } } } { "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i_pb_left" } } } } { "lab4_counters.vhd" "" { Text "/home/rtrk/Desktop/Lab4_Counters/lab4_counters.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Desktop/Lab4_Counters/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673869127589 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1673869127589 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/rtrk/Desktop/Lab4_Counters/output_files/Lab4_Counters.fit.smsg " "Generated suppressed messages file /home/rtrk/Desktop/Lab4_Counters/output_files/Lab4_Counters.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1673869127616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1603 " "Peak virtual memory: 1603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673869127889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 16 12:38:47 2023 " "Processing ended: Mon Jan 16 12:38:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673869127889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673869127889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673869127889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1673869127889 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1673869128547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673869128548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 16 12:38:48 2023 " "Processing started: Mon Jan 16 12:38:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673869128548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1673869128548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab4_Counters -c Lab4_Counters " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab4_Counters -c Lab4_Counters" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1673869128548 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1673869129202 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1673869129220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "832 " "Peak virtual memory: 832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673869129511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 16 12:38:49 2023 " "Processing ended: Mon Jan 16 12:38:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673869129511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673869129511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673869129511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1673869129511 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1673869130098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673869130099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 16 12:38:50 2023 " "Processing started: Mon Jan 16 12:38:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673869130099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1673869130099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off Lab4_Counters -c Lab4_Counters " "Command: quartus_pow --read_settings_files=off --write_settings_files=off Lab4_Counters -c Lab4_Counters" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1673869130099 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1673869130252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1673869130252 ""}
{ "Info" "ISTA_SDC_FOUND" "max1000_timing.sdc " "Reading SDC File: 'max1000_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1673869130514 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Power Analyzer" 0 -1 1673869130515 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Power Analyzer" 0 -1 1673869130518 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1673869130522 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1673869130523 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1673869130526 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1673869130729 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1673869130758 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1673869131056 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "1.154 millions of transitions / sec " "Average toggle rate for this design is 1.154 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1673869131302 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "281.72 mW " "Total thermal power estimate for the design is 281.72 mW" {  } { { "/opt/intelFPGA/19.1/quartus/linux64/Report_Window_01.qrpt" "" { Report "/opt/intelFPGA/19.1/quartus/linux64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1673869131325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 1  Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1250 " "Peak virtual memory: 1250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673869131463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 16 12:38:51 2023 " "Processing ended: Mon Jan 16 12:38:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673869131463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673869131463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673869131463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1673869131463 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1673869132076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673869132076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 16 12:38:51 2023 " "Processing started: Mon Jan 16 12:38:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673869132076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1673869132076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab4_Counters -c Lab4_Counters " "Command: quartus_sta Lab4_Counters -c Lab4_Counters" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1673869132076 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1673869132106 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1673869132182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673869132220 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673869132220 ""}
{ "Info" "ISTA_SDC_FOUND" "max1000_timing.sdc " "Reading SDC File: 'max1000_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1673869132363 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1673869132364 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673869132366 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1673869132366 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1673869132369 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1673869132372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 74.160 " "Worst-case setup slack is 74.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673869132373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673869132373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   74.160               0.000 i_clk  " "   74.160               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673869132373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673869132373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.380 " "Worst-case hold slack is 0.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673869132374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673869132374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 i_clk  " "    0.380               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673869132374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673869132374 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673869132374 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673869132375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 41.396 " "Worst-case minimum pulse width slack is 41.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673869132375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673869132375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.396               0.000 i_clk  " "   41.396               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673869132375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673869132375 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1673869132385 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1673869132406 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1673869132705 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673869132753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 74.529 " "Worst-case setup slack is 74.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673869132756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673869132756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   74.529               0.000 i_clk  " "   74.529               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673869132756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673869132756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673869132757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673869132757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 i_clk  " "    0.341               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673869132757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673869132757 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673869132758 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673869132758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 41.412 " "Worst-case minimum pulse width slack is 41.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673869132758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673869132758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.412               0.000 i_clk  " "   41.412               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673869132758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673869132758 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1673869132767 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673869132889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 79.726 " "Worst-case setup slack is 79.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673869132890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673869132890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   79.726               0.000 i_clk  " "   79.726               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673869132890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673869132890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.157 " "Worst-case hold slack is 0.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673869132891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673869132891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 i_clk  " "    0.157               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673869132891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673869132891 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673869132892 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673869132892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 40.990 " "Worst-case minimum pulse width slack is 40.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673869132892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673869132892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.990               0.000 i_clk  " "   40.990               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673869132892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673869132892 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1673869133517 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1673869133517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "864 " "Peak virtual memory: 864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673869133531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 16 12:38:53 2023 " "Processing ended: Mon Jan 16 12:38:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673869133531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673869133531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673869133531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1673869133531 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1673869134216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673869134217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 16 12:38:54 2023 " "Processing started: Mon Jan 16 12:38:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673869134217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1673869134217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab4_Counters -c Lab4_Counters " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab4_Counters -c Lab4_Counters" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1673869134217 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab4_Counters.vho /home/rtrk/Desktop/Lab4_Counters/simulation/modelsim/ simulation " "Generated file Lab4_Counters.vho in folder \"/home/rtrk/Desktop/Lab4_Counters/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1673869134453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1054 " "Peak virtual memory: 1054 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673869134464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 16 12:38:54 2023 " "Processing ended: Mon Jan 16 12:38:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673869134464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673869134464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673869134464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1673869134464 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus Prime Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1673869134592 ""}
