 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_23> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_msb> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_scan_method> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_framerate_x2_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_19> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_18> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_17> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_16> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_15> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_14> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_13> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_12> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_div10_11_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_scan_method_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_23> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_22> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_12> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_13> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_14> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_15> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_16> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_17> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_18> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_19> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_20> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_21> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 6.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     134  out of   1920     6%  
 Number of Slice Flip Flops:           134  out of   3840     3%  
 Number of 4 input LUTs:               233  out of   3840     6%  
 Number of bonded IOBs:                 48  out of    141    34%  
 Number of GCLKs:                        4  out of      8    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f4m_genlock_regen_sync_period_counting_sync_o:Q| NONE                   | 1     |
f8g_genlock_regen_sync_period_counting_sync_o:Q| NONE                   | 1     |
f1485_i                            | IBUFG+BUFG             | 81    |
f1484_i                            | IBUFG+BUFG             | 44    |
sck_i                              | BUFGP                  | 7     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.826ns (Maximum Frequency: 171.644MHz)
   Minimum input arrival time before clock: 4.248ns
   Maximum output required time after clock: 6.184ns
   Maximum combinational path delay: 6.384ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\trilevelmodule/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/tri_level_module.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...
Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:98a08d) REAL time: 0 secs 

              Pl_Group:: Id=110 numComps=1 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_genlock_o type = FF numpins = 4
              Pl_Group:: Id=63 numComps=3 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<12> type = LUT numpins = 10
Comp = reset_sequencer_1_tick_160ms_count<12> type = LUT numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<12> type = FF numpins = 0
              Pl_Group:: Id=7 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: Id=7 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
                Pl_Window:: xMin=4 yMin=2 xMax=9 yMax=23
                  percent=0.000000 minWidth=0 minHeight=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: HS Constraint::
              Pl_Group:: Id=7 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
                Pl_Window:: xMin=4 yMin=2 xMax=9 yMax=23
                  percent=0.000000 minWidth=0 minHeight=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: HS Constraint::
              Pl_Group:: Id=71 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<10> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<10> type = FF numpins = 0
              Pl_Group:: Id=72 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<11> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<11> type = FF numpins = 0
              Pl_Group:: Id=73 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<20> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<20> type = FF numpins = 0
              Pl_Group:: Id=74 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<21> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<21> type = FF numpins = 0
              Pl_Group:: Id=75 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<13> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<13> type = FF numpins = 0
              Pl_Group:: Id=76 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<22> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<22> type = FF numpins = 0
              Pl_Group:: Id=77 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<14> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<14> type = FF numpins = 0
              Pl_Group:: Id=78 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<23> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<23> type = FF numpins = 0
              Pl_Group:: Id=79 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<15> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<15> type = FF numpins = 0
              Pl_Group:: Id=80 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<24> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<24> type = FF numpins = 0
              Pl_Group:: Id=81 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<16> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<16> type = FF numpins = 0
              Pl_Group:: Id=82 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<17> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<17> type = FF numpins = 0
              Pl_Group:: Id=83 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<18> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<18> type = FF numpins = 0
              Pl_Group:: Id=84 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<19> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<19> type = FF numpins = 0
              Pl_Group:: Id=88 numComps=4 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<9> type = LUT numpins = 11
Comp = reset_sequencer_1_tick_160ms_count<9> type = LUT numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<9> type = FF numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<9> type = FF numpins = 0
              Pl_Group:: Id=89 numComps=3 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_genlock type = LUT numpins = 11
Comp = reset_sequencer_1_reset_genlock type = LUT numpins = 0
Comp = reset_sequencer_1_reset_genlock type = FF numpins = 0
              Pl_Group:: Id=90 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<0> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<0> type = FF numpins = 0
              Pl_Group:: Id=91 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<1> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<1> type = FF numpins = 0
              Pl_Group:: Id=92 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<2> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<2> type = FF numpins = 0
              Pl_Group:: Id=93 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<3> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<3> type = FF numpins = 0
              Pl_Group:: Id=94 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<4> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<4> type = FF numpins = 0
              Pl_Group:: Id=95 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<5> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<5> type = FF numpins = 0
              Pl_Group:: Id=96 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<6> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<6> type = FF numpins = 0
              Pl_Group:: Id=97 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<7> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<7> type = FF numpins = 0
              Pl_Group:: Id=98 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<8> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<8> type = FF numpins = 0
.
Phase 3.4
...........
Phase 3.4 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.28
Phase 4.28 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.8
............................
.............
....................................................
...............
......................
.............................
Phase 5.8 (Checksum:b80f50) REAL time: 5 secs 

Phase 6.29
Phase 6.29 (Checksum:39386fa) REAL time: 5 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 5 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 8 secs 


Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:         123 out of   3,840    3%
  Number of 4 input LUTs:             212 out of   3,840    5%
Logic Distribution:
  Number of occupied Slices:                          138 out of   1,920    7%
Total Number 4 input LUTs:            218 out of   3,840    5%
  Number used as logic:                212
  Number used as a route-thru:           6
  Number of bonded IOBs:               46 out of     141   32%
    IOB Flip Flops:                     2
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  2,740
Additional JTAG gate count for IOBs:  2,208
Peak Memory Usage:  92 MB

Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -ol high -timing -cm speed -ignore_keep_hierarchy -pr b -k 4 -c 100 -tx off -bp -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            46 out of 141    32%
      Number of LOCed External IOBs   46 out of 46    100%

   Number of Slices                  138 out of 1920    7%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:989aa0) REAL time: 2 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 825 unrouted;       REAL time: 2 secs 

Phase 2: 712 unrouted;       REAL time: 3 secs 

Phase 3: 168 unrouted;       REAL time: 3 secs 

Phase 4: 168 unrouted; (1163)      REAL time: 3 secs 

Phase 5: 196 unrouted; (311)      REAL time: 3 secs 

Phase 6: 196 unrouted; (311)      REAL time: 3 secs 

Phase 7: 0 unrouted; (0)      REAL time: 4 secs 

Total REAL time to Router completion: 4 secs 
Total CPU time to Router completion: 3 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|             f1485       |  BUFGMUX3| No   |   36 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|             f1484       |  BUFGMUX2| No   |   32 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|f4m_genlock_regen_sync_p |          |      |      |            |             |
|   eriod_counting_sync_o |   Local  |      |    5 |  0.000     |  1.972      |
+-------------------------+----------+------+------+------------+-------------+
|f8g_genlock_regen_sync_p |          |      |      |            |             |
|   eriod_counting_sync_o |   Local  |      |    5 |  0.000     |  1.215      |
+-------------------------+----------+------+------+------------+-------------+
|     f1485_i_IBUFG       |   Local  |      |   22 |  1.830     |  2.881      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1485_i_IBUFG" PERIOD =  6.700 nS    | 6.700ns    | 6.367ns    | 4    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  NET "f1484_i_IBUFG" PERIOD =  6.700 nS    | 6.700ns    | 4.955ns    | 3    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 7 secs 
Total CPU time to PAR completion: 3 secs 

Peak Memory Usage:  70 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Jul 13 13:22:25 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd in Library work.
Architecture behavioral of Entity tri_level_channel is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd in Library work.
Entity <tri_level_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd line 238: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd line 244: Generating a Black Box for component <BUFG>.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 1400
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 1400
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count2> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 13
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen1> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 13
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count3> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.

Analyzing Entity <tri_level_channel> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <clk>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 168: Generating a Black Box for component <bufgmux>.
Entity <tri_level_channel> analyzed. Unit <tri_level_channel> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd line 88: The following signals are missing in the process sensitivity list:
   div10_11_i, spl_div_i, lpf_i.
INFO:Xst:1304 - Contents of register <double_clk_count> in unit <frame_sync_delay> never changes during circuit operation. The register is replaced by logic.
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd line 151: The following signals are missing in the process sensitivity list:
   phasedelay, sysclk_sel, sync_mode, spl_div, scan_method, lpf_msb, lpf, framerate_x2, fr_ref_sel.
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <serial_interface>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd.
    Found 24-bit register for signal <phasedelay_o>.
    Found 2-bit register for signal <sync_mode_o>.
    Found 1-bit register for signal <sysclk_sel_o>.
    Found 1-bit register for signal <framerate_x2_o>.
    Found 2-bit register for signal <fr_ref_sel_o>.
    Found 1-bit register for signal <scan_method_o>.
    Found 11-bit register for signal <lpf_o>.
    Found 1-bit register for signal <div10_11_o>.
    Found 10-bit register for signal <spl_div_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <lpf_msb>.
    Found 1-bit register for signal <param_valid>.
    Found 24-bit register for signal <phasedelay>.
    Found 1-bit register for signal <scan_method>.
    Found 10-bit register for signal <spl_div>.
    Found 2-bit register for signal <sync_mode>.
    Found 1-bit register for signal <sysclk_sel>.
    Summary:
	inferred   1 Counter(s).
	inferred  40 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd.
    Found 1-bit register for signal <frame_sync_o>.
    Found 4-bit subtractor for signal <$n0025> created at line 123.
    Found 10-bit subtractor for signal <$n0028> created at line 119.
    Found 11-bit subtractor for signal <$n0031> created at line 115.
    Found 1-bit register for signal <counting>.
    Found 24-bit down counter for signal <delay_count>.
    Found 4-bit register for signal <div10_11_count>.
    Found 11-bit register for signal <frame_count>.
    Found 10-bit register for signal <line_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_delayed>.
    Found 1-bit register for signal <sync_waiting>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <period_dual_count3>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 13-bit subtractor for signal <$n0022> created at line 51.
    Found 12-bit subtractor for signal <$n0027> created at line 77.
    Found 13-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count3> synthesized.


Synthesizing Unit <period_dual_count2>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 12-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count2> synthesized.


Synthesizing Unit <tri_level_channel>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd.
WARNING:Xst:1305 - Output <tsg_ok_o> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <tsg_level_i> is never used.
WARNING:Xst:646 - Signal <scan_method> is assigned but never used.
WARNING:Xst:646 - Signal <framerate_x2> is assigned but never used.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <tri_level_channel> synthesized.


Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen1>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <sync_genlock_regen1> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <period_dual_count0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 12-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd.
WARNING:Xst:647 - Input <p1_i> is never used.
WARNING:Xst:647 - Input <cs2_i> is never used.
WARNING:Xst:647 - Input <cs3_i> is never used.
WARNING:Xst:647 - Input <cs4_i> is never used.
WARNING:Xst:647 - Input <tsg4_lvl_i> is never used.
WARNING:Xst:647 - Input <tsg3_lvl_i> is never used.
WARNING:Xst:647 - Input <tsg2_lvl_i> is never used.
WARNING:Xst:647 - Input <p0_i> is never used.
WARNING:Xst:646 - Signal <sync_mode> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:646 - Signal <all_genlock_ok> is assigned but never used.
WARNING:Xst:653 - Signal <f8g_genlock_resync> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <f4m_genlock_resync> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <genlock_resync_latch> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:646 - Signal <tsg1_ok> is assigned but never used.
    Found 1-bit register for signal <ch1_frame_start_tog>.
    Found 1-bit register for signal <ch1_genlock_sync_tog>.
    Found 1-bit register for signal <f4m_clean_tog>.
    Found 1-bit register for signal <f8g_clean_tog>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 11
 12-bit subtractor                 : 7
 13-bit subtractor                 : 1
 11-bit subtractor                 : 1
 10-bit subtractor                 : 1
 4-bit subtractor                  : 1
# Counters                         : 9
 24-bit down counter               : 1
 6-bit down counter                : 2
 6-bit up counter                  : 1
 12-bit down counter               : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 115
 1-bit register                    : 99
 12-bit register                   : 7
 13-bit register                   : 1
 4-bit register                    : 1
 11-bit register                   : 2
 10-bit register                   : 2
 2-bit register                    : 2
 24-bit register                   : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <scan_method> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <frame_sync_o> is unconnected in block <frame_sync_delaying>.
WARNING:Xst:1291 - FF/Latch <reset_genmon_o> is unconnected in block <reset_sequencer_1>.
WARNING:Xst:1710 - FF/Latch  <lpf_o_4> (without init value) is constant in block <serial_interface>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <lpf_o_8> (without init value) is constant in block <serial_interface>.

Optimizing unit <tri_level_module> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <period_dual_count2> ...

Optimizing unit <period_dual_count3> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <serial_interface> ...
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_6 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_5 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_2 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.

Optimizing unit <period_dual_count0> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen1> ...

Optimizing unit <reset_sequencer> ...

Optimizing unit <tri_level_channel> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_genlock_sync> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_sync> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_sync_delayed> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_21> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_counting> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_sync_waiting> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_13> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_20> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_19> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_18> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_17> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_16> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_15> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_12> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_22> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_23> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_14> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_20> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_21> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_22> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_23> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_msb> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_scan_method> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_framerate_x2_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_19> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_18> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_17> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_16> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_15> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_14> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_13> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_12> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_div10_11_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_scan_method_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_23> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_22> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_12> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_13> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_14> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_15> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_16> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_17> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_18> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_19> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_20> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_21> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 6.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     134  out of   1920     6%  
 Number of Slice Flip Flops:           134  out of   3840     3%  
 Number of 4 input LUTs:               233  out of   3840     6%  
 Number of bonded IOBs:                 48  out of    141    34%  
 Number of GCLKs:                        4  out of      8    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f4m_genlock_regen_sync_period_counting_sync_o:Q| NONE                   | 1     |
f8g_genlock_regen_sync_period_counting_sync_o:Q| NONE                   | 1     |
f1485_i                            | IBUFG+BUFG             | 81    |
f1484_i                            | IBUFG+BUFG             | 44    |
sck_i                              | BUFGP                  | 7     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.826ns (Maximum Frequency: 171.644MHz)
   Minimum input arrival time before clock: 4.248ns
   Maximum output required time after clock: 6.184ns
   Maximum combinational path delay: 6.384ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\trilevelmodule/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/tri_level_module.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...
Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:98a08d) REAL time: 0 secs 

              Pl_Group:: Id=110 numComps=1 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_genlock_o type = FF numpins = 4
              Pl_Group:: Id=63 numComps=3 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<12> type = LUT numpins = 10
Comp = reset_sequencer_1_tick_160ms_count<12> type = LUT numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<12> type = FF numpins = 0
              Pl_Group:: Id=7 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: Id=7 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
                Pl_Window:: xMin=4 yMin=2 xMax=9 yMax=23
                  percent=0.000000 minWidth=0 minHeight=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: HS Constraint::
              Pl_Group:: Id=7 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
                Pl_Window:: xMin=4 yMin=2 xMax=9 yMax=23
                  percent=0.000000 minWidth=0 minHeight=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: HS Constraint::
              Pl_Group:: Id=71 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<10> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<10> type = FF numpins = 0
              Pl_Group:: Id=72 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<11> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<11> type = FF numpins = 0
              Pl_Group:: Id=73 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<20> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<20> type = FF numpins = 0
              Pl_Group:: Id=74 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<21> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<21> type = FF numpins = 0
              Pl_Group:: Id=75 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<13> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<13> type = FF numpins = 0
              Pl_Group:: Id=76 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<22> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<22> type = FF numpins = 0
              Pl_Group:: Id=77 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<14> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<14> type = FF numpins = 0
              Pl_Group:: Id=78 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<23> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<23> type = FF numpins = 0
              Pl_Group:: Id=79 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<15> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<15> type = FF numpins = 0
              Pl_Group:: Id=80 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<24> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<24> type = FF numpins = 0
              Pl_Group:: Id=81 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<16> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<16> type = FF numpins = 0
              Pl_Group:: Id=82 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<17> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<17> type = FF numpins = 0
              Pl_Group:: Id=83 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<18> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<18> type = FF numpins = 0
              Pl_Group:: Id=84 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<19> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<19> type = FF numpins = 0
              Pl_Group:: Id=88 numComps=4 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<9> type = LUT numpins = 11
Comp = reset_sequencer_1_tick_160ms_count<9> type = LUT numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<9> type = FF numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<9> type = FF numpins = 0
              Pl_Group:: Id=89 numComps=3 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_genlock type = LUT numpins = 11
Comp = reset_sequencer_1_reset_genlock type = LUT numpins = 0
Comp = reset_sequencer_1_reset_genlock type = FF numpins = 0
              Pl_Group:: Id=90 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<0> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<0> type = FF numpins = 0
              Pl_Group:: Id=91 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<1> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<1> type = FF numpins = 0
              Pl_Group:: Id=92 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<2> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<2> type = FF numpins = 0
              Pl_Group:: Id=93 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<3> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<3> type = FF numpins = 0
              Pl_Group:: Id=94 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<4> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<4> type = FF numpins = 0
              Pl_Group:: Id=95 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<5> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<5> type = FF numpins = 0
              Pl_Group:: Id=96 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<6> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<6> type = FF numpins = 0
              Pl_Group:: Id=97 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<7> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<7> type = FF numpins = 0
              Pl_Group:: Id=98 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<8> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<8> type = FF numpins = 0
.
Phase 3.4
...........
Phase 3.4 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.28
Phase 4.28 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.8
............................
.............
....................................................
...............
......................
.............................
Phase 5.8 (Checksum:b80f50) REAL time: 5 secs 

Phase 6.29
Phase 6.29 (Checksum:39386fa) REAL time: 5 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 5 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 8 secs 


Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:         123 out of   3,840    3%
  Number of 4 input LUTs:             212 out of   3,840    5%
Logic Distribution:
  Number of occupied Slices:                          138 out of   1,920    7%
Total Number 4 input LUTs:            218 out of   3,840    5%
  Number used as logic:                212
  Number used as a route-thru:           6
  Number of bonded IOBs:               46 out of     141   32%
    IOB Flip Flops:                     2
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  2,740
Additional JTAG gate count for IOBs:  2,208
Peak Memory Usage:  94 MB

Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -ol high -timing -cm speed -ignore_keep_hierarchy -pr b -k 4 -c 100 -tx off -bp -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            46 out of 141    32%
      Number of LOCed External IOBs   46 out of 46    100%

   Number of Slices                  138 out of 1920    7%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:989aa0) REAL time: 2 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 3 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 825 unrouted;       REAL time: 3 secs 

Phase 2: 712 unrouted;       REAL time: 3 secs 

Phase 3: 168 unrouted;       REAL time: 4 secs 

Phase 4: 168 unrouted; (1163)      REAL time: 4 secs 

Phase 5: 196 unrouted; (311)      REAL time: 4 secs 

Phase 6: 196 unrouted; (311)      REAL time: 4 secs 

Phase 7: 0 unrouted; (0)      REAL time: 4 secs 

Total REAL time to Router completion: 4 secs 
Total CPU time to Router completion: 3 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|             f1485       |  BUFGMUX3| No   |   36 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|             f1484       |  BUFGMUX2| No   |   32 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|f4m_genlock_regen_sync_p |          |      |      |            |             |
|   eriod_counting_sync_o |   Local  |      |    5 |  0.000     |  1.972      |
+-------------------------+----------+------+------+------------+-------------+
|f8g_genlock_regen_sync_p |          |      |      |            |             |
|   eriod_counting_sync_o |   Local  |      |    5 |  0.000     |  1.215      |
+-------------------------+----------+------+------+------------+-------------+
|     f1485_i_IBUFG       |   Local  |      |   22 |  1.830     |  2.881      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1485_i_IBUFG" PERIOD =  6.700 nS    | 6.700ns    | 6.367ns    | 4    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  NET "f1484_i_IBUFG" PERIOD =  6.700 nS    | 6.700ns    | 4.955ns    | 3    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 7 secs 
Total CPU time to PAR completion: 3 secs 

Peak Memory Usage:  70 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Jul 13 13:29:08 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd in Library work.
Architecture behavioral of Entity tri_level_channel is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd in Library work.
Entity <tri_level_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd line 237: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd line 243: Generating a Black Box for component <BUFG>.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count2> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen1> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <period_dual_count> analyzed. Unit <period_dual_count3> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.

Analyzing Entity <tri_level_channel> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <clk>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 168: Generating a Black Box for component <bufgmux>.
Entity <tri_level_channel> analyzed. Unit <tri_level_channel> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd line 88: The following signals are missing in the process sensitivity list:
   div10_11_i, spl_div_i, lpf_i.
INFO:Xst:1304 - Contents of register <double_clk_count> in unit <frame_sync_delay> never changes during circuit operation. The register is replaced by logic.
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd line 151: The following signals are missing in the process sensitivity list:
   phasedelay, sysclk_sel, sync_mode, spl_div, scan_method, lpf_msb, lpf, framerate_x2, fr_ref_sel.
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <serial_interface>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd.
    Found 24-bit register for signal <phasedelay_o>.
    Found 2-bit register for signal <sync_mode_o>.
    Found 1-bit register for signal <sysclk_sel_o>.
    Found 1-bit register for signal <framerate_x2_o>.
    Found 2-bit register for signal <fr_ref_sel_o>.
    Found 1-bit register for signal <scan_method_o>.
    Found 11-bit register for signal <lpf_o>.
    Found 1-bit register for signal <div10_11_o>.
    Found 10-bit register for signal <spl_div_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <lpf_msb>.
    Found 1-bit register for signal <param_valid>.
    Found 24-bit register for signal <phasedelay>.
    Found 1-bit register for signal <scan_method>.
    Found 10-bit register for signal <spl_div>.
    Found 2-bit register for signal <sync_mode>.
    Found 1-bit register for signal <sysclk_sel>.
    Summary:
	inferred   1 Counter(s).
	inferred  40 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd.
    Found 1-bit register for signal <frame_sync_o>.
    Found 4-bit subtractor for signal <$n0025> created at line 123.
    Found 10-bit subtractor for signal <$n0028> created at line 119.
    Found 11-bit subtractor for signal <$n0031> created at line 115.
    Found 1-bit register for signal <counting>.
    Found 24-bit down counter for signal <delay_count>.
    Found 4-bit register for signal <div10_11_count>.
    Found 11-bit register for signal <frame_count>.
    Found 10-bit register for signal <line_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_delayed>.
    Found 1-bit register for signal <sync_waiting>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <period_dual_count3>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 13-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 13-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count3> synthesized.


Synthesizing Unit <period_dual_count2>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 12-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count2> synthesized.


Synthesizing Unit <tri_level_channel>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd.
WARNING:Xst:1305 - Output <tsg_ok_o> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <tsg_level_i> is never used.
WARNING:Xst:646 - Signal <scan_method> is assigned but never used.
WARNING:Xst:646 - Signal <framerate_x2> is assigned but never used.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <tri_level_channel> synthesized.


Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen1>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <sync_genlock_regen1> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <period_dual_count0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 12-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd.
WARNING:Xst:647 - Input <p1_i> is never used.
WARNING:Xst:647 - Input <cs2_i> is never used.
WARNING:Xst:647 - Input <cs3_i> is never used.
WARNING:Xst:647 - Input <cs4_i> is never used.
WARNING:Xst:647 - Input <tsg4_lvl_i> is never used.
WARNING:Xst:647 - Input <tsg3_lvl_i> is never used.
WARNING:Xst:647 - Input <tsg2_lvl_i> is never used.
WARNING:Xst:647 - Input <p0_i> is never used.
WARNING:Xst:646 - Signal <sync_mode> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:646 - Signal <all_genlock_ok> is assigned but never used.
WARNING:Xst:653 - Signal <f8g_genlock_resync> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <f4m_genlock_resync> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <genlock_resync_latch> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:646 - Signal <tsg1_ok> is assigned but never used.
    Found 1-bit register for signal <ch1_frame_start_tog>.
    Found 1-bit register for signal <ch1_genlock_sync_tog>.
    Found 1-bit register for signal <f4m_clean_tog>.
    Found 1-bit register for signal <f8g_clean_tog>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 11
 13-bit subtractor                 : 1
 12-bit subtractor                 : 7
 11-bit subtractor                 : 1
 10-bit subtractor                 : 1
 4-bit subtractor                  : 1
# Counters                         : 9
 24-bit down counter               : 1
 6-bit down counter                : 2
 6-bit up counter                  : 1
 12-bit down counter               : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 115
 1-bit register                    : 99
 12-bit register                   : 7
 13-bit register                   : 1
 4-bit register                    : 1
 11-bit register                   : 2
 10-bit register                   : 2
 2-bit register                    : 2
 24-bit register                   : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <scan_method> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <frame_sync_o> is unconnected in block <frame_sync_delaying>.
WARNING:Xst:1291 - FF/Latch <reset_genmon_o> is unconnected in block <reset_sequencer_1>.
WARNING:Xst:1710 - FF/Latch  <lpf_o_4> (without init value) is constant in block <serial_interface>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <lpf_o_8> (without init value) is constant in block <serial_interface>.

Optimizing unit <tri_level_module> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <period_dual_count2> ...

Optimizing unit <period_dual_count3> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <serial_interface> ...
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_6 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_5 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_2 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.

Optimizing unit <period_dual_count0> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen1> ...

Optimizing unit <reset_sequencer> ...

Optimizing unit <tri_level_channel> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_genlock_sync> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_sync> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_sync_delayed> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_21> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_counting> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_sync_waiting> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_13> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_20> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_19> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_18> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_17> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_16> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_15> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_12> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_22> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_23> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_14> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_20> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_21> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_22> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_23> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_msb> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_scan_method> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_framerate_x2_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_19> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_18> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_17> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_16> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_15> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_14> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_13> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_12> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_div10_11_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_scan_method_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_23> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_22> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_12> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_13> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_14> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_15> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_16> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_17> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_18> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_19> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_20> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_21> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 6.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     134  out of   1920     6%  
 Number of Slice Flip Flops:           134  out of   3840     3%  
 Number of 4 input LUTs:               233  out of   3840     6%  
 Number of bonded IOBs:                 48  out of    141    34%  
 Number of GCLKs:                        4  out of      8    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f4m_genlock_regen_sync_period_counting_sync_o:Q| NONE                   | 1     |
f8g_genlock_regen_sync_period_counting_sync_o:Q| NONE                   | 1     |
f1485_i                            | IBUFG+BUFG             | 81    |
f1484_i                            | IBUFG+BUFG             | 44    |
sck_i                              | BUFGP                  | 7     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.826ns (Maximum Frequency: 171.644MHz)
   Minimum input arrival time before clock: 4.248ns
   Maximum output required time after clock: 6.184ns
   Maximum combinational path delay: 6.384ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\trilevelmodule/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/tri_level_module.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...
Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:98a08d) REAL time: 0 secs 

              Pl_Group:: Id=111 numComps=1 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_genlock_o type = FF numpins = 4
              Pl_Group:: Id=63 numComps=3 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<12> type = LUT numpins = 10
Comp = reset_sequencer_1_tick_160ms_count<12> type = LUT numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<12> type = FF numpins = 0
              Pl_Group:: Id=7 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: Id=7 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
                Pl_Window:: xMin=4 yMin=2 xMax=9 yMax=23
                  percent=0.000000 minWidth=0 minHeight=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: HS Constraint::
              Pl_Group:: Id=7 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
                Pl_Window:: xMin=4 yMin=2 xMax=9 yMax=23
                  percent=0.000000 minWidth=0 minHeight=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: HS Constraint::
              Pl_Group:: Id=71 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<10> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<10> type = FF numpins = 0
              Pl_Group:: Id=72 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<11> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<11> type = FF numpins = 0
              Pl_Group:: Id=73 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<20> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<20> type = FF numpins = 0
              Pl_Group:: Id=74 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<21> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<21> type = FF numpins = 0
              Pl_Group:: Id=75 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<13> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<13> type = FF numpins = 0
              Pl_Group:: Id=76 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<22> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<22> type = FF numpins = 0
              Pl_Group:: Id=77 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<14> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<14> type = FF numpins = 0
              Pl_Group:: Id=78 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<23> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<23> type = FF numpins = 0
              Pl_Group:: Id=79 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<15> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<15> type = FF numpins = 0
              Pl_Group:: Id=80 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<24> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<24> type = FF numpins = 0
              Pl_Group:: Id=81 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<16> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<16> type = FF numpins = 0
              Pl_Group:: Id=82 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<17> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<17> type = FF numpins = 0
              Pl_Group:: Id=83 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<18> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<18> type = FF numpins = 0
              Pl_Group:: Id=84 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<19> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<19> type = FF numpins = 0
              Pl_Group:: Id=88 numComps=4 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<9> type = LUT numpins = 11
Comp = reset_sequencer_1_tick_160ms_count<9> type = LUT numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<9> type = FF numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<9> type = FF numpins = 0
              Pl_Group:: Id=89 numComps=3 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_genlock type = LUT numpins = 11
Comp = reset_sequencer_1_reset_genlock type = LUT numpins = 0
Comp = reset_sequencer_1_reset_genlock type = FF numpins = 0
              Pl_Group:: Id=90 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<0> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<0> type = FF numpins = 0
              Pl_Group:: Id=91 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<1> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<1> type = FF numpins = 0
              Pl_Group:: Id=92 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<2> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<2> type = FF numpins = 0
              Pl_Group:: Id=93 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<3> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<3> type = FF numpins = 0
              Pl_Group:: Id=94 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<4> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<4> type = FF numpins = 0
              Pl_Group:: Id=95 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<5> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<5> type = FF numpins = 0
              Pl_Group:: Id=96 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<6> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<6> type = FF numpins = 0
              Pl_Group:: Id=97 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<7> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<7> type = FF numpins = 0
              Pl_Group:: Id=98 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<8> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<8> type = FF numpins = 0
.
Phase 3.4
.............
Phase 3.4 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.28
Phase 4.28 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.8
............................
...
..................................................................
...............
...............
..........................
.
Phase 5.8 (Checksum:9b2124) REAL time: 7 secs 

Phase 6.29
Phase 6.29 (Checksum:39386fa) REAL time: 7 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 7 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 10 secs 


Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:         123 out of   3,840    3%
  Number of 4 input LUTs:             212 out of   3,840    5%
Logic Distribution:
  Number of occupied Slices:                          138 out of   1,920    7%
Total Number 4 input LUTs:            218 out of   3,840    5%
  Number used as logic:                212
  Number used as a route-thru:           6
  Number of bonded IOBs:               46 out of     141   32%
    IOB Flip Flops:                     2
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  2,740
Additional JTAG gate count for IOBs:  2,208
Peak Memory Usage:  94 MB

Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -ol high -timing -cm speed -ignore_keep_hierarchy -pr b -k 4 -c 100 -tx off -bp -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            46 out of 141    32%
      Number of LOCed External IOBs   46 out of 46    100%

   Number of Slices                  138 out of 1920    7%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:989aa0) REAL time: 2 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 831 unrouted;       REAL time: 2 secs 

Phase 2: 716 unrouted;       REAL time: 3 secs 

Phase 3: 176 unrouted;       REAL time: 3 secs 

Phase 4: 176 unrouted; (0)      REAL time: 3 secs 

Phase 5: 176 unrouted; (0)      REAL time: 3 secs 

Phase 6: 176 unrouted; (0)      REAL time: 3 secs 

Phase 7: 0 unrouted; (24)      REAL time: 3 secs 

Total REAL time to Router completion: 4 secs 
Total CPU time to Router completion: 3 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|             f1485       |  BUFGMUX3| No   |   35 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|             f1484       |  BUFGMUX2| No   |   35 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|f4m_genlock_regen_sync_p |          |      |      |            |             |
|   eriod_counting_sync_o |   Local  |      |    5 |  0.000     |  1.962      |
+-------------------------+----------+------+------+------------+-------------+
|f8g_genlock_regen_sync_p |          |      |      |            |             |
|   eriod_counting_sync_o |   Local  |      |    5 |  0.000     |  2.151      |
+-------------------------+----------+------+------+------------+-------------+
|     f1485_i_IBUFG       |   Local  |      |   22 |  1.559     |  2.773      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1485_i_IBUFG" PERIOD =  6.700 nS    | 6.700ns    | 6.486ns    | 3    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  NET "f1484_i_IBUFG" PERIOD =  6.700 nS    | 6.700ns    | 5.007ns    | 3    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 7 secs 
Total CPU time to PAR completion: 3 secs 

Peak Memory Usage:  70 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Jul 13 13:40:54 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd in Library work.
Architecture behavioral of Entity tri_level_channel is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd in Library work.
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd Line 131. parse error, unexpected CONSTANT, expecting SEMICOLON
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd Line 310. Undefined symbol 'f4m_count1'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd Line 310. f4m_count1: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd Line 311. Undefined symbol 'f4m_count2'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd Line 311. f4m_count2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd Line 312. Undefined symbol 'f4m_bits1'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd Line 312. f4m_bits1: Undefined symbol (last report in this block)
ERROR:HDLParsers:851 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd Line 308. Formal count_val1 of sync_genlock_regen with no default value must be associated with an actual value.
ERROR:HDLParsers:851 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd Line 308. Formal count_val2 of sync_genlock_regen with no default value must be associated with an actual value.
ERROR:HDLParsers:851 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd Line 308. Formal bits1 of sync_genlock_regen with no default value must be associated with an actual value.
--> 

Total memory usage is 51584 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd in Library work.
Architecture behavioral of Entity tri_level_channel is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd in Library work.
Entity <tri_level_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd line 237: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd line 243: Generating a Black Box for component <BUFG>.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 7
	count_val2 = 5
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 7
	count_val2 = 5
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count2> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen1> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <period_dual_count> analyzed. Unit <period_dual_count3> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.

Analyzing Entity <tri_level_channel> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <clk>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 168: Generating a Black Box for component <bufgmux>.
Entity <tri_level_channel> analyzed. Unit <tri_level_channel> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd line 88: The following signals are missing in the process sensitivity list:
   div10_11_i, spl_div_i, lpf_i.
INFO:Xst:1304 - Contents of register <double_clk_count> in unit <frame_sync_delay> never changes during circuit operation. The register is replaced by logic.
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd line 151: The following signals are missing in the process sensitivity list:
   phasedelay, sysclk_sel, sync_mode, spl_div, scan_method, lpf_msb, lpf, framerate_x2, fr_ref_sel.
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <serial_interface>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd.
    Found 24-bit register for signal <phasedelay_o>.
    Found 2-bit register for signal <sync_mode_o>.
    Found 1-bit register for signal <sysclk_sel_o>.
    Found 1-bit register for signal <framerate_x2_o>.
    Found 2-bit register for signal <fr_ref_sel_o>.
    Found 1-bit register for signal <scan_method_o>.
    Found 11-bit register for signal <lpf_o>.
    Found 1-bit register for signal <div10_11_o>.
    Found 10-bit register for signal <spl_div_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <lpf_msb>.
    Found 1-bit register for signal <param_valid>.
    Found 24-bit register for signal <phasedelay>.
    Found 1-bit register for signal <scan_method>.
    Found 10-bit register for signal <spl_div>.
    Found 2-bit register for signal <sync_mode>.
    Found 1-bit register for signal <sysclk_sel>.
    Summary:
	inferred   1 Counter(s).
	inferred  40 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd.
    Found 1-bit register for signal <frame_sync_o>.
    Found 4-bit subtractor for signal <$n0025> created at line 123.
    Found 10-bit subtractor for signal <$n0028> created at line 119.
    Found 11-bit subtractor for signal <$n0031> created at line 115.
    Found 1-bit register for signal <counting>.
    Found 24-bit down counter for signal <delay_count>.
    Found 4-bit register for signal <div10_11_count>.
    Found 11-bit register for signal <frame_count>.
    Found 10-bit register for signal <line_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_delayed>.
    Found 1-bit register for signal <sync_waiting>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <period_dual_count3>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 13-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 13-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count3> synthesized.


Synthesizing Unit <period_dual_count2>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 12-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count2> synthesized.


Synthesizing Unit <tri_level_channel>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd.
WARNING:Xst:1305 - Output <tsg_ok_o> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <tsg_level_i> is never used.
WARNING:Xst:646 - Signal <scan_method> is assigned but never used.
WARNING:Xst:646 - Signal <framerate_x2> is assigned but never used.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <tri_level_channel> synthesized.


Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen1>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <sync_genlock_regen1> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <period_dual_count0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 12-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd.
WARNING:Xst:647 - Input <p1_i> is never used.
WARNING:Xst:647 - Input <cs2_i> is never used.
WARNING:Xst:647 - Input <cs3_i> is never used.
WARNING:Xst:647 - Input <cs4_i> is never used.
WARNING:Xst:647 - Input <tsg4_lvl_i> is never used.
WARNING:Xst:647 - Input <tsg3_lvl_i> is never used.
WARNING:Xst:647 - Input <tsg2_lvl_i> is never used.
WARNING:Xst:647 - Input <p0_i> is never used.
WARNING:Xst:646 - Signal <sync_mode> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:646 - Signal <all_genlock_ok> is assigned but never used.
WARNING:Xst:653 - Signal <f8g_genlock_resync> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <f4m_genlock_resync> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <genlock_resync_latch> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:646 - Signal <tsg1_ok> is assigned but never used.
    Found 1-bit register for signal <ch1_frame_start_tog>.
    Found 1-bit register for signal <ch1_genlock_sync_tog>.
    Found 1-bit register for signal <f4m_clean_tog>.
    Found 1-bit register for signal <f8g_clean_tog>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 11
 13-bit subtractor                 : 1
 12-bit subtractor                 : 7
 11-bit subtractor                 : 1
 10-bit subtractor                 : 1
 4-bit subtractor                  : 1
# Counters                         : 9
 24-bit down counter               : 1
 6-bit down counter                : 2
 6-bit up counter                  : 1
 12-bit down counter               : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 115
 1-bit register                    : 99
 12-bit register                   : 7
 13-bit register                   : 1
 4-bit register                    : 1
 11-bit register                   : 2
 10-bit register                   : 2
 2-bit register                    : 2
 24-bit register                   : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <scan_method> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <frame_sync_o> is unconnected in block <frame_sync_delaying>.
WARNING:Xst:1291 - FF/Latch <reset_genmon_o> is unconnected in block <reset_sequencer_1>.
WARNING:Xst:1710 - FF/Latch  <lpf_o_4> (without init value) is constant in block <serial_interface>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <lpf_o_8> (without init value) is constant in block <serial_interface>.

Optimizing unit <tri_level_module> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <period_dual_count2> ...

Optimizing unit <period_dual_count3> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <serial_interface> ...
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_6 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_5 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_2 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.

Optimizing unit <period_dual_count0> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen1> ...

Optimizing unit <reset_sequencer> ...

Optimizing unit <tri_level_channel> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_genlock_sync> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_sync> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_sync_delayed> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_21> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_counting> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_sync_waiting> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_13> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_20> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_19> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_18> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_17> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_16> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_15> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_12> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_22> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_23> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_14> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_20> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_21> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_22> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_23> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_msb> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_scan_method> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_framerate_x2_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_19> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_18> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_17> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_16> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_15> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_14> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_13> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_12> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_div10_11_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_scan_method_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_23> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_22> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_12> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_13> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_14> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_15> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_16> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_17> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_18> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_19> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_20> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_21> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 6.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     135  out of   1920     7%  
 Number of Slice Flip Flops:           134  out of   3840     3%  
 Number of 4 input LUTs:               235  out of   3840     6%  
 Number of bonded IOBs:                 48  out of    141    34%  
 Number of GCLKs:                        4  out of      8    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f4m_genlock_regen_sync_period_counting_sync_o:Q| NONE                   | 1     |
f8g_genlock_regen_sync_period_counting_sync_o:Q| NONE                   | 1     |
f1485_i                            | IBUFG+BUFG             | 81    |
f1484_i                            | IBUFG+BUFG             | 44    |
sck_i                              | BUFGP                  | 7     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.826ns (Maximum Frequency: 171.644MHz)
   Minimum input arrival time before clock: 4.248ns
   Maximum output required time after clock: 6.184ns
   Maximum combinational path delay: 6.384ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\trilevelmodule/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/tri_level_module.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...
Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:98a08d) REAL time: 0 secs 

              Pl_Group:: Id=111 numComps=1 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_genlock_o type = FF numpins = 4
              Pl_Group:: Id=67 numComps=3 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<12> type = LUT numpins = 10
Comp = reset_sequencer_1_tick_160ms_count<12> type = LUT numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<12> type = FF numpins = 0
              Pl_Group:: Id=7 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: Id=7 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
                Pl_Window:: xMin=4 yMin=2 xMax=9 yMax=23
                  percent=0.000000 minWidth=0 minHeight=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: HS Constraint::
              Pl_Group:: Id=7 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
                Pl_Window:: xMin=4 yMin=2 xMax=9 yMax=23
                  percent=0.000000 minWidth=0 minHeight=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: HS Constraint::
              Pl_Group:: Id=75 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<10> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<10> type = FF numpins = 0
              Pl_Group:: Id=76 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<11> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<11> type = FF numpins = 0
              Pl_Group:: Id=77 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<20> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<20> type = FF numpins = 0
              Pl_Group:: Id=78 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<21> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<21> type = FF numpins = 0
              Pl_Group:: Id=79 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<13> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<13> type = FF numpins = 0
              Pl_Group:: Id=80 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<22> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<22> type = FF numpins = 0
              Pl_Group:: Id=81 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<14> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<14> type = FF numpins = 0
              Pl_Group:: Id=82 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<23> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<23> type = FF numpins = 0
              Pl_Group:: Id=83 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<15> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<15> type = FF numpins = 0
              Pl_Group:: Id=84 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<24> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<24> type = FF numpins = 0
              Pl_Group:: Id=85 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<16> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<16> type = FF numpins = 0
              Pl_Group:: Id=86 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<17> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<17> type = FF numpins = 0
              Pl_Group:: Id=87 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<18> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<18> type = FF numpins = 0
              Pl_Group:: Id=88 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<19> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<19> type = FF numpins = 0
              Pl_Group:: Id=92 numComps=4 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<9> type = LUT numpins = 11
Comp = reset_sequencer_1_tick_160ms_count<9> type = LUT numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<9> type = FF numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<9> type = FF numpins = 0
              Pl_Group:: Id=93 numComps=3 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_genlock type = LUT numpins = 11
Comp = reset_sequencer_1_reset_genlock type = LUT numpins = 0
Comp = reset_sequencer_1_reset_genlock type = FF numpins = 0
              Pl_Group:: Id=94 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<0> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<0> type = FF numpins = 0
              Pl_Group:: Id=95 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<1> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<1> type = FF numpins = 0
              Pl_Group:: Id=96 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<2> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<2> type = FF numpins = 0
              Pl_Group:: Id=97 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<3> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<3> type = FF numpins = 0
              Pl_Group:: Id=98 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<4> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<4> type = FF numpins = 0
              Pl_Group:: Id=99 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<5> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<5> type = FF numpins = 0
              Pl_Group:: Id=100 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<6> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<6> type = FF numpins = 0
              Pl_Group:: Id=101 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<7> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<7> type = FF numpins = 0
              Pl_Group:: Id=102 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<8> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<8> type = FF numpins = 0
.
Phase 3.4
.............
Phase 3.4 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.28
Phase 4.28 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.8
.......................
.
.............................................
......................
......................
.............................
Phase 5.8 (Checksum:9b9a14) REAL time: 6 secs 

Phase 6.29
Phase 6.29 (Checksum:39386fa) REAL time: 6 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 6 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 9 secs 


Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:         123 out of   3,840    3%
  Number of 4 input LUTs:             214 out of   3,840    5%
Logic Distribution:
  Number of occupied Slices:                          136 out of   1,920    7%
Total Number 4 input LUTs:            220 out of   3,840    5%
  Number used as logic:                214
  Number used as a route-thru:           6
  Number of bonded IOBs:               46 out of     141   32%
    IOB Flip Flops:                     2
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  2,752
Additional JTAG gate count for IOBs:  2,208
Peak Memory Usage:  94 MB

Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -ol high -timing -cm speed -ignore_keep_hierarchy -pr b -k 4 -c 100 -tx off -bp -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            46 out of 141    32%
      Number of LOCed External IOBs   46 out of 46    100%

   Number of Slices                  136 out of 1920    7%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:989a92) REAL time: 2 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 824 unrouted;       REAL time: 2 secs 

Phase 2: 712 unrouted;       REAL time: 3 secs 

Phase 3: 184 unrouted;       REAL time: 3 secs 

Phase 4: 184 unrouted; (81)      REAL time: 3 secs 

Phase 5: 184 unrouted; (81)      REAL time: 3 secs 

Phase 6: 184 unrouted; (81)      REAL time: 3 secs 

Phase 7: 0 unrouted; (81)      REAL time: 3 secs 

Total REAL time to Router completion: 3 secs 
Total CPU time to Router completion: 3 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|             f1485       |  BUFGMUX3| No   |   33 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|             f1484       |  BUFGMUX2| No   |   34 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|f4m_genlock_regen_sync_p |          |      |      |            |             |
|   eriod_counting_sync_o |   Local  |      |    5 |  0.000     |  0.912      |
+-------------------------+----------+------+------+------------+-------------+
|f8g_genlock_regen_sync_p |          |      |      |            |             |
|   eriod_counting_sync_o |   Local  |      |    5 |  0.000     |  1.629      |
+-------------------------+----------+------+------+------------+-------------+
|     f1485_i_IBUFG       |   Local  |      |   24 |  0.907     |  1.818      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1485_i_IBUFG" PERIOD =  6.700 nS    | 6.700ns    | 6.385ns    | 4    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  NET "f1484_i_IBUFG" PERIOD =  6.700 nS    | 6.700ns    | 5.341ns    | 1    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 7 secs 
Total CPU time to PAR completion: 3 secs 

Peak Memory Usage:  70 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Jul 13 13:52:13 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Project Navigator Auto-Make Log File
-------------------------------------




Project Navigator Auto-Make Log File
-------------------------------------



Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd in Library work.
Architecture behavioral of Entity tri_level_channel is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd in Library work.
Architecture behavioral of Entity tri_level_module is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd line 237: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd line 243: Generating a Black Box for component <BUFG>.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 7
	count_val2 = 5
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 7
	count_val2 = 5
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count2> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen1> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <period_dual_count> analyzed. Unit <period_dual_count3> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.

Analyzing Entity <tri_level_channel> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <clk>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 168: Generating a Black Box for component <bufgmux>.
Entity <tri_level_channel> analyzed. Unit <tri_level_channel> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd line 88: The following signals are missing in the process sensitivity list:
   div10_11_i, spl_div_i, lpf_i.
INFO:Xst:1304 - Contents of register <double_clk_count> in unit <frame_sync_delay> never changes during circuit operation. The register is replaced by logic.
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd line 151: The following signals are missing in the process sensitivity list:
   phasedelay, sysclk_sel, sync_mode, spl_div, scan_method, lpf_msb, lpf, framerate_x2, fr_ref_sel.
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <serial_interface>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd.
    Found 24-bit register for signal <phasedelay_o>.
    Found 2-bit register for signal <sync_mode_o>.
    Found 1-bit register for signal <sysclk_sel_o>.
    Found 1-bit register for signal <framerate_x2_o>.
    Found 2-bit register for signal <fr_ref_sel_o>.
    Found 1-bit register for signal <scan_method_o>.
    Found 11-bit register for signal <lpf_o>.
    Found 1-bit register for signal <div10_11_o>.
    Found 10-bit register for signal <spl_div_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <lpf_msb>.
    Found 1-bit register for signal <param_valid>.
    Found 24-bit register for signal <phasedelay>.
    Found 1-bit register for signal <scan_method>.
    Found 10-bit register for signal <spl_div>.
    Found 2-bit register for signal <sync_mode>.
    Found 1-bit register for signal <sysclk_sel>.
    Summary:
	inferred   1 Counter(s).
	inferred  40 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd.
    Found 1-bit register for signal <frame_sync_o>.
    Found 4-bit subtractor for signal <$n0025> created at line 123.
    Found 10-bit subtractor for signal <$n0028> created at line 119.
    Found 11-bit subtractor for signal <$n0031> created at line 115.
    Found 1-bit register for signal <counting>.
    Found 24-bit down counter for signal <delay_count>.
    Found 4-bit register for signal <div10_11_count>.
    Found 11-bit register for signal <frame_count>.
    Found 10-bit register for signal <line_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_delayed>.
    Found 1-bit register for signal <sync_waiting>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <period_dual_count3>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 13-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 13-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count3> synthesized.


Synthesizing Unit <period_dual_count2>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 12-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count2> synthesized.


Synthesizing Unit <tri_level_channel>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd.
WARNING:Xst:1305 - Output <tsg_ok_o> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <tsg_level_i> is never used.
WARNING:Xst:646 - Signal <scan_method> is assigned but never used.
WARNING:Xst:646 - Signal <framerate_x2> is assigned but never used.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <tri_level_channel> synthesized.


Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen1>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <sync_genlock_regen1> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <period_dual_count0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 12-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd.
WARNING:Xst:647 - Input <p1_i> is never used.
WARNING:Xst:647 - Input <cs2_i> is never used.
WARNING:Xst:647 - Input <cs3_i> is never used.
WARNING:Xst:647 - Input <cs4_i> is never used.
WARNING:Xst:647 - Input <tsg4_lvl_i> is never used.
WARNING:Xst:647 - Input <tsg3_lvl_i> is never used.
WARNING:Xst:647 - Input <tsg2_lvl_i> is never used.
WARNING:Xst:647 - Input <p0_i> is never used.
WARNING:Xst:646 - Signal <sync_mode> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:646 - Signal <all_genlock_ok> is assigned but never used.
WARNING:Xst:653 - Signal <f8g_genlock_resync> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <f4m_genlock_resync> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <genlock_resync_latch> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:646 - Signal <tsg1_ok> is assigned but never used.
    Found 1-bit register for signal <ch1_frame_start_tog>.
    Found 1-bit register for signal <ch1_genlock_sync_tog>.
    Found 1-bit register for signal <f4m_clean_tog>.
    Found 1-bit register for signal <f8g_clean_tog>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 11
 13-bit subtractor                 : 1
 12-bit subtractor                 : 7
 11-bit subtractor                 : 1
 10-bit subtractor                 : 1
 4-bit subtractor                  : 1
# Counters                         : 9
 24-bit down counter               : 1
 6-bit down counter                : 2
 6-bit up counter                  : 1
 12-bit down counter               : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 115
 1-bit register                    : 99
 12-bit register                   : 7
 13-bit register                   : 1
 4-bit register                    : 1
 11-bit register                   : 2
 10-bit register                   : 2
 2-bit register                    : 2
 24-bit register                   : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <scan_method> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <frame_sync_o> is unconnected in block <frame_sync_delaying>.
WARNING:Xst:1291 - FF/Latch <reset_genmon_o> is unconnected in block <reset_sequencer_1>.
WARNING:Xst:1710 - FF/Latch  <lpf_o_4> (without init value) is constant in block <serial_interface>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <lpf_o_8> (without init value) is constant in block <serial_interface>.

Optimizing unit <tri_level_module> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <period_dual_count2> ...

Optimizing unit <period_dual_count3> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <serial_interface> ...
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_6 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_5 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_2 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.

Optimizing unit <period_dual_count0> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen1> ...

Optimizing unit <reset_sequencer> ...

Optimizing unit <tri_level_channel> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_genlock_sync> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_sync> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_sync_delayed> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_21> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_counting> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_sync_waiting> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_13> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_20> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_19> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_18> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_17> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_16> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_15> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_12> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_22> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_23> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_14> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_20> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_21> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_22> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_23> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_msb> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_scan_method> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_framerate_x2_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_19> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_18> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_17> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_16> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_15> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_14> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_13> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_12> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_div10_11_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_scan_method_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_23> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_22> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_12> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_13> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_14> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_15> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_16> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_17> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_18> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_19> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_20> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_21> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 6.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     135  out of   1920     7%  
 Number of Slice Flip Flops:           134  out of   3840     3%  
 Number of 4 input LUTs:               235  out of   3840     6%  
 Number of bonded IOBs:                 48  out of    141    34%  
 Number of GCLKs:                        4  out of      8    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f4m_genlock_regen_sync_period_counting_sync_o:Q| NONE                   | 1     |
f8g_genlock_regen_sync_period_counting_sync_o:Q| NONE                   | 1     |
f1485_i                            | IBUFG+BUFG             | 81    |
f1484_i                            | IBUFG+BUFG             | 44    |
sck_i                              | BUFGP                  | 7     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.826ns (Maximum Frequency: 171.644MHz)
   Minimum input arrival time before clock: 4.248ns
   Maximum output required time after clock: 6.184ns
   Maximum combinational path delay: 6.384ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\trilevelmodule/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/tri_level_module.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".




Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd in Library work.
Architecture behavioral of Entity tri_level_channel is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd in Library work.
Entity <tri_level_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd line 237: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd line 243: Generating a Black Box for component <BUFG>.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 7
	count_val2 = 5
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 7
	count_val2 = 5
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count2> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 7040
	count_val2 = 3375
	bits1 = 13
	bits2 = 13
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen1> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 7040
	count_val2 = 3375
	bits1 = 13
	bits2 = 13
Entity <period_dual_count> analyzed. Unit <period_dual_count3> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.

Analyzing Entity <tri_level_channel> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <clk>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 168: Generating a Black Box for component <bufgmux>.
Entity <tri_level_channel> analyzed. Unit <tri_level_channel> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd line 88: The following signals are missing in the process sensitivity list:
   div10_11_i, spl_div_i, lpf_i.
INFO:Xst:1304 - Contents of register <double_clk_count> in unit <frame_sync_delay> never changes during circuit operation. The register is replaced by logic.
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd line 151: The following signals are missing in the process sensitivity list:
   phasedelay, sysclk_sel, sync_mode, spl_div, scan_method, lpf_msb, lpf, framerate_x2, fr_ref_sel.
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <serial_interface>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd.
    Found 24-bit register for signal <phasedelay_o>.
    Found 2-bit register for signal <sync_mode_o>.
    Found 1-bit register for signal <sysclk_sel_o>.
    Found 1-bit register for signal <framerate_x2_o>.
    Found 2-bit register for signal <fr_ref_sel_o>.
    Found 1-bit register for signal <scan_method_o>.
    Found 11-bit register for signal <lpf_o>.
    Found 1-bit register for signal <div10_11_o>.
    Found 10-bit register for signal <spl_div_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <lpf_msb>.
    Found 1-bit register for signal <param_valid>.
    Found 24-bit register for signal <phasedelay>.
    Found 1-bit register for signal <scan_method>.
    Found 10-bit register for signal <spl_div>.
    Found 2-bit register for signal <sync_mode>.
    Found 1-bit register for signal <sysclk_sel>.
    Summary:
	inferred   1 Counter(s).
	inferred  40 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd.
    Found 1-bit register for signal <frame_sync_o>.
    Found 4-bit subtractor for signal <$n0025> created at line 123.
    Found 10-bit subtractor for signal <$n0028> created at line 119.
    Found 11-bit subtractor for signal <$n0031> created at line 115.
    Found 1-bit register for signal <counting>.
    Found 24-bit down counter for signal <delay_count>.
    Found 4-bit register for signal <div10_11_count>.
    Found 11-bit register for signal <frame_count>.
    Found 10-bit register for signal <line_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_delayed>.
    Found 1-bit register for signal <sync_waiting>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <period_dual_count3>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 13-bit subtractor for signal <$n0022> created at line 51.
    Found 13-bit subtractor for signal <$n0027> created at line 77.
    Found 13-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 13-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count3> synthesized.


Synthesizing Unit <period_dual_count2>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 12-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count2> synthesized.


Synthesizing Unit <tri_level_channel>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd.
WARNING:Xst:1305 - Output <tsg_ok_o> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <tsg_level_i> is never used.
WARNING:Xst:646 - Signal <scan_method> is assigned but never used.
WARNING:Xst:646 - Signal <framerate_x2> is assigned but never used.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <tri_level_channel> synthesized.


Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen1>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <sync_genlock_regen1> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <period_dual_count0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 12-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd.
WARNING:Xst:647 - Input <p1_i> is never used.
WARNING:Xst:647 - Input <cs2_i> is never used.
WARNING:Xst:647 - Input <cs3_i> is never used.
WARNING:Xst:647 - Input <cs4_i> is never used.
WARNING:Xst:647 - Input <tsg4_lvl_i> is never used.
WARNING:Xst:647 - Input <tsg3_lvl_i> is never used.
WARNING:Xst:647 - Input <tsg2_lvl_i> is never used.
WARNING:Xst:647 - Input <p0_i> is never used.
WARNING:Xst:646 - Signal <sync_mode> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:646 - Signal <all_genlock_ok> is assigned but never used.
WARNING:Xst:653 - Signal <f8g_genlock_resync> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <f4m_genlock_resync> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <genlock_resync_latch> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:646 - Signal <tsg1_ok> is assigned but never used.
    Found 1-bit register for signal <ch1_frame_start_tog>.
    Found 1-bit register for signal <ch1_genlock_sync_tog>.
    Found 1-bit register for signal <f4m_clean_tog>.
    Found 1-bit register for signal <f8g_clean_tog>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 11
 12-bit subtractor                 : 6
 13-bit subtractor                 : 2
 11-bit subtractor                 : 1
 10-bit subtractor                 : 1
 4-bit subtractor                  : 1
# Counters                         : 9
 24-bit down counter               : 1
 6-bit down counter                : 2
 6-bit up counter                  : 1
 12-bit down counter               : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 115
 1-bit register                    : 99
 12-bit register                   : 6
 13-bit register                   : 2
 4-bit register                    : 1
 11-bit register                   : 2
 10-bit register                   : 2
 2-bit register                    : 2
 24-bit register                   : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <scan_method> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <frame_sync_o> is unconnected in block <frame_sync_delaying>.
WARNING:Xst:1291 - FF/Latch <reset_genmon_o> is unconnected in block <reset_sequencer_1>.
WARNING:Xst:1710 - FF/Latch  <lpf_o_4> (without init value) is constant in block <serial_interface>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <lpf_o_8> (without init value) is constant in block <serial_interface>.

Optimizing unit <tri_level_module> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <period_dual_count2> ...

Optimizing unit <period_dual_count3> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <serial_interface> ...
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_6 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_5 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_2 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.

Optimizing unit <period_dual_count0> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen1> ...

Optimizing unit <reset_sequencer> ...

Optimizing unit <tri_level_channel> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_genlock_sync> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_sync> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_sync_delayed> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_21> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_counting> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_sync_waiting> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_13> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_20> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_19> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_18> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_17> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_16> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_15> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_12> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_22> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_23> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_14> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_20> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_21> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_22> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_23> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_msb> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_scan_method> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_framerate_x2_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_19> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_18> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_17> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_16> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_15> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_14> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_13> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_12> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_div10_11_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_scan_method_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_23> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_22> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_12> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_13> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_14> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_15> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_16> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_17> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_18> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_19> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_20> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_21> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 6.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     135  out of   1920     7%  
 Number of Slice Flip Flops:           135  out of   3840     3%  
 Number of 4 input LUTs:               237  out of   3840     6%  
 Number of bonded IOBs:                 48  out of    141    34%  
 Number of GCLKs:                        4  out of      8    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f4m_genlock_regen_sync_period_counting_sync_o:Q| NONE                   | 1     |
f8g_genlock_regen_sync_period_counting_sync_o:Q| NONE                   | 1     |
f1485_i                            | IBUFG+BUFG             | 82    |
f1484_i                            | IBUFG+BUFG             | 44    |
sck_i                              | BUFGP                  | 7     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.826ns (Maximum Frequency: 171.644MHz)
   Minimum input arrival time before clock: 4.248ns
   Maximum output required time after clock: 6.185ns
   Maximum combinational path delay: 6.384ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\trilevelmodule/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/tri_level_module.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...
Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:98a0a7) REAL time: 0 secs 

              Pl_Group:: Id=8 numComps=3 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_genlock type = LUT numpins = 11
Comp = reset_sequencer_1_reset_genlock type = LUT numpins = 0
Comp = reset_sequencer_1_reset_genlock type = FF numpins = 0
              Pl_Group:: Id=9 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<0> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<0> type = FF numpins = 0
              Pl_Group:: Id=10 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<1> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<1> type = FF numpins = 0
              Pl_Group:: Id=11 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<2> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<2> type = FF numpins = 0
              Pl_Group:: Id=12 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<3> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<3> type = FF numpins = 0
              Pl_Group:: Id=13 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<4> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<4> type = FF numpins = 0
              Pl_Group:: Id=14 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<5> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<5> type = FF numpins = 0
              Pl_Group:: Id=15 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<6> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<6> type = FF numpins = 0
              Pl_Group:: Id=16 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<7> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<7> type = FF numpins = 0
              Pl_Group:: Id=17 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<8> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<8> type = FF numpins = 0
              Pl_Group:: Id=112 numComps=1 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_genlock_o type = FF numpins = 4
              Pl_Group:: Id=79 numComps=3 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<12> type = LUT numpins = 10
Comp = reset_sequencer_1_tick_160ms_count<12> type = LUT numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<12> type = FF numpins = 0
              Pl_Group:: Id=7 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: Id=7 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
                Pl_Window:: xMin=4 yMin=2 xMax=9 yMax=23
                  percent=0.000000 minWidth=0 minHeight=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: HS Constraint::
              Pl_Group:: Id=7 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
                Pl_Window:: xMin=4 yMin=2 xMax=9 yMax=23
                  percent=0.000000 minWidth=0 minHeight=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: HS Constraint::
              Pl_Group:: Id=86 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<10> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<10> type = FF numpins = 0
              Pl_Group:: Id=87 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<11> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<11> type = FF numpins = 0
              Pl_Group:: Id=88 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<20> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<20> type = FF numpins = 0
              Pl_Group:: Id=89 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<21> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<21> type = FF numpins = 0
              Pl_Group:: Id=90 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<13> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<13> type = FF numpins = 0
              Pl_Group:: Id=91 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<22> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<22> type = FF numpins = 0
              Pl_Group:: Id=92 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<14> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<14> type = FF numpins = 0
              Pl_Group:: Id=93 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<23> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<23> type = FF numpins = 0
              Pl_Group:: Id=94 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<15> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<15> type = FF numpins = 0
              Pl_Group:: Id=95 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<24> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<24> type = FF numpins = 0
              Pl_Group:: Id=96 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<16> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<16> type = FF numpins = 0
              Pl_Group:: Id=97 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<17> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<17> type = FF numpins = 0
              Pl_Group:: Id=98 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<18> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<18> type = FF numpins = 0
              Pl_Group:: Id=99 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<19> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<19> type = FF numpins = 0
              Pl_Group:: Id=104 numComps=4 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<9> type = LUT numpins = 11
Comp = reset_sequencer_1_tick_160ms_count<9> type = LUT numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<9> type = FF numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<9> type = FF numpins = 0
.
Phase 3.4
..............
Phase 3.4 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.28
Phase 4.28 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.8
................................
..............
.............................................
......................
......................
Phase 5.8 (Checksum:9c9e00) REAL time: 5 secs 

Phase 6.29
Phase 6.29 (Checksum:39386fa) REAL time: 5 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 5 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 8 secs 


Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:         124 out of   3,840    3%
  Number of 4 input LUTs:             216 out of   3,840    5%
Logic Distribution:
  Number of occupied Slices:                          139 out of   1,920    7%
Total Number 4 input LUTs:            222 out of   3,840    5%
  Number used as logic:                216
  Number used as a route-thru:           6
  Number of bonded IOBs:               46 out of     141   32%
    IOB Flip Flops:                     2
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  2,778
Additional JTAG gate count for IOBs:  2,208
Peak Memory Usage:  94 MB

Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -ol high -timing -cm speed -ignore_keep_hierarchy -pr b -k 4 -c 100 -tx off -bp -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            46 out of 141    32%
      Number of LOCed External IOBs   46 out of 46    100%

   Number of Slices                  139 out of 1920    7%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:989aa0) REAL time: 0 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 828 unrouted;       REAL time: 2 secs 

Phase 2: 714 unrouted;       REAL time: 3 secs 

Phase 3: 208 unrouted;       REAL time: 3 secs 

Phase 4: 208 unrouted; (2)      REAL time: 3 secs 

Phase 5: 204 unrouted; (0)      REAL time: 3 secs 

Phase 6: 204 unrouted; (0)      REAL time: 3 secs 

Phase 7: 0 unrouted; (85)      REAL time: 3 secs 

Total REAL time to Router completion: 3 secs 
Total CPU time to Router completion: 3 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|             f1485       |  BUFGMUX3| No   |   34 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|             f1484       |  BUFGMUX2| No   |   35 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|     f1485_i_IBUFG       |   Local  |      |   22 |  1.681     |  2.132      |
+-------------------------+----------+------+------+------------+-------------+
|f4m_genlock_regen_sync_p |          |      |      |            |             |
|   eriod_counting_sync_o |   Local  |      |    5 |  0.000     |  1.615      |
+-------------------------+----------+------+------+------------+-------------+
|f8g_genlock_regen_sync_p |          |      |      |            |             |
|   eriod_counting_sync_o |   Local  |      |    5 |  0.000     |  2.013      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1485_i_IBUFG" PERIOD =  6.700 nS    | 6.700ns    | 6.550ns    | 4    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  NET "f1484_i_IBUFG" PERIOD =  6.700 nS    | 6.700ns    | 5.799ns    | 3    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 7 secs 
Total CPU time to PAR completion: 3 secs 

Peak Memory Usage:  70 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Jul 13 14:17:32 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Project Navigator Auto-Make Log File
-------------------------------------



Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd in Library work.
Architecture behavioral of Entity tri_level_channel is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd in Library work.
Architecture behavioral of Entity tri_level_module is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd line 237: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd line 243: Generating a Black Box for component <BUFG>.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 7
	count_val2 = 5
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 7
	count_val2 = 5
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count2> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 7040
	count_val2 = 3375
	bits1 = 13
	bits2 = 13
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen1> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 7040
	count_val2 = 3375
	bits1 = 13
	bits2 = 13
Entity <period_dual_count> analyzed. Unit <period_dual_count3> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.

Analyzing Entity <tri_level_channel> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <clk>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 168: Generating a Black Box for component <bufgmux>.
Entity <tri_level_channel> analyzed. Unit <tri_level_channel> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd line 88: The following signals are missing in the process sensitivity list:
   div10_11_i, spl_div_i, lpf_i.
INFO:Xst:1304 - Contents of register <double_clk_count> in unit <frame_sync_delay> never changes during circuit operation. The register is replaced by logic.
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd line 151: The following signals are missing in the process sensitivity list:
   phasedelay, sysclk_sel, sync_mode, spl_div, scan_method, lpf_msb, lpf, framerate_x2, fr_ref_sel.
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <serial_interface>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd.
    Found 24-bit register for signal <phasedelay_o>.
    Found 2-bit register for signal <sync_mode_o>.
    Found 1-bit register for signal <sysclk_sel_o>.
    Found 1-bit register for signal <framerate_x2_o>.
    Found 2-bit register for signal <fr_ref_sel_o>.
    Found 1-bit register for signal <scan_method_o>.
    Found 11-bit register for signal <lpf_o>.
    Found 1-bit register for signal <div10_11_o>.
    Found 10-bit register for signal <spl_div_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <lpf_msb>.
    Found 1-bit register for signal <param_valid>.
    Found 24-bit register for signal <phasedelay>.
    Found 1-bit register for signal <scan_method>.
    Found 10-bit register for signal <spl_div>.
    Found 2-bit register for signal <sync_mode>.
    Found 1-bit register for signal <sysclk_sel>.
    Summary:
	inferred   1 Counter(s).
	inferred  40 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd.
    Found 1-bit register for signal <frame_sync_o>.
    Found 4-bit subtractor for signal <$n0025> created at line 123.
    Found 10-bit subtractor for signal <$n0028> created at line 119.
    Found 11-bit subtractor for signal <$n0031> created at line 115.
    Found 1-bit register for signal <counting>.
    Found 24-bit down counter for signal <delay_count>.
    Found 4-bit register for signal <div10_11_count>.
    Found 11-bit register for signal <frame_count>.
    Found 10-bit register for signal <line_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_delayed>.
    Found 1-bit register for signal <sync_waiting>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <period_dual_count3>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 13-bit subtractor for signal <$n0022> created at line 51.
    Found 13-bit subtractor for signal <$n0027> created at line 77.
    Found 13-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 13-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count3> synthesized.


Synthesizing Unit <period_dual_count2>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 12-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count2> synthesized.


Synthesizing Unit <tri_level_channel>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd.
WARNING:Xst:1305 - Output <tsg_ok_o> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <tsg_level_i> is never used.
WARNING:Xst:646 - Signal <scan_method> is assigned but never used.
WARNING:Xst:646 - Signal <framerate_x2> is assigned but never used.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <tri_level_channel> synthesized.


Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen1>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <sync_genlock_regen1> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <period_dual_count0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 12-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd.
WARNING:Xst:647 - Input <p1_i> is never used.
WARNING:Xst:647 - Input <cs2_i> is never used.
WARNING:Xst:647 - Input <cs3_i> is never used.
WARNING:Xst:647 - Input <cs4_i> is never used.
WARNING:Xst:647 - Input <tsg4_lvl_i> is never used.
WARNING:Xst:647 - Input <tsg3_lvl_i> is never used.
WARNING:Xst:647 - Input <tsg2_lvl_i> is never used.
WARNING:Xst:647 - Input <p0_i> is never used.
WARNING:Xst:646 - Signal <sync_mode> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:646 - Signal <all_genlock_ok> is assigned but never used.
WARNING:Xst:653 - Signal <f8g_genlock_resync> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <f4m_genlock_resync> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <genlock_resync_latch> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:646 - Signal <tsg1_ok> is assigned but never used.
    Found 1-bit register for signal <ch1_frame_start_tog>.
    Found 1-bit register for signal <ch1_genlock_sync_tog>.
    Found 1-bit register for signal <f4m_clean_tog>.
    Found 1-bit register for signal <f8g_clean_tog>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 11
 12-bit subtractor                 : 6
 13-bit subtractor                 : 2
 11-bit subtractor                 : 1
 10-bit subtractor                 : 1
 4-bit subtractor                  : 1
# Counters                         : 9
 24-bit down counter               : 1
 6-bit down counter                : 2
 6-bit up counter                  : 1
 12-bit down counter               : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 115
 1-bit register                    : 99
 12-bit register                   : 6
 13-bit register                   : 2
 4-bit register                    : 1
 11-bit register                   : 2
 10-bit register                   : 2
 2-bit register                    : 2
 24-bit register                   : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <scan_method> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <frame_sync_o> is unconnected in block <frame_sync_delaying>.
WARNING:Xst:1291 - FF/Latch <reset_genmon_o> is unconnected in block <reset_sequencer_1>.
WARNING:Xst:1710 - FF/Latch  <lpf_o_4> (without init value) is constant in block <serial_interface>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <lpf_o_8> (without init value) is constant in block <serial_interface>.

Optimizing unit <tri_level_module> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <period_dual_count2> ...

Optimizing unit <period_dual_count3> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <serial_interface> ...
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_6 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_5 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_2 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.

Optimizing unit <period_dual_count0> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen1> ...

Optimizing unit <reset_sequencer> ...

Optimizing unit <tri_level_channel> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_genlock_sync> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_sync> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_sync_delayed> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_21> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_counting> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_sync_waiting> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_13> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_20> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_19> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_18> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_17> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_16> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_15> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_12> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_22> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_23> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_14> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_20> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_21> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_22> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_23> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_msb> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_scan_method> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_framerate_x2_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_19> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_18> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_17> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_16> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_15> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_14> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_13> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_12> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_div10_11_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_scan_method_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_23> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_22> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_12> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_13> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_14> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_15> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_16> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_17> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_18> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_19> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_20> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_21> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 6.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     135  out of   1920     7%  
 Number of Slice Flip Flops:           135  out of   3840     3%  
 Number of 4 input LUTs:               237  out of   3840     6%  
 Number of bonded IOBs:                 48  out of    141    34%  
 Number of GCLKs:                        4  out of      8    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f4m_genlock_regen_sync_period_counting_sync_o:Q| NONE                   | 1     |
f8g_genlock_regen_sync_period_counting_sync_o:Q| NONE                   | 1     |
f1485_i                            | IBUFG+BUFG             | 82    |
f1484_i                            | IBUFG+BUFG             | 44    |
sck_i                              | BUFGP                  | 7     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.826ns (Maximum Frequency: 171.644MHz)
   Minimum input arrival time before clock: 4.248ns
   Maximum output required time after clock: 6.185ns
   Maximum combinational path delay: 6.384ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\trilevelmodule/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/tri_level_module.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...
Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:98a0a7) REAL time: 0 secs 

              Pl_Group:: Id=8 numComps=3 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_genlock type = LUT numpins = 11
Comp = reset_sequencer_1_reset_genlock type = LUT numpins = 0
Comp = reset_sequencer_1_reset_genlock type = FF numpins = 0
              Pl_Group:: Id=9 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<0> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<0> type = FF numpins = 0
              Pl_Group:: Id=10 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<1> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<1> type = FF numpins = 0
              Pl_Group:: Id=11 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<2> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<2> type = FF numpins = 0
              Pl_Group:: Id=12 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<3> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<3> type = FF numpins = 0
              Pl_Group:: Id=13 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<4> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<4> type = FF numpins = 0
              Pl_Group:: Id=14 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<5> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<5> type = FF numpins = 0
              Pl_Group:: Id=15 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<6> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<6> type = FF numpins = 0
              Pl_Group:: Id=16 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<7> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<7> type = FF numpins = 0
              Pl_Group:: Id=17 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<8> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<8> type = FF numpins = 0
              Pl_Group:: Id=112 numComps=1 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_genlock_o type = FF numpins = 4
              Pl_Group:: Id=79 numComps=3 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<12> type = LUT numpins = 10
Comp = reset_sequencer_1_tick_160ms_count<12> type = LUT numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<12> type = FF numpins = 0
              Pl_Group:: Id=7 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: Id=7 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
                Pl_Window:: xMin=4 yMin=2 xMax=9 yMax=23
                  percent=0.000000 minWidth=0 minHeight=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: HS Constraint::
              Pl_Group:: Id=7 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
                Pl_Window:: xMin=4 yMin=2 xMax=9 yMax=23
                  percent=0.000000 minWidth=0 minHeight=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: HS Constraint::
              Pl_Group:: Id=86 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<10> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<10> type = FF numpins = 0
              Pl_Group:: Id=87 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<11> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<11> type = FF numpins = 0
              Pl_Group:: Id=88 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<20> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<20> type = FF numpins = 0
              Pl_Group:: Id=89 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<21> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<21> type = FF numpins = 0
              Pl_Group:: Id=90 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<13> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<13> type = FF numpins = 0
              Pl_Group:: Id=91 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<22> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<22> type = FF numpins = 0
              Pl_Group:: Id=92 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<14> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<14> type = FF numpins = 0
              Pl_Group:: Id=93 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<23> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<23> type = FF numpins = 0
              Pl_Group:: Id=94 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<15> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<15> type = FF numpins = 0
              Pl_Group:: Id=95 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<24> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<24> type = FF numpins = 0
              Pl_Group:: Id=96 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<16> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<16> type = FF numpins = 0
              Pl_Group:: Id=97 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<17> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<17> type = FF numpins = 0
              Pl_Group:: Id=98 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<18> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<18> type = FF numpins = 0
              Pl_Group:: Id=99 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<19> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<19> type = FF numpins = 0
              Pl_Group:: Id=104 numComps=4 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<9> type = LUT numpins = 11
Comp = reset_sequencer_1_tick_160ms_count<9> type = LUT numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<9> type = FF numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<9> type = FF numpins = 0
.
Phase 3.4
..............
Phase 3.4 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.28
Phase 4.28 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.8
................................
..............
.............................................
......................
......................
Phase 5.8 (Checksum:9c9e00) REAL time: 4 secs 

Phase 6.29
Phase 6.29 (Checksum:39386fa) REAL time: 4 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 4 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 7 secs 


Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:         124 out of   3,840    3%
  Number of 4 input LUTs:             216 out of   3,840    5%
Logic Distribution:
  Number of occupied Slices:                          139 out of   1,920    7%
Total Number 4 input LUTs:            222 out of   3,840    5%
  Number used as logic:                216
  Number used as a route-thru:           6
  Number of bonded IOBs:               46 out of     141   32%
    IOB Flip Flops:                     2
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  2,778
Additional JTAG gate count for IOBs:  2,208
Peak Memory Usage:  94 MB

Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -ol high -timing -cm speed -ignore_keep_hierarchy -pr b -k 4 -c 100 -tx off -bp -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            46 out of 141    32%
      Number of LOCed External IOBs   46 out of 46    100%

   Number of Slices                  139 out of 1920    7%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:989aa0) REAL time: 2 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 828 unrouted;       REAL time: 2 secs 

Phase 2: 714 unrouted;       REAL time: 3 secs 

Phase 3: 208 unrouted;       REAL time: 3 secs 

Phase 4: 208 unrouted; (2)      REAL time: 3 secs 

Phase 5: 204 unrouted; (0)      REAL time: 3 secs 

Phase 6: 204 unrouted; (0)      REAL time: 3 secs 

Phase 7: 0 unrouted; (85)      REAL time: 3 secs 

Total REAL time to Router completion: 3 secs 
Total CPU time to Router completion: 3 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|             f1485       |  BUFGMUX3| No   |   34 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|             f1484       |  BUFGMUX2| No   |   35 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|     f1485_i_IBUFG       |   Local  |      |   22 |  1.681     |  2.132      |
+-------------------------+----------+------+------+------------+-------------+
|f4m_genlock_regen_sync_p |          |      |      |            |             |
|   eriod_counting_sync_o |   Local  |      |    5 |  0.000     |  1.615      |
+-------------------------+----------+------+------+------------+-------------+
|f8g_genlock_regen_sync_p |          |      |      |            |             |
|   eriod_counting_sync_o |   Local  |      |    5 |  0.000     |  2.013      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1485_i_IBUFG" PERIOD =  6.700 nS    | 6.700ns    | 6.550ns    | 4    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  NET "f1484_i_IBUFG" PERIOD =  6.700 nS    | 6.700ns    | 5.799ns    | 3    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 6 secs 
Total CPU time to PAR completion: 3 secs 

Peak Memory Usage:  70 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Jul 13 14:31:03 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd in Library work.
Architecture behavioral of Entity tri_level_channel is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd in Library work.
Entity <tri_level_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd line 237: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd line 243: Generating a Black Box for component <BUFG>.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 7
	count_val2 = 5
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 7
	count_val2 = 5
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count2> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 3374
	count_val2 = 7040
	bits1 = 13
	bits2 = 13
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen1> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 3374
	count_val2 = 7040
	bits1 = 13
	bits2 = 13
Entity <period_dual_count> analyzed. Unit <period_dual_count3> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.

Analyzing Entity <tri_level_channel> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <clk>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 168: Generating a Black Box for component <bufgmux>.
Entity <tri_level_channel> analyzed. Unit <tri_level_channel> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd line 88: The following signals are missing in the process sensitivity list:
   div10_11_i, spl_div_i, lpf_i.
INFO:Xst:1304 - Contents of register <double_clk_count> in unit <frame_sync_delay> never changes during circuit operation. The register is replaced by logic.
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd line 151: The following signals are missing in the process sensitivity list:
   phasedelay, sysclk_sel, sync_mode, spl_div, scan_method, lpf_msb, lpf, framerate_x2, fr_ref_sel.
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <serial_interface>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd.
    Found 24-bit register for signal <phasedelay_o>.
    Found 2-bit register for signal <sync_mode_o>.
    Found 1-bit register for signal <sysclk_sel_o>.
    Found 1-bit register for signal <framerate_x2_o>.
    Found 2-bit register for signal <fr_ref_sel_o>.
    Found 1-bit register for signal <scan_method_o>.
    Found 11-bit register for signal <lpf_o>.
    Found 1-bit register for signal <div10_11_o>.
    Found 10-bit register for signal <spl_div_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <lpf_msb>.
    Found 1-bit register for signal <param_valid>.
    Found 24-bit register for signal <phasedelay>.
    Found 1-bit register for signal <scan_method>.
    Found 10-bit register for signal <spl_div>.
    Found 2-bit register for signal <sync_mode>.
    Found 1-bit register for signal <sysclk_sel>.
    Summary:
	inferred   1 Counter(s).
	inferred  40 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd.
    Found 1-bit register for signal <frame_sync_o>.
    Found 4-bit subtractor for signal <$n0025> created at line 123.
    Found 10-bit subtractor for signal <$n0028> created at line 119.
    Found 11-bit subtractor for signal <$n0031> created at line 115.
    Found 1-bit register for signal <counting>.
    Found 24-bit down counter for signal <delay_count>.
    Found 4-bit register for signal <div10_11_count>.
    Found 11-bit register for signal <frame_count>.
    Found 10-bit register for signal <line_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_delayed>.
    Found 1-bit register for signal <sync_waiting>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <period_dual_count3>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 13-bit subtractor for signal <$n0022> created at line 51.
    Found 13-bit subtractor for signal <$n0027> created at line 77.
    Found 13-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 13-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count3> synthesized.


Synthesizing Unit <period_dual_count2>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 12-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count2> synthesized.


Synthesizing Unit <tri_level_channel>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd.
WARNING:Xst:1305 - Output <tsg_ok_o> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <tsg_level_i> is never used.
WARNING:Xst:646 - Signal <scan_method> is assigned but never used.
WARNING:Xst:646 - Signal <framerate_x2> is assigned but never used.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <tri_level_channel> synthesized.


Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen1>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <sync_genlock_regen1> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <period_dual_count0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 12-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd.
WARNING:Xst:647 - Input <p1_i> is never used.
WARNING:Xst:647 - Input <cs2_i> is never used.
WARNING:Xst:647 - Input <cs3_i> is never used.
WARNING:Xst:647 - Input <cs4_i> is never used.
WARNING:Xst:647 - Input <tsg4_lvl_i> is never used.
WARNING:Xst:647 - Input <tsg3_lvl_i> is never used.
WARNING:Xst:647 - Input <tsg2_lvl_i> is never used.
WARNING:Xst:647 - Input <p0_i> is never used.
WARNING:Xst:646 - Signal <sync_mode> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:646 - Signal <all_genlock_ok> is assigned but never used.
WARNING:Xst:653 - Signal <f8g_genlock_resync> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <f4m_genlock_resync> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <genlock_resync_latch> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:646 - Signal <tsg1_ok> is assigned but never used.
    Found 1-bit register for signal <ch1_frame_start_tog>.
    Found 1-bit register for signal <ch1_genlock_sync_tog>.
    Found 1-bit register for signal <f4m_clean_tog>.
    Found 1-bit register for signal <f8g_clean_tog>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 11
 12-bit subtractor                 : 6
 13-bit subtractor                 : 2
 11-bit subtractor                 : 1
 10-bit subtractor                 : 1
 4-bit subtractor                  : 1
# Counters                         : 9
 24-bit down counter               : 1
 6-bit down counter                : 2
 6-bit up counter                  : 1
 12-bit down counter               : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 115
 1-bit register                    : 99
 12-bit register                   : 6
 13-bit register                   : 2
 4-bit register                    : 1
 11-bit register                   : 2
 10-bit register                   : 2
 2-bit register                    : 2
 24-bit register                   : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <scan_method> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <frame_sync_o> is unconnected in block <frame_sync_delaying>.
WARNING:Xst:1291 - FF/Latch <reset_genmon_o> is unconnected in block <reset_sequencer_1>.
WARNING:Xst:1710 - FF/Latch  <lpf_o_4> (without init value) is constant in block <serial_interface>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <lpf_o_8> (without init value) is constant in block <serial_interface>.

Optimizing unit <tri_level_module> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <period_dual_count2> ...

Optimizing unit <period_dual_count3> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <serial_interface> ...
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_6 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_5 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_2 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.

Optimizing unit <period_dual_count0> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen1> ...

Optimizing unit <reset_sequencer> ...

Optimizing unit <tri_level_channel> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_genlock_sync> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_sync> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_sync_delayed> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_21> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_counting> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_sync_waiting> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_13> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_20> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_19> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_18> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_17> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_16> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_15> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_12> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_22> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_23> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_14> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_20> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_21> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_22> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_23> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_msb> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_scan_method> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_framerate_x2_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_19> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_18> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_17> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_16> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_15> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_14> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_13> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_12> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_div10_11_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_scan_method_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_23> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_22> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_12> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_13> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_14> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_15> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_16> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_17> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_18> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_19> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_20> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_21> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 6.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     135  out of   1920     7%  
 Number of Slice Flip Flops:           135  out of   3840     3%  
 Number of 4 input LUTs:               237  out of   3840     6%  
 Number of bonded IOBs:                 48  out of    141    34%  
 Number of GCLKs:                        4  out of      8    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f4m_genlock_regen_sync_period_counting_sync_o:Q| NONE                   | 1     |
f8g_genlock_regen_sync_period_counting_sync_o:Q| NONE                   | 1     |
f1485_i                            | IBUFG+BUFG             | 82    |
f1484_i                            | IBUFG+BUFG             | 44    |
sck_i                              | BUFGP                  | 7     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.826ns (Maximum Frequency: 171.644MHz)
   Minimum input arrival time before clock: 4.248ns
   Maximum output required time after clock: 6.185ns
   Maximum combinational path delay: 6.384ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\trilevelmodule/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/tri_level_module.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...
Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:98a0a7) REAL time: 0 secs 

              Pl_Group:: Id=8 numComps=3 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_genlock type = LUT numpins = 11
Comp = reset_sequencer_1_reset_genlock type = LUT numpins = 0
Comp = reset_sequencer_1_reset_genlock type = FF numpins = 0
              Pl_Group:: Id=9 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<0> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<0> type = FF numpins = 0
              Pl_Group:: Id=10 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<1> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<1> type = FF numpins = 0
              Pl_Group:: Id=11 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<2> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<2> type = FF numpins = 0
              Pl_Group:: Id=12 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<3> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<3> type = FF numpins = 0
              Pl_Group:: Id=13 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<4> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<4> type = FF numpins = 0
              Pl_Group:: Id=14 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<5> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<5> type = FF numpins = 0
              Pl_Group:: Id=15 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<6> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<6> type = FF numpins = 0
              Pl_Group:: Id=16 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<7> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<7> type = FF numpins = 0
              Pl_Group:: Id=17 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<8> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<8> type = FF numpins = 0
              Pl_Group:: Id=112 numComps=1 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_genlock_o type = FF numpins = 4
              Pl_Group:: Id=79 numComps=3 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<12> type = LUT numpins = 10
Comp = reset_sequencer_1_tick_160ms_count<12> type = LUT numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<12> type = FF numpins = 0
              Pl_Group:: Id=7 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: Id=7 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
                Pl_Window:: xMin=4 yMin=2 xMax=9 yMax=23
                  percent=0.000000 minWidth=0 minHeight=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: HS Constraint::
              Pl_Group:: Id=7 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
                Pl_Window:: xMin=4 yMin=2 xMax=9 yMax=23
                  percent=0.000000 minWidth=0 minHeight=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: HS Constraint::
              Pl_Group:: Id=86 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<10> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<10> type = FF numpins = 0
              Pl_Group:: Id=87 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<11> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<11> type = FF numpins = 0
              Pl_Group:: Id=88 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<20> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<20> type = FF numpins = 0
              Pl_Group:: Id=89 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<21> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<21> type = FF numpins = 0
              Pl_Group:: Id=90 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<13> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<13> type = FF numpins = 0
              Pl_Group:: Id=91 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<22> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<22> type = FF numpins = 0
              Pl_Group:: Id=92 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<14> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<14> type = FF numpins = 0
              Pl_Group:: Id=93 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<23> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<23> type = FF numpins = 0
              Pl_Group:: Id=94 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<15> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<15> type = FF numpins = 0
              Pl_Group:: Id=95 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<24> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<24> type = FF numpins = 0
              Pl_Group:: Id=96 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<16> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<16> type = FF numpins = 0
              Pl_Group:: Id=97 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<17> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<17> type = FF numpins = 0
              Pl_Group:: Id=98 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<18> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<18> type = FF numpins = 0
              Pl_Group:: Id=99 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<19> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<19> type = FF numpins = 0
              Pl_Group:: Id=104 numComps=4 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<9> type = LUT numpins = 11
Comp = reset_sequencer_1_tick_160ms_count<9> type = LUT numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<9> type = FF numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<9> type = FF numpins = 0
.
Phase 3.4
...........
Phase 3.4 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.28
Phase 4.28 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.8
..............................
..
...............................
...............
......................
........................
Phase 5.8 (Checksum:9b8fb5) REAL time: 5 secs 

Phase 6.29
Phase 6.29 (Checksum:39386fa) REAL time: 5 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 5 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 10 secs 


Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:         124 out of   3,840    3%
  Number of 4 input LUTs:             216 out of   3,840    5%
Logic Distribution:
  Number of occupied Slices:                          142 out of   1,920    7%
Total Number 4 input LUTs:            222 out of   3,840    5%
  Number used as logic:                216
  Number used as a route-thru:           6
  Number of bonded IOBs:               46 out of     141   32%
    IOB Flip Flops:                     2
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  2,778
Additional JTAG gate count for IOBs:  2,208
Peak Memory Usage:  94 MB

Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -ol high -timing -cm speed -ignore_keep_hierarchy -pr b -k 4 -c 100 -tx off -bp -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            46 out of 141    32%
      Number of LOCed External IOBs   46 out of 46    100%

   Number of Slices                  142 out of 1920    7%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:989ab5) REAL time: 2 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 831 unrouted;       REAL time: 2 secs 

Phase 2: 715 unrouted;       REAL time: 3 secs 

Phase 3: 175 unrouted;       REAL time: 3 secs 

Phase 4: 175 unrouted; (445)      REAL time: 3 secs 

Phase 5: 183 unrouted; (445)      REAL time: 3 secs 

Phase 6: 183 unrouted; (445)      REAL time: 3 secs 

Phase 7: 0 unrouted; (808)      REAL time: 4 secs 

Total REAL time to Router completion: 4 secs 
Total CPU time to Router completion: 3 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|             f1485       |  BUFGMUX3| No   |   36 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|             f1484       |  BUFGMUX2| No   |   35 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|     f1485_i_IBUFG       |   Local  |      |   21 |  2.379     |  3.141      |
+-------------------------+----------+------+------+------------+-------------+
|f4m_genlock_regen_sync_p |          |      |      |            |             |
|   eriod_counting_sync_o |   Local  |      |    5 |  0.000     |  1.757      |
+-------------------------+----------+------+------+------------+-------------+
|f8g_genlock_regen_sync_p |          |      |      |            |             |
|   eriod_counting_sync_o |   Local  |      |    5 |  0.000     |  1.399      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 363

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
* NET "f1485_i_IBUFG" PERIOD =  6.700 nS    | 6.700ns    | 6.833ns    | 4    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  NET "f1484_i_IBUFG" PERIOD =  6.700 nS    | 6.700ns    | 5.339ns    | 3    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 7 secs 
Total CPU time to PAR completion: 4 secs 

Peak Memory Usage:  70 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 4 errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Jul 13 14:45:37 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd in Library work.
Architecture behavioral of Entity tri_level_channel is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd in Library work.
Entity <tri_level_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd line 237: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd line 243: Generating a Black Box for component <BUFG>.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 7
	count_val2 = 5
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 7
	count_val2 = 5
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count2> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 3376
	count_val2 = 7040
	bits1 = 13
	bits2 = 13
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen1> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 3376
	count_val2 = 7040
	bits1 = 13
	bits2 = 13
Entity <period_dual_count> analyzed. Unit <period_dual_count3> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.

Analyzing Entity <tri_level_channel> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <clk>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 168: Generating a Black Box for component <bufgmux>.
Entity <tri_level_channel> analyzed. Unit <tri_level_channel> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd line 88: The following signals are missing in the process sensitivity list:
   div10_11_i, spl_div_i, lpf_i.
INFO:Xst:1304 - Contents of register <double_clk_count> in unit <frame_sync_delay> never changes during circuit operation. The register is replaced by logic.
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd line 151: The following signals are missing in the process sensitivity list:
   phasedelay, sysclk_sel, sync_mode, spl_div, scan_method, lpf_msb, lpf, framerate_x2, fr_ref_sel.
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <serial_interface>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd.
    Found 24-bit register for signal <phasedelay_o>.
    Found 2-bit register for signal <sync_mode_o>.
    Found 1-bit register for signal <sysclk_sel_o>.
    Found 1-bit register for signal <framerate_x2_o>.
    Found 2-bit register for signal <fr_ref_sel_o>.
    Found 1-bit register for signal <scan_method_o>.
    Found 11-bit register for signal <lpf_o>.
    Found 1-bit register for signal <div10_11_o>.
    Found 10-bit register for signal <spl_div_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <lpf_msb>.
    Found 1-bit register for signal <param_valid>.
    Found 24-bit register for signal <phasedelay>.
    Found 1-bit register for signal <scan_method>.
    Found 10-bit register for signal <spl_div>.
    Found 2-bit register for signal <sync_mode>.
    Found 1-bit register for signal <sysclk_sel>.
    Summary:
	inferred   1 Counter(s).
	inferred  40 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd.
    Found 1-bit register for signal <frame_sync_o>.
    Found 4-bit subtractor for signal <$n0025> created at line 123.
    Found 10-bit subtractor for signal <$n0028> created at line 119.
    Found 11-bit subtractor for signal <$n0031> created at line 115.
    Found 1-bit register for signal <counting>.
    Found 24-bit down counter for signal <delay_count>.
    Found 4-bit register for signal <div10_11_count>.
    Found 11-bit register for signal <frame_count>.
    Found 10-bit register for signal <line_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_delayed>.
    Found 1-bit register for signal <sync_waiting>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <period_dual_count3>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 13-bit subtractor for signal <$n0022> created at line 51.
    Found 13-bit subtractor for signal <$n0027> created at line 77.
    Found 13-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 13-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count3> synthesized.


Synthesizing Unit <period_dual_count2>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 12-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count2> synthesized.


Synthesizing Unit <tri_level_channel>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd.
WARNING:Xst:1305 - Output <tsg_ok_o> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <tsg_level_i> is never used.
WARNING:Xst:646 - Signal <scan_method> is assigned but never used.
WARNING:Xst:646 - Signal <framerate_x2> is assigned but never used.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <tri_level_channel> synthesized.


Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen1>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <sync_genlock_regen1> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <period_dual_count0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 12-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd.
WARNING:Xst:647 - Input <p1_i> is never used.
WARNING:Xst:647 - Input <cs2_i> is never used.
WARNING:Xst:647 - Input <cs3_i> is never used.
WARNING:Xst:647 - Input <cs4_i> is never used.
WARNING:Xst:647 - Input <tsg4_lvl_i> is never used.
WARNING:Xst:647 - Input <tsg3_lvl_i> is never used.
WARNING:Xst:647 - Input <tsg2_lvl_i> is never used.
WARNING:Xst:647 - Input <p0_i> is never used.
WARNING:Xst:646 - Signal <sync_mode> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:646 - Signal <all_genlock_ok> is assigned but never used.
WARNING:Xst:653 - Signal <f8g_genlock_resync> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <f4m_genlock_resync> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <genlock_resync_latch> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:646 - Signal <tsg1_ok> is assigned but never used.
    Found 1-bit register for signal <ch1_frame_start_tog>.
    Found 1-bit register for signal <ch1_genlock_sync_tog>.
    Found 1-bit register for signal <f4m_clean_tog>.
    Found 1-bit register for signal <f8g_clean_tog>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 11
 12-bit subtractor                 : 6
 13-bit subtractor                 : 2
 11-bit subtractor                 : 1
 10-bit subtractor                 : 1
 4-bit subtractor                  : 1
# Counters                         : 9
 24-bit down counter               : 1
 6-bit down counter                : 2
 6-bit up counter                  : 1
 12-bit down counter               : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 115
 1-bit register                    : 99
 12-bit register                   : 6
 13-bit register                   : 2
 4-bit register                    : 1
 11-bit register                   : 2
 10-bit register                   : 2
 2-bit register                    : 2
 24-bit register                   : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <scan_method> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <frame_sync_o> is unconnected in block <frame_sync_delaying>.
WARNING:Xst:1291 - FF/Latch <reset_genmon_o> is unconnected in block <reset_sequencer_1>.
WARNING:Xst:1710 - FF/Latch  <lpf_o_4> (without init value) is constant in block <serial_interface>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <lpf_o_8> (without init value) is constant in block <serial_interface>.

Optimizing unit <tri_level_module> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <period_dual_count2> ...

Optimizing unit <period_dual_count3> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <serial_interface> ...
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_6 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_5 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_2 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.

Optimizing unit <period_dual_count0> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen1> ...

Optimizing unit <reset_sequencer> ...

Optimizing unit <tri_level_channel> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_genlock_sync> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_sync> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_sync_delayed> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_21> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_counting> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_sync_waiting> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_13> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_20> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_19> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_18> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_17> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_16> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_15> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_12> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_22> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_23> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_14> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_20> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_21> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_22> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_23> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_msb> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_scan_method> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_framerate_x2_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_19> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_18> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_17> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_16> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_15> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_14> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_13> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_12> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_div10_11_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_scan_method_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_23> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_22> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_12> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_13> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_14> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_15> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_16> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_17> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_18> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_19> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_20> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_21> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 6.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     135  out of   1920     7%  
 Number of Slice Flip Flops:           135  out of   3840     3%  
 Number of 4 input LUTs:               237  out of   3840     6%  
 Number of bonded IOBs:                 48  out of    141    34%  
 Number of GCLKs:                        4  out of      8    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f4m_genlock_regen_sync_period_counting_sync_o:Q| NONE                   | 1     |
f8g_genlock_regen_sync_period_counting_sync_o:Q| NONE                   | 1     |
f1485_i                            | IBUFG+BUFG             | 82    |
f1484_i                            | IBUFG+BUFG             | 44    |
sck_i                              | BUFGP                  | 7     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.826ns (Maximum Frequency: 171.644MHz)
   Minimum input arrival time before clock: 4.248ns
   Maximum output required time after clock: 6.185ns
   Maximum combinational path delay: 6.384ns

=========================================================================
Completed process "Synthesize".




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\trilevelmodule/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/tri_level_module.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...
Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:98a0a7) REAL time: 0 secs 

              Pl_Group:: Id=8 numComps=3 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_genlock type = LUT numpins = 11
Comp = reset_sequencer_1_reset_genlock type = LUT numpins = 0
Comp = reset_sequencer_1_reset_genlock type = FF numpins = 0
              Pl_Group:: Id=9 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<0> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<0> type = FF numpins = 0
              Pl_Group:: Id=10 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<1> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<1> type = FF numpins = 0
              Pl_Group:: Id=11 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<2> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<2> type = FF numpins = 0
              Pl_Group:: Id=12 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<3> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<3> type = FF numpins = 0
              Pl_Group:: Id=13 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<4> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<4> type = FF numpins = 0
              Pl_Group:: Id=14 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<5> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<5> type = FF numpins = 0
              Pl_Group:: Id=15 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<6> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<6> type = FF numpins = 0
              Pl_Group:: Id=16 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<7> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<7> type = FF numpins = 0
              Pl_Group:: Id=17 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<8> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<8> type = FF numpins = 0
              Pl_Group:: Id=112 numComps=1 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_genlock_o type = FF numpins = 4
              Pl_Group:: Id=79 numComps=3 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<12> type = LUT numpins = 10
Comp = reset_sequencer_1_tick_160ms_count<12> type = LUT numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<12> type = FF numpins = 0
              Pl_Group:: Id=7 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: Id=7 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
                Pl_Window:: xMin=4 yMin=2 xMax=9 yMax=23
                  percent=0.000000 minWidth=0 minHeight=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: HS Constraint::
              Pl_Group:: Id=7 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
                Pl_Window:: xMin=4 yMin=2 xMax=9 yMax=23
                  percent=0.000000 minWidth=0 minHeight=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: HS Constraint::
              Pl_Group:: Id=86 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<10> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<10> type = FF numpins = 0
              Pl_Group:: Id=87 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<11> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<11> type = FF numpins = 0
              Pl_Group:: Id=88 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<20> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<20> type = FF numpins = 0
              Pl_Group:: Id=89 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<21> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<21> type = FF numpins = 0
              Pl_Group:: Id=90 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<13> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<13> type = FF numpins = 0
              Pl_Group:: Id=91 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<22> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<22> type = FF numpins = 0
              Pl_Group:: Id=92 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<14> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<14> type = FF numpins = 0
              Pl_Group:: Id=93 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<23> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<23> type = FF numpins = 0
              Pl_Group:: Id=94 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<15> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<15> type = FF numpins = 0
              Pl_Group:: Id=95 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<24> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<24> type = FF numpins = 0
              Pl_Group:: Id=96 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<16> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<16> type = FF numpins = 0
              Pl_Group:: Id=97 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<17> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<17> type = FF numpins = 0
              Pl_Group:: Id=98 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<18> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<18> type = FF numpins = 0
              Pl_Group:: Id=99 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<19> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<19> type = FF numpins = 0
              Pl_Group:: Id=104 numComps=4 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<9> type = LUT numpins = 11
Comp = reset_sequencer_1_tick_160ms_count<9> type = LUT numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<9> type = FF numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<9> type = FF numpins = 0
.
Phase 3.4
..............
Phase 3.4 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.28
Phase 4.28 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.8
................................
..............
.............................................
......................
......................
Phase 5.8 (Checksum:9c9e00) REAL time: 5 secs 

Phase 6.29
Phase 6.29 (Checksum:39386fa) REAL time: 5 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 5 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 8 secs 


Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:         124 out of   3,840    3%
  Number of 4 input LUTs:             216 out of   3,840    5%
Logic Distribution:
  Number of occupied Slices:                          139 out of   1,920    7%
Total Number 4 input LUTs:            222 out of   3,840    5%
  Number used as logic:                216
  Number used as a route-thru:           6
  Number of bonded IOBs:               46 out of     141   32%
    IOB Flip Flops:                     2
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  2,778
Additional JTAG gate count for IOBs:  2,208
Peak Memory Usage:  94 MB

Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -ol high -timing -cm speed -ignore_keep_hierarchy -pr b -k 4 -c 100 -tx off -bp -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            46 out of 141    32%
      Number of LOCed External IOBs   46 out of 46    100%

   Number of Slices                  139 out of 1920    7%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:989aa0) REAL time: 2 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 828 unrouted;       REAL time: 2 secs 

Phase 2: 714 unrouted;       REAL time: 3 secs 

Phase 3: 208 unrouted;       REAL time: 3 secs 

Phase 4: 208 unrouted; (2)      REAL time: 4 secs 

Phase 5: 204 unrouted; (0)      REAL time: 4 secs 

Phase 6: 204 unrouted; (0)      REAL time: 4 secs 

Phase 7: 0 unrouted; (85)      REAL time: 4 secs 

Total REAL time to Router completion: 4 secs 
Total CPU time to Router completion: 3 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|             f1485       |  BUFGMUX3| No   |   34 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|             f1484       |  BUFGMUX2| No   |   35 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|     f1485_i_IBUFG       |   Local  |      |   22 |  1.681     |  2.132      |
+-------------------------+----------+------+------+------------+-------------+
|f4m_genlock_regen_sync_p |          |      |      |            |             |
|   eriod_counting_sync_o |   Local  |      |    5 |  0.000     |  1.615      |
+-------------------------+----------+------+------+------------+-------------+
|f8g_genlock_regen_sync_p |          |      |      |            |             |
|   eriod_counting_sync_o |   Local  |      |    5 |  0.000     |  2.013      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1485_i_IBUFG" PERIOD =  6.700 nS    | 6.700ns    | 6.550ns    | 4    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  NET "f1484_i_IBUFG" PERIOD =  6.700 nS    | 6.700ns    | 5.799ns    | 3    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 7 secs 
Total CPU time to PAR completion: 3 secs 

Peak Memory Usage:  70 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Jul 13 14:54:03 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd in Library work.
Entity <period_dual_count> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd in Library work.
Architecture behavioral of Entity tri_level_channel is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd in Library work.
Entity <tri_level_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd line 237: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd line 243: Generating a Black Box for component <BUFG>.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 7
	count_val2 = 5
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 7
	count_val2 = 5
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count2> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen1> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <period_dual_count> analyzed. Unit <period_dual_count3> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.

Analyzing Entity <tri_level_channel> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <clk>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 168: Generating a Black Box for component <bufgmux>.
Entity <tri_level_channel> analyzed. Unit <tri_level_channel> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd line 88: The following signals are missing in the process sensitivity list:
   div10_11_i, spl_div_i, lpf_i.
INFO:Xst:1304 - Contents of register <double_clk_count> in unit <frame_sync_delay> never changes during circuit operation. The register is replaced by logic.
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd line 151: The following signals are missing in the process sensitivity list:
   phasedelay, sysclk_sel, sync_mode, spl_div, scan_method, lpf_msb, lpf, framerate_x2, fr_ref_sel.
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <serial_interface>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd.
    Found 24-bit register for signal <phasedelay_o>.
    Found 2-bit register for signal <sync_mode_o>.
    Found 1-bit register for signal <sysclk_sel_o>.
    Found 1-bit register for signal <framerate_x2_o>.
    Found 2-bit register for signal <fr_ref_sel_o>.
    Found 1-bit register for signal <scan_method_o>.
    Found 11-bit register for signal <lpf_o>.
    Found 1-bit register for signal <div10_11_o>.
    Found 10-bit register for signal <spl_div_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <lpf_msb>.
    Found 1-bit register for signal <param_valid>.
    Found 24-bit register for signal <phasedelay>.
    Found 1-bit register for signal <scan_method>.
    Found 10-bit register for signal <spl_div>.
    Found 2-bit register for signal <sync_mode>.
    Found 1-bit register for signal <sysclk_sel>.
    Summary:
	inferred   1 Counter(s).
	inferred  40 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd.
    Found 1-bit register for signal <frame_sync_o>.
    Found 4-bit subtractor for signal <$n0025> created at line 123.
    Found 10-bit subtractor for signal <$n0028> created at line 119.
    Found 11-bit subtractor for signal <$n0031> created at line 115.
    Found 1-bit register for signal <counting>.
    Found 24-bit down counter for signal <delay_count>.
    Found 4-bit register for signal <div10_11_count>.
    Found 11-bit register for signal <frame_count>.
    Found 10-bit register for signal <line_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_delayed>.
    Found 1-bit register for signal <sync_waiting>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <period_dual_count3>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 13-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 13-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count3> synthesized.


Synthesizing Unit <period_dual_count2>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 12-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count2> synthesized.


Synthesizing Unit <tri_level_channel>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd.
WARNING:Xst:1305 - Output <tsg_ok_o> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <tsg_level_i> is never used.
WARNING:Xst:646 - Signal <scan_method> is assigned but never used.
WARNING:Xst:646 - Signal <framerate_x2> is assigned but never used.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <tri_level_channel> synthesized.


Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen1>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <sync_genlock_regen1> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <period_dual_count0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 12-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd.
WARNING:Xst:647 - Input <p1_i> is never used.
WARNING:Xst:647 - Input <cs2_i> is never used.
WARNING:Xst:647 - Input <cs3_i> is never used.
WARNING:Xst:647 - Input <cs4_i> is never used.
WARNING:Xst:647 - Input <tsg4_lvl_i> is never used.
WARNING:Xst:647 - Input <tsg3_lvl_i> is never used.
WARNING:Xst:647 - Input <tsg2_lvl_i> is never used.
WARNING:Xst:647 - Input <p0_i> is never used.
WARNING:Xst:646 - Signal <sync_mode> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:646 - Signal <all_genlock_ok> is assigned but never used.
WARNING:Xst:653 - Signal <f8g_genlock_resync> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <f4m_genlock_resync> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <genlock_resync_latch> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:646 - Signal <tsg1_ok> is assigned but never used.
    Found 1-bit register for signal <ch1_frame_start_tog>.
    Found 1-bit register for signal <ch1_genlock_sync_tog>.
    Found 1-bit register for signal <f4m_clean_tog>.
    Found 1-bit register for signal <f8g_clean_tog>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 11
 13-bit subtractor                 : 1
 12-bit subtractor                 : 7
 11-bit subtractor                 : 1
 10-bit subtractor                 : 1
 4-bit subtractor                  : 1
# Counters                         : 9
 24-bit down counter               : 1
 6-bit down counter                : 2
 6-bit up counter                  : 1
 12-bit down counter               : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 115
 1-bit register                    : 99
 12-bit register                   : 7
 13-bit register                   : 1
 4-bit register                    : 1
 11-bit register                   : 2
 10-bit register                   : 2
 2-bit register                    : 2
 24-bit register                   : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <scan_method> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <frame_sync_o> is unconnected in block <frame_sync_delaying>.
WARNING:Xst:1291 - FF/Latch <reset_genmon_o> is unconnected in block <reset_sequencer_1>.
WARNING:Xst:1710 - FF/Latch  <lpf_o_4> (without init value) is constant in block <serial_interface>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <lpf_o_8> (without init value) is constant in block <serial_interface>.

Optimizing unit <tri_level_module> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <period_dual_count2> ...

Optimizing unit <period_dual_count3> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <serial_interface> ...
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_6 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_5 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_2 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.

Optimizing unit <period_dual_count0> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen1> ...

Optimizing unit <reset_sequencer> ...

Optimizing unit <tri_level_channel> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count2_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_count1_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count2_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_count1_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_zero> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count2_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_count1_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_genlock_sync> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_sync> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_sync_delayed> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_21> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_counting> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_sync_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_sync_waiting> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_13> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_20> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_19> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_18> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_17> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_16> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_15> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_12> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_div10_11_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_frame_count_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_line_count_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_22> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_23> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_14> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_frame_sync_delaying_delay_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_20> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_21> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_22> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_23> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_msb> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_scan_method> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_framerate_x2_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_19> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_18> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_17> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_16> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_15> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_14> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_13> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_12> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_div10_11_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_scan_method_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_lpf_o_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_spl_div_o_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_sync_mode_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_23> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_22> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_11> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_12> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_13> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_14> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_15> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_16> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_17> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_18> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_19> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_20> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_phasedelay_o_21> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 6.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     135  out of   1920     7%  
 Number of Slice Flip Flops:           134  out of   3840     3%  
 Number of 4 input LUTs:               235  out of   3840     6%  
 Number of bonded IOBs:                 48  out of    141    34%  
 Number of GCLKs:                        4  out of      8    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f4m_genlock_regen_sync_period_counting_sync_o:Q| NONE                   | 1     |
f8g_genlock_regen_sync_period_counting_sync_o:Q| NONE                   | 1     |
f1485_i                            | IBUFG+BUFG             | 81    |
f1484_i                            | IBUFG+BUFG             | 44    |
sck_i                              | BUFGP                  | 7     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.826ns (Maximum Frequency: 171.644MHz)
   Minimum input arrival time before clock: 4.248ns
   Maximum output required time after clock: 6.184ns
   Maximum combinational path delay: 6.384ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\trilevelmodule/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/tri_level_module.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41340 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...
Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:98a08d) REAL time: 0 secs 

              Pl_Group:: Id=111 numComps=1 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_genlock_o type = FF numpins = 4
              Pl_Group:: Id=67 numComps=3 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<12> type = LUT numpins = 10
Comp = reset_sequencer_1_tick_160ms_count<12> type = LUT numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<12> type = FF numpins = 0
              Pl_Group:: Id=7 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: Id=7 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
                Pl_Window:: xMin=4 yMin=2 xMax=9 yMax=23
                  percent=0.000000 minWidth=0 minHeight=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: HS Constraint::
              Pl_Group:: Id=7 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
                Pl_Window:: xMin=4 yMin=2 xMax=9 yMax=23
                  percent=0.000000 minWidth=0 minHeight=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: HS Constraint::
              Pl_Group:: Id=75 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<10> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<10> type = FF numpins = 0
              Pl_Group:: Id=76 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<11> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<11> type = FF numpins = 0
              Pl_Group:: Id=77 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<20> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<20> type = FF numpins = 0
              Pl_Group:: Id=78 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<21> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<21> type = FF numpins = 0
              Pl_Group:: Id=79 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<13> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<13> type = FF numpins = 0
              Pl_Group:: Id=80 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<22> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<22> type = FF numpins = 0
              Pl_Group:: Id=81 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<14> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<14> type = FF numpins = 0
              Pl_Group:: Id=82 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<23> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<23> type = FF numpins = 0
              Pl_Group:: Id=83 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<15> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<15> type = FF numpins = 0
              Pl_Group:: Id=84 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<24> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<24> type = FF numpins = 0
              Pl_Group:: Id=85 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<16> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<16> type = FF numpins = 0
              Pl_Group:: Id=86 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<17> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<17> type = FF numpins = 0
              Pl_Group:: Id=87 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<18> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<18> type = FF numpins = 0
              Pl_Group:: Id=88 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<19> type = LUT numpins = 7
Comp = reset_sequencer_1_tick_160ms_count<19> type = FF numpins = 0
              Pl_Group:: Id=92 numComps=4 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<9> type = LUT numpins = 11
Comp = reset_sequencer_1_tick_160ms_count<9> type = LUT numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<9> type = FF numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<9> type = FF numpins = 0
              Pl_Group:: Id=93 numComps=3 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_genlock type = LUT numpins = 11
Comp = reset_sequencer_1_reset_genlock type = LUT numpins = 0
Comp = reset_sequencer_1_reset_genlock type = FF numpins = 0
              Pl_Group:: Id=94 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<0> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<0> type = FF numpins = 0
              Pl_Group:: Id=95 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<1> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<1> type = FF numpins = 0
              Pl_Group:: Id=96 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<2> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<2> type = FF numpins = 0
              Pl_Group:: Id=97 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<3> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<3> type = FF numpins = 0
              Pl_Group:: Id=98 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<4> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<4> type = FF numpins = 0
              Pl_Group:: Id=99 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<5> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<5> type = FF numpins = 0
              Pl_Group:: Id=100 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<6> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<6> type = FF numpins = 0
              Pl_Group:: Id=101 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<7> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<7> type = FF numpins = 0
              Pl_Group:: Id=102 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<8> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<8> type = FF numpins = 0
.
Phase 3.4
.............
Phase 3.4 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.28
Phase 4.28 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.8
.......................
.
...............................
......................
...............
........................................................
Phase 5.8 (Checksum:9bba8a) REAL time: 5 secs 

Phase 6.29
Phase 6.29 (Checksum:39386fa) REAL time: 6 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 6 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 8 secs 


Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:         123 out of   3,840    3%
  Number of 4 input LUTs:             214 out of   3,840    5%
Logic Distribution:
  Number of occupied Slices:                          139 out of   1,920    7%
Total Number 4 input LUTs:            220 out of   3,840    5%
  Number used as logic:                214
  Number used as a route-thru:           6
  Number of bonded IOBs:               46 out of     141   32%
    IOB Flip Flops:                     2
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  2,752
Additional JTAG gate count for IOBs:  2,208
Peak Memory Usage:  94 MB

Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -ol high -timing -cm speed -ignore_keep_hierarchy -pr b -k 4 -c 100 -tx off -bp -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            46 out of 141    32%
      Number of LOCed External IOBs   46 out of 46    100%

   Number of Slices                  139 out of 1920    7%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:989aa7) REAL time: 0 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 827 unrouted;       REAL time: 2 secs 

Phase 2: 712 unrouted;       REAL time: 3 secs 

Phase 3: 170 unrouted;       REAL time: 3 secs 

Phase 4: 170 unrouted; (0)      REAL time: 3 secs 

Phase 5: 170 unrouted; (0)      REAL time: 3 secs 

Phase 6: 170 unrouted; (0)      REAL time: 3 secs 

Phase 7: 0 unrouted; (0)      REAL time: 3 secs 

Total REAL time to Router completion: 3 secs 
Total CPU time to Router completion: 3 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|             f1485       |  BUFGMUX3| No   |   34 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|             f1484       |  BUFGMUX2| No   |   36 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|f4m_genlock_regen_sync_p |          |      |      |            |             |
|   eriod_counting_sync_o |   Local  |      |    5 |  0.000     |  1.506      |
+-------------------------+----------+------+------+------------+-------------+
|f8g_genlock_regen_sync_p |          |      |      |            |             |
|   eriod_counting_sync_o |   Local  |      |    5 |  0.000     |  2.230      |
+-------------------------+----------+------+------+------------+-------------+
|     f1485_i_IBUFG       |   Local  |      |   22 |  1.219     |  2.129      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1485_i_IBUFG" PERIOD =  6.700 nS    | 6.700ns    | 6.230ns    | 14   
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  NET "f1484_i_IBUFG" PERIOD =  6.700 nS    | 6.700ns    | 5.320ns    | 3    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 6 secs 
Total CPU time to PAR completion: 3 secs 

Peak Memory Usage:  70 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Jul 13 15:12:30 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd in Library work.
Architecture behavioral of Entity tri_level_channel is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd in Library work.
Entity <tri_level_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd line 237: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd line 243: Generating a Black Box for component <BUFG>.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count2> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen1> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <period_dual_count> analyzed. Unit <period_dual_count3> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.

Analyzing Entity <tri_level_channel> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <clk>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 168: Generating a Black Box for component <bufgmux>.
Entity <tri_level_channel> analyzed. Unit <tri_level_channel> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd line 88: The following signals are missing in the process sensitivity list:
   div10_11_i, spl_div_i, lpf_i.
INFO:Xst:1304 - Contents of register <double_clk_count> in unit <frame_sync_delay> never changes during circuit operation. The register is replaced by logic.
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd line 151: The following signals are missing in the process sensitivity list:
   phasedelay, sysclk_sel, sync_mode, spl_div, scan_method, lpf_msb, lpf, framerate_x2, fr_ref_sel.
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <serial_interface>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd.
    Found 24-bit register for signal <phasedelay_o>.
    Found 2-bit register for signal <sync_mode_o>.
    Found 1-bit register for signal <sysclk_sel_o>.
    Found 1-bit register for signal <framerate_x2_o>.
    Found 2-bit register for signal <fr_ref_sel_o>.
    Found 1-bit register for signal <scan_method_o>.
    Found 11-bit register for signal <lpf_o>.
    Found 1-bit register for signal <div10_11_o>.
    Found 10-bit register for signal <spl_div_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <lpf_msb>.
    Found 1-bit register for signal <param_valid>.
    Found 24-bit register for signal <phasedelay>.
    Found 1-bit register for signal <scan_method>.
    Found 10-bit register for signal <spl_div>.
    Found 2-bit register for signal <sync_mode>.
    Found 1-bit register for signal <sysclk_sel>.
    Summary:
	inferred   1 Counter(s).
	inferred  40 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd.
    Found 1-bit register for signal <frame_sync_o>.
    Found 4-bit subtractor for signal <$n0025> created at line 123.
    Found 10-bit subtractor for signal <$n0028> created at line 119.
    Found 11-bit subtractor for signal <$n0031> created at line 115.
    Found 1-bit register for signal <counting>.
    Found 24-bit down counter for signal <delay_count>.
    Found 4-bit register for signal <div10_11_count>.
    Found 11-bit register for signal <frame_count>.
    Found 10-bit register for signal <line_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_delayed>.
    Found 1-bit register for signal <sync_waiting>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <period_dual_count3>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 13-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 13-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count3> synthesized.


Synthesizing Unit <period_dual_count2>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 12-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count2> synthesized.


Synthesizing Unit <tri_level_channel>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd.
WARNING:Xst:1305 - Output <tsg_ok_o> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <tsg_level_i> is never used.
WARNING:Xst:646 - Signal <scan_method> is assigned but never used.
WARNING:Xst:646 - Signal <framerate_x2> is assigned but never used.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <tri_level_channel> synthesized.


Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen1>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <sync_genlock_regen1> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <period_dual_count0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 12-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd.
WARNING:Xst:647 - Input <p1_i> is never used.
WARNING:Xst:647 - Input <cs2_i> is never used.
WARNING:Xst:647 - Input <cs3_i> is never used.
WARNING:Xst:647 - Input <cs4_i> is never used.
WARNING:Xst:647 - Input <tsg4_lvl_i> is never used.
WARNING:Xst:647 - Input <tsg3_lvl_i> is never used.
WARNING:Xst:647 - Input <tsg2_lvl_i> is never used.
WARNING:Xst:647 - Input <p0_i> is never used.
WARNING:Xst:646 - Signal <sync_mode> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:653 - Signal <f8g_genlock_resync> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <f4m_genlock_resync> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <genlock_resync_latch> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:646 - Signal <tsg1_ok> is assigned but never used.
    Found 1-bit register for signal <ch1_frame_start_tog>.
    Found 1-bit register for signal <ch1_genlock_sync_tog>.
    Found 1-bit register for signal <f4m_clean_tog>.
    Found 1-bit register for signal <f8g_clean_tog>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 11
 13-bit subtractor                 : 1
 12-bit subtractor                 : 7
 11-bit subtractor                 : 1
 10-bit subtractor                 : 1
 4-bit subtractor                  : 1
# Counters                         : 9
 24-bit down counter               : 1
 6-bit down counter                : 2
 6-bit up counter                  : 1
 12-bit down counter               : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 117
 1-bit register                    : 101
 12-bit register                   : 7
 13-bit register                   : 1
 4-bit register                    : 1
 11-bit register                   : 2
 10-bit register                   : 2
 2-bit register                    : 2
 24-bit register                   : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <scan_method> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <reset_genmon_o> is unconnected in block <reset_sequencer_1>.
WARNING:Xst:1710 - FF/Latch  <lpf_o_4> (without init value) is constant in block <serial_interface>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <lpf_o_8> (without init value) is constant in block <serial_interface>.

Optimizing unit <tri_level_module> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <period_dual_count2> ...

Optimizing unit <period_dual_count3> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <serial_interface> ...
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_6 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_5 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_2 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.

Optimizing unit <period_dual_count0> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen1> ...

Optimizing unit <reset_sequencer> ...

Optimizing unit <tri_level_channel> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_scan_method> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_framerate_x2_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_scan_method_o> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Register Tri_Level_Channel_1_serial_interfacing_lpf_o_10 equivalent to Tri_Level_Channel_1_serial_interfacing_div10_11_o has been removed
Register Tri_Level_Channel_1_serial_interfacing_lpf_o_0 equivalent to Tri_Level_Channel_1_serial_interfacing_div10_11_o has been removed
Register Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_0 equivalent to Tri_Level_Channel_1_serial_interfacing_sysclk_sel_o has been removed
Register Tri_Level_Channel_1_serial_interfacing_lpf_o_7 equivalent to Tri_Level_Channel_1_serial_interfacing_lpf_o_9 has been removed
Register Tri_Level_Channel_1_serial_interfacing_lpf_o_1 equivalent to Tri_Level_Channel_1_serial_interfacing_lpf_o_9 has been removed
Register Tri_Level_Channel_1_serial_interfacing_lpf_o_3 equivalent to Tri_Level_Channel_1_serial_interfacing_lpf_o_9 has been removed
Register Tri_Level_Channel_1_serial_interfacing_lpf_o_6 equivalent to Tri_Level_Channel_1_serial_interfacing_lpf_o_2 has been removed
Register Tri_Level_Channel_1_serial_interfacing_lpf_o_5 equivalent to Tri_Level_Channel_1_serial_interfacing_lpf_o_2 has been removed
Register Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_1 equivalent to Tri_Level_Channel_1_serial_interfacing_spl_div_o_5 has been removed
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 19.
FlipFlop Tri_Level_Channel_1_serial_interfacing_bitptr_0 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     384  out of   1920    20%  
 Number of Slice Flip Flops:           349  out of   3840     9%  
 Number of 4 input LUTs:               671  out of   3840    17%  
 Number of bonded IOBs:                 48  out of    141    34%  
 Number of GCLKs:                        4  out of      8    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1484_i                            | IBUFG+BUFG             | 71    |
Tri_Level_Channel_1_genlock_sync:Q | NONE                   | 1     |
f4m_genlock_regen_sync_period_counting_sync_o:Q| NONE                   | 1     |
f8g_genlock_regen_sync_period_counting_sync_o:Q| NONE                   | 1     |
Tri_Level_Channel_1_frame_sync_delaying_frame_sync_o:Q| NONE                   | 1     |
f1485_i                            | IBUFG+BUFG             | 229   |
sck_i                              | BUFGP                  | 45    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.820ns (Maximum Frequency: 113.379MHz)
   Minimum input arrival time before clock: 5.226ns
   Maximum output required time after clock: 6.184ns
   Maximum combinational path delay: 6.384ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\trilevelmodule/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/tri_level_module.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 42364 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...
Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:98b8a8) REAL time: 0 secs 

              Pl_Group:: Id=17 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: Id=17 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
                Pl_Window:: xMin=4 yMin=2 xMax=9 yMax=23
                  percent=0.000000 minWidth=0 minHeight=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: HS Constraint::
              Pl_Group:: Id=17 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
                Pl_Window:: xMin=4 yMin=2 xMax=9 yMax=23
                  percent=0.000000 minWidth=0 minHeight=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: HS Constraint::
              Pl_Group:: Id=27 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<10> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<10> type = FF numpins = 0
              Pl_Group:: Id=30 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<11> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<11> type = FF numpins = 0
              Pl_Group:: Id=31 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<12> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<12> type = FF numpins = 0
              Pl_Group:: Id=32 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<20> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<20> type = FF numpins = 0
              Pl_Group:: Id=35 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<21> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<21> type = FF numpins = 0
              Pl_Group:: Id=38 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<14> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<14> type = FF numpins = 0
              Pl_Group:: Id=39 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<22> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<22> type = FF numpins = 0
              Pl_Group:: Id=42 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<15> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<15> type = FF numpins = 0
              Pl_Group:: Id=45 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<16> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<16> type = FF numpins = 0
              Pl_Group:: Id=46 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<24> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<24> type = FF numpins = 0
              Pl_Group:: Id=50 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<17> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<17> type = FF numpins = 0
              Pl_Group:: Id=52 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<18> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<18> type = FF numpins = 0
              Pl_Group:: Id=54 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<19> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<19> type = FF numpins = 0
              Pl_Group:: Id=141 numComps=4 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<13> type = LUT numpins = 11
Comp = reset_sequencer_1_tick_160ms_count<13> type = LUT numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<13> type = FF numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<13> type = FF numpins = 0
              Pl_Group:: Id=142 numComps=3 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_genlock type = LUT numpins = 11
Comp = reset_sequencer_1_reset_genlock type = LUT numpins = 0
Comp = reset_sequencer_1_reset_genlock type = FF numpins = 0
              Pl_Group:: Id=189 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<0> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<0> type = FF numpins = 0
              Pl_Group:: Id=190 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<1> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<1> type = FF numpins = 0
              Pl_Group:: Id=191 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<2> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<2> type = FF numpins = 0
              Pl_Group:: Id=192 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<3> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<3> type = FF numpins = 0
              Pl_Group:: Id=193 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<4> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<4> type = FF numpins = 0
              Pl_Group:: Id=194 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<5> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<5> type = FF numpins = 0
              Pl_Group:: Id=195 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<6> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<6> type = FF numpins = 0
              Pl_Group:: Id=196 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<7> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<7> type = FF numpins = 0
              Pl_Group:: Id=197 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<8> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<8> type = FF numpins = 0
              Pl_Group:: Id=198 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<9> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<9> type = FF numpins = 0
              Pl_Group:: Id=372 numComps=1 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_genlock_o type = FF numpins = 4
              Pl_Group:: Id=231 numComps=3 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<23> type = LUT numpins = 10
Comp = reset_sequencer_1_tick_160ms_count<23> type = LUT numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<23> type = FF numpins = 0
......
.......................
Phase 3.4
.......
Phase 3.4 (Checksum:1c9c37d) REAL time: 3 secs 

Phase 4.28
Phase 4.28 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.8
......................
..
.............................................
...............
...............
.....................
..
Phase 5.8 (Checksum:c195ca) REAL time: 11 secs 

Phase 6.29
Phase 6.29 (Checksum:39386fa) REAL time: 11 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 11 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 24 secs 


Design Summary:
Number of errors:      0
Number of warnings:    3
Logic Utilization:
  Number of Slice Flip Flops:         345 out of   3,840    8%
  Number of 4 input LUTs:             640 out of   3,840   16%
Logic Distribution:
  Number of occupied Slices:                          436 out of   1,920   22%
Total Number 4 input LUTs:            659 out of   3,840   17%
  Number used as logic:                640
  Number used as a route-thru:          19
  Number of bonded IOBs:               49 out of     141   34%
    IOB Flip Flops:                     4
  Number of GCLKs:                     4 out of       8   50%

Total equivalent gate count for design:  7,814
Additional JTAG gate count for IOBs:  2,352
Peak Memory Usage:  102 MB

Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -ol high -timing -cm speed -ignore_keep_hierarchy -pr b -k 4 -c 100 -tx off -bp -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            49 out of 141    34%
      Number of LOCed External IOBs   49 out of 49    100%

   Number of Slices                  436 out of 1920   22%

   Number of BUFGMUXs                  4 out of 8      50%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:98a307) REAL time: 2 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 2 secs 


Phase 1: 2738 unrouted;       REAL time: 3 secs 

Phase 2: 2433 unrouted;       REAL time: 3 secs 

Phase 3: 772 unrouted;       REAL time: 4 secs 

Phase 4: 772 unrouted; (4604)      REAL time: 4 secs 

Phase 5: 776 unrouted; (2663)      REAL time: 4 secs 

Phase 6: 776 unrouted; (2403)      REAL time: 4 secs 

Phase 7: 0 unrouted; (10353)      REAL time: 6 secs 

Total REAL time to Router completion: 29 secs 
Total CPU time to Router completion: 16 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
| Tri_Level_Channel_1_clk |  BUFGMUX7| No   |   85 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|       sck_i_BUFGP       |  BUFGMUX0| No   |   42 |  0.034     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|             f1484       |  BUFGMUX2| No   |   51 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|             f1485       |  BUFGMUX3| No   |   76 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|     f1485_i_IBUFG       |   Local  |      |   24 |  1.829     |  2.740      |
+-------------------------+----------+------+------+------------+-------------+
|Tri_Level_Channel_1_genl |          |      |      |            |             |
|                ock_sync |   Local  |      |    4 |  0.000     |  2.203      |
+-------------------------+----------+------+------+------------+-------------+
|Tri_Level_Channel_1_fram |          |      |      |            |             |
|e_sync_delaying_frame_sy |          |      |      |            |             |
|                    nc_o |   Local  |      |    2 |  0.000     |  2.548      |
+-------------------------+----------+------+------+------------+-------------+
|f8g_genlock_regen_sync_p |          |      |      |            |             |
|   eriod_counting_sync_o |   Local  |      |    6 |  0.000     |  1.575      |
+-------------------------+----------+------+------+------------+-------------+
|f4m_genlock_regen_sync_p |          |      |      |            |             |
|   eriod_counting_sync_o |   Local  |      |    6 |  0.000     |  2.061      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 7977

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1485_i_IBUFG" PERIOD =  6.700 nS    | 6.700ns    | 6.635ns    | 3    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
* NET "f1484_i_IBUFG" PERIOD =  6.700 nS    | 6.700ns    | 7.577ns    | 6    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 38 secs 
Total CPU time to PAR completion: 17 secs 

Peak Memory Usage:  75 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 21 errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Jul 13 15:23:36 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd in Library work.
Architecture behavioral of Entity tri_level_channel is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd in Library work.
Entity <tri_level_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd line 237: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd line 243: Generating a Black Box for component <BUFG>.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count2> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen1> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <period_dual_count> analyzed. Unit <period_dual_count3> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.

Analyzing Entity <tri_level_channel> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <clk>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 168: Generating a Black Box for component <bufgmux>.
Entity <tri_level_channel> analyzed. Unit <tri_level_channel> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd line 88: The following signals are missing in the process sensitivity list:
   div10_11_i, spl_div_i, lpf_i.
INFO:Xst:1304 - Contents of register <double_clk_count> in unit <frame_sync_delay> never changes during circuit operation. The register is replaced by logic.
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd line 151: The following signals are missing in the process sensitivity list:
   phasedelay, sysclk_sel, sync_mode, spl_div, scan_method, lpf_msb, lpf, framerate_x2, fr_ref_sel.
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <serial_interface>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd.
    Found 24-bit register for signal <phasedelay_o>.
    Found 2-bit register for signal <sync_mode_o>.
    Found 1-bit register for signal <sysclk_sel_o>.
    Found 1-bit register for signal <framerate_x2_o>.
    Found 2-bit register for signal <fr_ref_sel_o>.
    Found 1-bit register for signal <scan_method_o>.
    Found 11-bit register for signal <lpf_o>.
    Found 1-bit register for signal <div10_11_o>.
    Found 10-bit register for signal <spl_div_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <lpf_msb>.
    Found 1-bit register for signal <param_valid>.
    Found 24-bit register for signal <phasedelay>.
    Found 1-bit register for signal <scan_method>.
    Found 10-bit register for signal <spl_div>.
    Found 2-bit register for signal <sync_mode>.
    Found 1-bit register for signal <sysclk_sel>.
    Summary:
	inferred   1 Counter(s).
	inferred  40 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd.
    Found 1-bit register for signal <frame_sync_o>.
    Found 4-bit subtractor for signal <$n0025> created at line 123.
    Found 10-bit subtractor for signal <$n0028> created at line 119.
    Found 11-bit subtractor for signal <$n0031> created at line 115.
    Found 1-bit register for signal <counting>.
    Found 24-bit down counter for signal <delay_count>.
    Found 4-bit register for signal <div10_11_count>.
    Found 11-bit register for signal <frame_count>.
    Found 10-bit register for signal <line_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_delayed>.
    Found 1-bit register for signal <sync_waiting>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <period_dual_count3>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 13-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 13-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count3> synthesized.


Synthesizing Unit <period_dual_count2>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 12-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count2> synthesized.


Synthesizing Unit <tri_level_channel>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd.
WARNING:Xst:1305 - Output <tsg_ok_o> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <tsg_level_i> is never used.
WARNING:Xst:646 - Signal <scan_method> is assigned but never used.
WARNING:Xst:646 - Signal <framerate_x2> is assigned but never used.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <tri_level_channel> synthesized.


Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen1>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <sync_genlock_regen1> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <period_dual_count0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 12-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd.
WARNING:Xst:647 - Input <p1_i> is never used.
WARNING:Xst:647 - Input <cs2_i> is never used.
WARNING:Xst:647 - Input <cs3_i> is never used.
WARNING:Xst:647 - Input <cs4_i> is never used.
WARNING:Xst:647 - Input <tsg4_lvl_i> is never used.
WARNING:Xst:647 - Input <tsg3_lvl_i> is never used.
WARNING:Xst:647 - Input <tsg2_lvl_i> is never used.
WARNING:Xst:647 - Input <p0_i> is never used.
WARNING:Xst:646 - Signal <sync_mode> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:653 - Signal <f8g_genlock_resync> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <f4m_genlock_resync> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <genlock_resync_latch> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:646 - Signal <tsg1_ok> is assigned but never used.
    Found 1-bit register for signal <ch1_frame_start_tog>.
    Found 1-bit register for signal <ch1_genlock_sync_tog>.
    Found 1-bit register for signal <f4m_clean_tog>.
    Found 1-bit register for signal <f8g_clean_tog>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 11
 13-bit subtractor                 : 1
 12-bit subtractor                 : 7
 11-bit subtractor                 : 1
 10-bit subtractor                 : 1
 4-bit subtractor                  : 1
# Counters                         : 9
 24-bit down counter               : 1
 6-bit down counter                : 2
 6-bit up counter                  : 1
 12-bit down counter               : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 117
 1-bit register                    : 101
 12-bit register                   : 7
 13-bit register                   : 1
 4-bit register                    : 1
 11-bit register                   : 2
 10-bit register                   : 2
 2-bit register                    : 2
 24-bit register                   : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <scan_method> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <reset_genmon_o> is unconnected in block <reset_sequencer_1>.
WARNING:Xst:1710 - FF/Latch  <lpf_o_4> (without init value) is constant in block <serial_interface>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <lpf_o_8> (without init value) is constant in block <serial_interface>.

Optimizing unit <tri_level_module> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <period_dual_count2> ...

Optimizing unit <period_dual_count3> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <serial_interface> ...
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_6 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_5 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_2 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.

Optimizing unit <period_dual_count0> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen1> ...

Optimizing unit <reset_sequencer> ...

Optimizing unit <tri_level_channel> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_scan_method> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_framerate_x2_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_scan_method_o> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Register Tri_Level_Channel_1_serial_interfacing_lpf_o_10 equivalent to Tri_Level_Channel_1_serial_interfacing_div10_11_o has been removed
Register Tri_Level_Channel_1_serial_interfacing_lpf_o_0 equivalent to Tri_Level_Channel_1_serial_interfacing_div10_11_o has been removed
Register Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_0 equivalent to Tri_Level_Channel_1_serial_interfacing_sysclk_sel_o has been removed
Register Tri_Level_Channel_1_serial_interfacing_lpf_o_7 equivalent to Tri_Level_Channel_1_serial_interfacing_lpf_o_9 has been removed
Register Tri_Level_Channel_1_serial_interfacing_lpf_o_1 equivalent to Tri_Level_Channel_1_serial_interfacing_lpf_o_9 has been removed
Register Tri_Level_Channel_1_serial_interfacing_lpf_o_3 equivalent to Tri_Level_Channel_1_serial_interfacing_lpf_o_9 has been removed
Register Tri_Level_Channel_1_serial_interfacing_lpf_o_6 equivalent to Tri_Level_Channel_1_serial_interfacing_lpf_o_2 has been removed
Register Tri_Level_Channel_1_serial_interfacing_lpf_o_5 equivalent to Tri_Level_Channel_1_serial_interfacing_lpf_o_2 has been removed
Register Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_1 equivalent to Tri_Level_Channel_1_serial_interfacing_spl_div_o_5 has been removed
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 19.
FlipFlop Tri_Level_Channel_1_serial_interfacing_bitptr_0 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     384  out of   1920    20%  
 Number of Slice Flip Flops:           349  out of   3840     9%  
 Number of 4 input LUTs:               671  out of   3840    17%  
 Number of bonded IOBs:                 48  out of    141    34%  
 Number of GCLKs:                        4  out of      8    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1484_i                            | IBUFG+BUFG             | 71    |
Tri_Level_Channel_1_genlock_sync:Q | NONE                   | 1     |
f4m_genlock_regen_sync_period_counting_sync_o:Q| NONE                   | 1     |
f8g_genlock_regen_sync_period_counting_sync_o:Q| NONE                   | 1     |
Tri_Level_Channel_1_frame_sync_delaying_frame_sync_o:Q| NONE                   | 1     |
f1485_i                            | IBUFG+BUFG             | 229   |
sck_i                              | BUFGP                  | 45    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.820ns (Maximum Frequency: 113.379MHz)
   Minimum input arrival time before clock: 5.226ns
   Maximum output required time after clock: 6.184ns
   Maximum combinational path delay: 6.384ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\trilevelmodule/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/tri_level_module.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 42364 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...
Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:98b8a8) REAL time: 0 secs 

              Pl_Group:: Id=17 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: Id=17 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
                Pl_Window:: xMin=4 yMin=2 xMax=9 yMax=23
                  percent=0.000000 minWidth=0 minHeight=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: HS Constraint::
              Pl_Group:: Id=17 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
                Pl_Window:: xMin=4 yMin=2 xMax=9 yMax=23
                  percent=0.000000 minWidth=0 minHeight=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: HS Constraint::
              Pl_Group:: Id=27 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<10> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<10> type = FF numpins = 0
              Pl_Group:: Id=30 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<11> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<11> type = FF numpins = 0
              Pl_Group:: Id=31 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<12> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<12> type = FF numpins = 0
              Pl_Group:: Id=32 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<20> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<20> type = FF numpins = 0
              Pl_Group:: Id=35 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<21> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<21> type = FF numpins = 0
              Pl_Group:: Id=38 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<14> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<14> type = FF numpins = 0
              Pl_Group:: Id=39 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<22> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<22> type = FF numpins = 0
              Pl_Group:: Id=42 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<15> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<15> type = FF numpins = 0
              Pl_Group:: Id=45 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<16> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<16> type = FF numpins = 0
              Pl_Group:: Id=46 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<24> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<24> type = FF numpins = 0
              Pl_Group:: Id=50 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<17> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<17> type = FF numpins = 0
              Pl_Group:: Id=52 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<18> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<18> type = FF numpins = 0
              Pl_Group:: Id=54 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<19> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<19> type = FF numpins = 0
              Pl_Group:: Id=141 numComps=4 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<13> type = LUT numpins = 11
Comp = reset_sequencer_1_tick_160ms_count<13> type = LUT numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<13> type = FF numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<13> type = FF numpins = 0
              Pl_Group:: Id=142 numComps=3 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_genlock type = LUT numpins = 11
Comp = reset_sequencer_1_reset_genlock type = LUT numpins = 0
Comp = reset_sequencer_1_reset_genlock type = FF numpins = 0
              Pl_Group:: Id=189 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<0> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<0> type = FF numpins = 0
              Pl_Group:: Id=190 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<1> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<1> type = FF numpins = 0
              Pl_Group:: Id=191 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<2> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<2> type = FF numpins = 0
              Pl_Group:: Id=192 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<3> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<3> type = FF numpins = 0
              Pl_Group:: Id=193 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<4> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<4> type = FF numpins = 0
              Pl_Group:: Id=194 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<5> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<5> type = FF numpins = 0
              Pl_Group:: Id=195 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<6> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<6> type = FF numpins = 0
              Pl_Group:: Id=196 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<7> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<7> type = FF numpins = 0
              Pl_Group:: Id=197 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<8> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<8> type = FF numpins = 0
              Pl_Group:: Id=198 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<9> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<9> type = FF numpins = 0
              Pl_Group:: Id=372 numComps=1 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_genlock_o type = FF numpins = 4
              Pl_Group:: Id=231 numComps=3 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<23> type = LUT numpins = 10
Comp = reset_sequencer_1_tick_160ms_count<23> type = LUT numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<23> type = FF numpins = 0
......
.......................
Phase 3.4
.......
Phase 3.4 (Checksum:1c9c37d) REAL time: 3 secs 

Phase 4.28
Phase 4.28 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.8
......................
..
.............................................
...............
...............
.....................
..
Phase 5.8 (Checksum:c195ca) REAL time: 11 secs 

Phase 6.29
Phase 6.29 (Checksum:39386fa) REAL time: 11 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 11 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 24 secs 


Design Summary:
Number of errors:      0
Number of warnings:    3
Logic Utilization:
  Number of Slice Flip Flops:         345 out of   3,840    8%
  Number of 4 input LUTs:             640 out of   3,840   16%
Logic Distribution:
  Number of occupied Slices:                          436 out of   1,920   22%
Total Number 4 input LUTs:            659 out of   3,840   17%
  Number used as logic:                640
  Number used as a route-thru:          19
  Number of bonded IOBs:               49 out of     141   34%
    IOB Flip Flops:                     4
  Number of GCLKs:                     4 out of       8   50%

Total equivalent gate count for design:  7,814
Additional JTAG gate count for IOBs:  2,352
Peak Memory Usage:  102 MB

Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -ol high -timing -cm speed -ignore_keep_hierarchy -pr b -k 4 -c 100 -tx off -bp -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            49 out of 141    34%
      Number of LOCed External IOBs   49 out of 49    100%

   Number of Slices                  436 out of 1920   22%

   Number of BUFGMUXs                  4 out of 8      50%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:98a307) REAL time: 2 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 3 secs 
Total CPU time to Placer completion: 2 secs 


Phase 1: 2738 unrouted;       REAL time: 3 secs 

Phase 2: 2433 unrouted;       REAL time: 4 secs 

Phase 3: 772 unrouted;       REAL time: 4 secs 

Phase 4: 772 unrouted; (4604)      REAL time: 4 secs 

Phase 5: 776 unrouted; (2663)      REAL time: 4 secs 

Phase 6: 776 unrouted; (2403)      REAL time: 4 secs 

Phase 7: 0 unrouted; (10353)      REAL time: 6 secs 

Total REAL time to Router completion: 18 secs 
Total CPU time to Router completion: 16 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
| Tri_Level_Channel_1_clk |  BUFGMUX7| No   |   85 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|       sck_i_BUFGP       |  BUFGMUX0| No   |   42 |  0.034     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|             f1484       |  BUFGMUX2| No   |   51 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|             f1485       |  BUFGMUX3| No   |   76 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|     f1485_i_IBUFG       |   Local  |      |   24 |  1.829     |  2.740      |
+-------------------------+----------+------+------+------------+-------------+
|Tri_Level_Channel_1_genl |          |      |      |            |             |
|                ock_sync |   Local  |      |    4 |  0.000     |  2.203      |
+-------------------------+----------+------+------+------------+-------------+
|Tri_Level_Channel_1_fram |          |      |      |            |             |
|e_sync_delaying_frame_sy |          |      |      |            |             |
|                    nc_o |   Local  |      |    2 |  0.000     |  2.548      |
+-------------------------+----------+------+------+------------+-------------+
|f8g_genlock_regen_sync_p |          |      |      |            |             |
|   eriod_counting_sync_o |   Local  |      |    6 |  0.000     |  1.575      |
+-------------------------+----------+------+------+------------+-------------+
|f4m_genlock_regen_sync_p |          |      |      |            |             |
|   eriod_counting_sync_o |   Local  |      |    6 |  0.000     |  2.061      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 7977

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1485_i_IBUFG" PERIOD =  6.700 nS    | 6.700ns    | 6.635ns    | 3    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
* NET "f1484_i_IBUFG" PERIOD =  6.700 nS    | 6.700ns    | 7.577ns    | 6    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 21 secs 
Total CPU time to PAR completion: 17 secs 

Peak Memory Usage:  75 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 21 errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Jul 13 15:40:52 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully



Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Jul 13 15:40:56 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/analog_levels.vhd in Library work.
Entity <analog_levels> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_statemachine.vhd in Library work.
Entity <sync_statemachine> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd in Library work.
Entity <Tri_level_timer> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd in Library work.
Entity <frame_sync_delay> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd in Library work.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 177. Undefined symbol 'mreset'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 177. mreset: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 186. Undefined symbol 'tsg_lvl_i'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 186. tsg_lvl_i: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 188. Undefined symbol 'last_count'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 188. last_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 189. Undefined symbol 'last_lineframe'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 189. last_lineframe: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 191. Undefined symbol 'tsg_out'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 191. tsg_out: Undefined symbol (last report in this block)
ERROR:HDLParsers:800 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 184. Type of lines_pr_frame is incompatible with type of lpf.
--> 

Total memory usage is 52608 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/analog_levels.vhd in Library work.
Architecture behavioral of Entity analog_levels is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_statemachine.vhd in Library work.
Architecture behavioral of Entity sync_statemachine is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd in Library work.
Architecture behavioral of Entity tri_level_timer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd in Library work.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 186. Undefined symbol 'tsg_lvl_i'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 186. tsg_lvl_i: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 188. Undefined symbol 'last_count'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 188. last_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 189. Undefined symbol 'last_lineframe'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 189. last_lineframe: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 191. Undefined symbol 'tsg_out'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 191. tsg_out: Undefined symbol (last report in this block)
ERROR:HDLParsers:800 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 184. Type of lines_pr_frame is incompatible with type of lpf.
--> 

Total memory usage is 52608 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/analog_levels.vhd in Library work.
Architecture behavioral of Entity analog_levels is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_statemachine.vhd in Library work.
Architecture behavioral of Entity sync_statemachine is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd in Library work.
Architecture behavioral of Entity tri_level_timer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd in Library work.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 188. Undefined symbol 'last_count'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 188. last_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 189. Undefined symbol 'last_lineframe'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 189. last_lineframe: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 191. Undefined symbol 'tsg_out'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 191. tsg_out: Undefined symbol (last report in this block)
ERROR:HDLParsers:800 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 184. Type of lines_pr_frame is incompatible with type of lpf.
--> 

Total memory usage is 52608 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/analog_levels.vhd in Library work.
Architecture behavioral of Entity analog_levels is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_statemachine.vhd in Library work.
Architecture behavioral of Entity sync_statemachine is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd in Library work.
Architecture behavioral of Entity tri_level_timer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd in Library work.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 193. Undefined symbol 'tsg_out'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 193. tsg_out: Undefined symbol (last report in this block)
ERROR:HDLParsers:800 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 186. Type of lines_pr_frame is incompatible with type of lpf.
--> 

Total memory usage is 52608 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/analog_levels.vhd in Library work.
Architecture behavioral of Entity analog_levels is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_statemachine.vhd in Library work.
Architecture behavioral of Entity sync_statemachine is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd in Library work.
Architecture behavioral of Entity tri_level_timer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd in Library work.
ERROR:HDLParsers:1202 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 55. Redeclaration of symbol tsg_ok_o.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 194. Undefined symbol 'tsg_out'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 194. tsg_out: Undefined symbol (last report in this block)
ERROR:HDLParsers:800 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 187. Type of lines_pr_frame is incompatible with type of lpf.
--> 

Total memory usage is 52608 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/analog_levels.vhd in Library work.
Architecture behavioral of Entity analog_levels is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_statemachine.vhd in Library work.
Architecture behavioral of Entity sync_statemachine is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd in Library work.
Architecture behavioral of Entity tri_level_timer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd in Library work.
ERROR:HDLParsers:1202 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 55. Redeclaration of symbol tsg_ok_o.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 194. Undefined symbol 'tsg_out'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 194. tsg_out: Undefined symbol (last report in this block)
ERROR:HDLParsers:800 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 187. Type of lines_pr_frame is incompatible with type of lpf.
--> 

Total memory usage is 52608 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/analog_levels.vhd in Library work.
Architecture behavioral of Entity analog_levels is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_statemachine.vhd in Library work.
Architecture behavioral of Entity sync_statemachine is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd in Library work.
Architecture behavioral of Entity tri_level_timer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd in Library work.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 193. Undefined symbol 'tsg_out'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 193. tsg_out: Undefined symbol (last report in this block)
ERROR:HDLParsers:800 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 186. Type of lines_pr_frame is incompatible with type of lpf.
--> 

Total memory usage is 52608 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/analog_levels.vhd in Library work.
Architecture behavioral of Entity analog_levels is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_statemachine.vhd in Library work.
Architecture behavioral of Entity sync_statemachine is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd in Library work.
Architecture behavioral of Entity tri_level_timer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd in Library work.
ERROR:HDLParsers:800 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd Line 186. Type of lines_pr_frame is incompatible with type of lpf.
--> 

Total memory usage is 52608 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/analog_levels.vhd in Library work.
Architecture behavioral of Entity analog_levels is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_statemachine.vhd in Library work.
Architecture behavioral of Entity sync_statemachine is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd in Library work.
ERROR:HDLParsers:800 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 110. Type of linie is incompatible with type of line.
ERROR:HDLParsers:842 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 204. The type of the element in aggregate does not correspond to any array type.
ERROR:HDLParsers:842 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 213. The type of the element in aggregate does not correspond to any array type.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 274. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 276. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 278. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 280. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 299. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 301. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 303. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 308. Choice conv_std_logic_vector is not a locally static expression.
--> 

Total memory usage is 50560 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/analog_levels.vhd in Library work.
Architecture behavioral of Entity analog_levels is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_statemachine.vhd in Library work.
Architecture behavioral of Entity sync_statemachine is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd in Library work.
ERROR:HDLParsers:842 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 204. The type of the element in aggregate does not correspond to any array type.
ERROR:HDLParsers:842 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 213. The type of the element in aggregate does not correspond to any array type.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 274. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 276. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 278. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 280. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 299. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 301. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 303. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 308. Choice conv_std_logic_vector is not a locally static expression.
--> 

Total memory usage is 50560 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/analog_levels.vhd in Library work.
Architecture behavioral of Entity analog_levels is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_statemachine.vhd in Library work.
Architecture behavioral of Entity sync_statemachine is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd in Library work.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 274. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 276. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 278. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 280. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 299. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 301. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 303. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 308. Choice conv_std_logic_vector is not a locally static expression.
Entity <tri_level_timer> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd in Library work.
Entity <tri_level_channel> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd in Library work.
ERROR:HDLParsers:1202 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd Line 213. Redeclaration of symbol tsg_ok_o.
--> 

Total memory usage is 52608 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/analog_levels.vhd in Library work.
Architecture behavioral of Entity analog_levels is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_statemachine.vhd in Library work.
Architecture behavioral of Entity sync_statemachine is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd in Library work.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 274. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 276. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 278. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 280. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 299. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 301. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 303. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 308. Choice conv_std_logic_vector is not a locally static expression.
Architecture behavioral of Entity tri_level_timer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd in Library work.
Architecture behavioral of Entity tri_level_channel is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd in Library work.
Entity <tri_level_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd line 237: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd line 243: Generating a Black Box for component <BUFG>.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count2> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen1> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <period_dual_count> analyzed. Unit <period_dual_count3> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.

Analyzing Entity <tri_level_channel> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <clk>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'divclk' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'spldivdowncount' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'lineclock' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'linie' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'frameclock' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'frame_db' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'linebegin' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'linemid' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'noofpulses' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'pulsetype' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'spldivcnt_active' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'divsig' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'clksync' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'smclk' of component 'Tri_level_timer'.
WARNING:Xst:754 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected inout port 'lvlsample_db' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'statecounter' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'state_db' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'f74_db' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'sync_sim' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'sync_t_sim' of component 'Tri_level_timer'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 232: Generating a Black Box for component <bufgmux>.
Entity <tri_level_channel> analyzed. Unit <tri_level_channel> generated.

Analyzing Entity <Tri_level_timer> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <pulse_type> in unit <Tri_level_timer> never changes during circuit operation. The register is replaced by logic.
Entity <Tri_level_timer> analyzed. Unit <Tri_level_timer> generated.

Analyzing Entity <sync_statemachine> (Architecture <behavioral>).
Entity <sync_statemachine> analyzed. Unit <sync_statemachine> generated.

Analyzing Entity <analog_levels> (Architecture <behavioral>).
Entity <analog_levels> analyzed. Unit <analog_levels> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd line 88: The following signals are missing in the process sensitivity list:
   div10_11_i, spl_div_i, lpf_i.
INFO:Xst:1304 - Contents of register <double_clk_count> in unit <frame_sync_delay> never changes during circuit operation. The register is replaced by logic.
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd line 151: The following signals are missing in the process sensitivity list:
   phasedelay, sysclk_sel, sync_mode, spl_div, scan_method, lpf_msb, lpf, framerate_x2, fr_ref_sel.
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <analog_levels>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/analog_levels.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | f74 (rising_edge)                              |
    | Reset              | tsg_reset (negative)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | nulniveau                                      |
    | Power Up State     | negativ                                        |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <tsg_out>.
    Found 1-bit register for signal <f74>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <analog_levels> synthesized.


Synthesizing Unit <sync_statemachine>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_statemachine.vhd.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | sm_clk (rising_edge)                           |
    | Reset              | mreset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | positive1                                      |
    | Power Up State     | negative1                                      |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tsg_ok>.
    Found 3-bit register for signal <state_db>.
    Found 1-bit register for signal <lvlsample_db>.
    Found 6-bit subtractor for signal <$n0022> created at line 122.
    Found 1-bit register for signal <clk_sync>.
    Found 2-bit register for signal <div>.
    Found 6-bit register for signal <state_counter>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_t>.
    Found 1-bit register for signal <tsg_level>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_statemachine> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd.
    Found 24-bit register for signal <phasedelay_o>.
    Found 2-bit register for signal <sync_mode_o>.
    Found 1-bit register for signal <sysclk_sel_o>.
    Found 1-bit register for signal <framerate_x2_o>.
    Found 2-bit register for signal <fr_ref_sel_o>.
    Found 1-bit register for signal <scan_method_o>.
    Found 11-bit register for signal <lpf_o>.
    Found 1-bit register for signal <div10_11_o>.
    Found 10-bit register for signal <spl_div_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <lpf_msb>.
    Found 1-bit register for signal <param_valid>.
    Found 24-bit register for signal <phasedelay>.
    Found 1-bit register for signal <scan_method>.
    Found 10-bit register for signal <spl_div>.
    Found 2-bit register for signal <sync_mode>.
    Found 1-bit register for signal <sysclk_sel>.
    Summary:
	inferred   1 Counter(s).
	inferred  40 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd.
    Found 1-bit register for signal <frame_sync_o>.
    Found 4-bit subtractor for signal <$n0025> created at line 123.
    Found 10-bit subtractor for signal <$n0028> created at line 119.
    Found 11-bit subtractor for signal <$n0031> created at line 115.
    Found 1-bit register for signal <counting>.
    Found 24-bit down counter for signal <delay_count>.
    Found 4-bit register for signal <div10_11_count>.
    Found 11-bit register for signal <frame_count>.
    Found 10-bit register for signal <line_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_delayed>.
    Found 1-bit register for signal <sync_waiting>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <Tri_level_timer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd.
    Found 1-bit register for signal <last_count>.
    Found 11-bit comparator not equal for signal <$n0030> created at line 207.
    Found 11-bit comparator equal for signal <$n0036> created at line 343.
    Found 11-bit adder for signal <$n0042> created at line 208.
    Found 2-bit adder for signal <$n0044> created at line 226.
    Found 4-bit up counter for signal <div>.
    Found 1-bit register for signal <f148_div>.
    Found 2-bit register for signal <frame>.
    Found 1-bit register for signal <frame_clock>.
    Found 1-bit register for signal <frame_cond>.
    Found 11-bit register for signal <line>.
    Found 1-bit register for signal <line_begin>.
    Found 1-bit register for signal <line_clock>.
    Found 1-bit register for signal <line_cond>.
    Found 1-bit register for signal <line_mid>.
    Found 1-bit register for signal <no_of_pulses>.
    Found 10-bit down counter for signal <spldiv_downcount>.
    Found 14 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <Tri_level_timer> synthesized.


Synthesizing Unit <period_dual_count3>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 13-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 13-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count3> synthesized.


Synthesizing Unit <period_dual_count2>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 12-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count2> synthesized.


Synthesizing Unit <tri_level_channel>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd.
WARNING:Xst:646 - Signal <last_lineframe> is assigned but never used.
WARNING:Xst:646 - Signal <last_count> is assigned but never used.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <tri_level_channel> synthesized.


Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen1>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <sync_genlock_regen1> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <period_dual_count0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 12-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd.
WARNING:Xst:647 - Input <p1_i> is never used.
WARNING:Xst:647 - Input <cs2_i> is never used.
WARNING:Xst:647 - Input <cs3_i> is never used.
WARNING:Xst:647 - Input <cs4_i> is never used.
WARNING:Xst:647 - Input <tsg4_lvl_i> is never used.
WARNING:Xst:647 - Input <tsg3_lvl_i> is never used.
WARNING:Xst:647 - Input <tsg2_lvl_i> is never used.
WARNING:Xst:647 - Input <p0_i> is never used.
WARNING:Xst:646 - Signal <sync_mode> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:653 - Signal <f8g_genlock_resync> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <f4m_genlock_resync> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <genlock_resync_latch> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:646 - Signal <tsg1_ok> is assigned but never used.
    Found 1-bit register for signal <ch1_frame_start_tog>.
    Found 1-bit register for signal <ch1_genlock_sync_tog>.
    Found 1-bit register for signal <f4m_clean_tog>.
    Found 1-bit register for signal <f8g_clean_tog>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <tri_level_module> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 2
# Adders/Subtractors               : 14
 13-bit subtractor                 : 1
 12-bit subtractor                 : 7
 11-bit adder                      : 1
 11-bit subtractor                 : 1
 10-bit subtractor                 : 1
 6-bit subtractor                  : 1
 2-bit adder                       : 1
 4-bit subtractor                  : 1
# Counters                         : 11
 24-bit down counter               : 1
 6-bit down counter                : 2
 6-bit up counter                  : 1
 12-bit down counter               : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
 10-bit down counter               : 1
 4-bit up counter                  : 1
# Registers                        : 152
 1-bit register                    : 131
 2-bit register                    : 3
 11-bit register                   : 3
 6-bit register                    : 1
 3-bit register                    : 1
 12-bit register                   : 7
 13-bit register                   : 1
 4-bit register                    : 2
 10-bit register                   : 2
 24-bit register                   : 1
# Comparators                      : 2
 11-bit comparator equal           : 1
 11-bit comparator not equal       : 1
# Multiplexers                     : 2
 10-bit 2-to-1 multiplexer         : 1
 4-bit 2-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <frame_cond> is unconnected in block <tri_level_timing>.
WARNING:Xst:1291 - FF/Latch <last_count> is unconnected in block <tri_level_timing>.
WARNING:Xst:1291 - FF/Latch <line_cond> is unconnected in block <tri_level_timing>.
WARNING:Xst:1291 - FF/Latch <frame_clock> is unconnected in block <tri_level_timing>.
WARNING:Xst:1291 - FF/Latch <frame_1> is unconnected in block <tri_level_timing>.
WARNING:Xst:1291 - FF/Latch <frame_0> is unconnected in block <tri_level_timing>.
WARNING:Xst:1291 - FF/Latch <lvlsample_db> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <tsg_level> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <tsg_ok> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_1> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_0> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_2> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <reset_genmon_o> is unconnected in block <reset_sequencer_1>.
WARNING:Xst:1988 - Unit <Tri_level_timer>: instances <Mcompar__n0036>, <Mcompar__n0030> of unit <LPM_COMPARE_2> and unit <LPM_COMPARE_1> are dual, second instance is removed
WARNING:Xst:1710 - FF/Latch  <lpf_o_4> (without init value) is constant in block <serial_interface>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <lpf_o_8> (without init value) is constant in block <serial_interface>.

ERROR:Xst:528 - Multi-source in Unit <tri_level_module> on signal <tsg1_o<3>>
Sources are: 
   Output signal of FDC_1 instance <Tri_Level_Channel_1_tri_level_timing_statemachine_dac_tsg_out_3>
   Signal <DAC_o<3>> in Unit <tri_level_channel> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <tri_level_module> on signal <tsg1_o<1>>
Sources are: 
   Output signal of FDP_1 instance <Tri_Level_Channel_1_tri_level_timing_statemachine_dac_tsg_out_1>
   Signal <DAC_o<1>> in Unit <tri_level_channel> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <tri_level_module> on signal <tsg1_o<2>>
Sources are: 
   Output signal of FDC_1 instance <Tri_Level_Channel_1_tri_level_timing_statemachine_dac_tsg_out_2>
   Signal <DAC_o<2>> in Unit <tri_level_channel> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <tri_level_module> on signal <tsg1_o<0>>
Sources are: 
   Output signal of FDP_1 instance <Tri_Level_Channel_1_tri_level_timing_statemachine_dac_tsg_out_0>
   Signal <DAC_o<0>> in Unit <tri_level_channel> is assigned to GND
ERROR:Xst:415 - Synthesis failed
CPU : 10.07 / 11.10 s | Elapsed : 10.00 / 11.00 s
 
--> 

Total memory usage is 71040 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/analog_levels.vhd in Library work.
Architecture behavioral of Entity analog_levels is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_statemachine.vhd in Library work.
Architecture behavioral of Entity sync_statemachine is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd in Library work.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 274. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 276. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 278. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 280. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 299. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 301. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 303. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 308. Choice conv_std_logic_vector is not a locally static expression.
Architecture behavioral of Entity tri_level_timer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd in Library work.
Entity <tri_level_channel> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd in Library work.
Architecture behavioral of Entity tri_level_module is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd line 237: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd line 243: Generating a Black Box for component <BUFG>.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count2> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen1> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <period_dual_count> analyzed. Unit <period_dual_count3> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.

Analyzing Entity <tri_level_channel> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <clk>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'divclk' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'spldivdowncount' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'lineclock' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'linie' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'frameclock' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'frame_db' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'linebegin' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'linemid' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'noofpulses' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'pulsetype' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'spldivcnt_active' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'divsig' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'clksync' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'smclk' of component 'Tri_level_timer'.
WARNING:Xst:754 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected inout port 'lvlsample_db' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'statecounter' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'state_db' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'f74_db' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'sync_sim' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'sync_t_sim' of component 'Tri_level_timer'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 232: Generating a Black Box for component <bufgmux>.
Entity <tri_level_channel> analyzed. Unit <tri_level_channel> generated.

Analyzing Entity <Tri_level_timer> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <pulse_type> in unit <Tri_level_timer> never changes during circuit operation. The register is replaced by logic.
Entity <Tri_level_timer> analyzed. Unit <Tri_level_timer> generated.

Analyzing Entity <sync_statemachine> (Architecture <behavioral>).
Entity <sync_statemachine> analyzed. Unit <sync_statemachine> generated.

Analyzing Entity <analog_levels> (Architecture <behavioral>).
Entity <analog_levels> analyzed. Unit <analog_levels> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd line 88: The following signals are missing in the process sensitivity list:
   div10_11_i, spl_div_i, lpf_i.
INFO:Xst:1304 - Contents of register <double_clk_count> in unit <frame_sync_delay> never changes during circuit operation. The register is replaced by logic.
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd line 151: The following signals are missing in the process sensitivity list:
   phasedelay, sysclk_sel, sync_mode, spl_div, scan_method, lpf_msb, lpf, framerate_x2, fr_ref_sel.
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <analog_levels>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/analog_levels.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | f74 (rising_edge)                              |
    | Reset              | tsg_reset (negative)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | nulniveau                                      |
    | Power Up State     | negativ                                        |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <tsg_out>.
    Found 1-bit register for signal <f74>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <analog_levels> synthesized.


Synthesizing Unit <sync_statemachine>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_statemachine.vhd.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | sm_clk (rising_edge)                           |
    | Reset              | mreset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | positive1                                      |
    | Power Up State     | negative1                                      |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tsg_ok>.
    Found 3-bit register for signal <state_db>.
    Found 1-bit register for signal <lvlsample_db>.
    Found 6-bit subtractor for signal <$n0022> created at line 122.
    Found 1-bit register for signal <clk_sync>.
    Found 2-bit register for signal <div>.
    Found 6-bit register for signal <state_counter>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_t>.
    Found 1-bit register for signal <tsg_level>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_statemachine> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd.
    Found 24-bit register for signal <phasedelay_o>.
    Found 2-bit register for signal <sync_mode_o>.
    Found 1-bit register for signal <sysclk_sel_o>.
    Found 1-bit register for signal <framerate_x2_o>.
    Found 2-bit register for signal <fr_ref_sel_o>.
    Found 1-bit register for signal <scan_method_o>.
    Found 11-bit register for signal <lpf_o>.
    Found 1-bit register for signal <div10_11_o>.
    Found 10-bit register for signal <spl_div_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <lpf_msb>.
    Found 1-bit register for signal <param_valid>.
    Found 24-bit register for signal <phasedelay>.
    Found 1-bit register for signal <scan_method>.
    Found 10-bit register for signal <spl_div>.
    Found 2-bit register for signal <sync_mode>.
    Found 1-bit register for signal <sysclk_sel>.
    Summary:
	inferred   1 Counter(s).
	inferred  40 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd.
    Found 1-bit register for signal <frame_sync_o>.
    Found 4-bit subtractor for signal <$n0025> created at line 123.
    Found 10-bit subtractor for signal <$n0028> created at line 119.
    Found 11-bit subtractor for signal <$n0031> created at line 115.
    Found 1-bit register for signal <counting>.
    Found 24-bit down counter for signal <delay_count>.
    Found 4-bit register for signal <div10_11_count>.
    Found 11-bit register for signal <frame_count>.
    Found 10-bit register for signal <line_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_delayed>.
    Found 1-bit register for signal <sync_waiting>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <Tri_level_timer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd.
    Found 1-bit register for signal <last_count>.
    Found 11-bit comparator not equal for signal <$n0030> created at line 207.
    Found 11-bit comparator equal for signal <$n0036> created at line 343.
    Found 11-bit adder for signal <$n0042> created at line 208.
    Found 2-bit adder for signal <$n0044> created at line 226.
    Found 4-bit up counter for signal <div>.
    Found 1-bit register for signal <f148_div>.
    Found 2-bit register for signal <frame>.
    Found 1-bit register for signal <frame_clock>.
    Found 1-bit register for signal <frame_cond>.
    Found 11-bit register for signal <line>.
    Found 1-bit register for signal <line_begin>.
    Found 1-bit register for signal <line_clock>.
    Found 1-bit register for signal <line_cond>.
    Found 1-bit register for signal <line_mid>.
    Found 1-bit register for signal <no_of_pulses>.
    Found 10-bit down counter for signal <spldiv_downcount>.
    Found 14 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <Tri_level_timer> synthesized.


Synthesizing Unit <period_dual_count3>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 13-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 13-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count3> synthesized.


Synthesizing Unit <period_dual_count2>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 12-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count2> synthesized.


Synthesizing Unit <tri_level_channel>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd.
WARNING:Xst:646 - Signal <last_lineframe> is assigned but never used.
WARNING:Xst:646 - Signal <last_count> is assigned but never used.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <tri_level_channel> synthesized.


Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen1>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <sync_genlock_regen1> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <period_dual_count0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 12-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd.
WARNING:Xst:647 - Input <p1_i> is never used.
WARNING:Xst:647 - Input <cs2_i> is never used.
WARNING:Xst:647 - Input <cs3_i> is never used.
WARNING:Xst:647 - Input <cs4_i> is never used.
WARNING:Xst:647 - Input <tsg4_lvl_i> is never used.
WARNING:Xst:647 - Input <tsg3_lvl_i> is never used.
WARNING:Xst:647 - Input <tsg2_lvl_i> is never used.
WARNING:Xst:647 - Input <p0_i> is never used.
WARNING:Xst:646 - Signal <sync_mode> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:653 - Signal <f8g_genlock_resync> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <f4m_genlock_resync> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <genlock_resync_latch> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:646 - Signal <tsg1_ok> is assigned but never used.
    Found 1-bit register for signal <ch1_frame_start_tog>.
    Found 1-bit register for signal <ch1_genlock_sync_tog>.
    Found 1-bit register for signal <f4m_clean_tog>.
    Found 1-bit register for signal <f8g_clean_tog>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <tri_level_module> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 2
# Adders/Subtractors               : 14
 13-bit subtractor                 : 1
 12-bit subtractor                 : 7
 11-bit adder                      : 1
 11-bit subtractor                 : 1
 10-bit subtractor                 : 1
 6-bit subtractor                  : 1
 2-bit adder                       : 1
 4-bit subtractor                  : 1
# Counters                         : 11
 24-bit down counter               : 1
 6-bit down counter                : 2
 6-bit up counter                  : 1
 12-bit down counter               : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
 10-bit down counter               : 1
 4-bit up counter                  : 1
# Registers                        : 152
 1-bit register                    : 131
 2-bit register                    : 3
 11-bit register                   : 3
 6-bit register                    : 1
 3-bit register                    : 1
 12-bit register                   : 7
 13-bit register                   : 1
 4-bit register                    : 2
 10-bit register                   : 2
 24-bit register                   : 1
# Comparators                      : 2
 11-bit comparator equal           : 1
 11-bit comparator not equal       : 1
# Multiplexers                     : 2
 10-bit 2-to-1 multiplexer         : 1
 4-bit 2-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <frame_cond> is unconnected in block <tri_level_timing>.
WARNING:Xst:1291 - FF/Latch <last_count> is unconnected in block <tri_level_timing>.
WARNING:Xst:1291 - FF/Latch <line_cond> is unconnected in block <tri_level_timing>.
WARNING:Xst:1291 - FF/Latch <frame_clock> is unconnected in block <tri_level_timing>.
WARNING:Xst:1291 - FF/Latch <frame_1> is unconnected in block <tri_level_timing>.
WARNING:Xst:1291 - FF/Latch <frame_0> is unconnected in block <tri_level_timing>.
WARNING:Xst:1291 - FF/Latch <lvlsample_db> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <tsg_level> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <tsg_ok> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_1> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_0> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_2> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <reset_genmon_o> is unconnected in block <reset_sequencer_1>.
WARNING:Xst:1988 - Unit <Tri_level_timer>: instances <Mcompar__n0036>, <Mcompar__n0030> of unit <LPM_COMPARE_2> and unit <LPM_COMPARE_1> are dual, second instance is removed
WARNING:Xst:1710 - FF/Latch  <lpf_o_4> (without init value) is constant in block <serial_interface>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <lpf_o_8> (without init value) is constant in block <serial_interface>.

Optimizing unit <tri_level_module> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <period_dual_count2> ...

Optimizing unit <period_dual_count3> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <serial_interface> ...
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_6 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_5 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_2 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.

Optimizing unit <period_dual_count0> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen1> ...

Optimizing unit <reset_sequencer> ...

Optimizing unit <sync_statemachine> ...

Optimizing unit <Tri_level_timer> ...

Optimizing unit <tri_level_channel> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_framerate_x2_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_frame_cond> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_last_count> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_line_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_line_clock> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_line_cond> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_line_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_frame_clock> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_frame_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_line_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_line_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_line_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_line_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_line_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_frame_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_line_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_line_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_line_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_line_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_statemachine_lvlsample_db> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_statemachine_tsg_level> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_statemachine_tsg_ok> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_statemachine_state_db_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_statemachine_state_db_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_statemachine_state_db_2> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Register Tri_Level_Channel_1_serial_interfacing_lpf_o_10 equivalent to Tri_Level_Channel_1_serial_interfacing_div10_11_o has been removed
Register Tri_Level_Channel_1_serial_interfacing_lpf_o_0 equivalent to Tri_Level_Channel_1_serial_interfacing_div10_11_o has been removed
Register Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_0 equivalent to Tri_Level_Channel_1_serial_interfacing_sysclk_sel_o has been removed
Register Tri_Level_Channel_1_serial_interfacing_lpf_o_7 equivalent to Tri_Level_Channel_1_serial_interfacing_lpf_o_9 has been removed
Register Tri_Level_Channel_1_serial_interfacing_lpf_o_1 equivalent to Tri_Level_Channel_1_serial_interfacing_lpf_o_9 has been removed
Register Tri_Level_Channel_1_serial_interfacing_lpf_o_3 equivalent to Tri_Level_Channel_1_serial_interfacing_lpf_o_9 has been removed
Register Tri_Level_Channel_1_serial_interfacing_lpf_o_6 equivalent to Tri_Level_Channel_1_serial_interfacing_lpf_o_2 has been removed
Register Tri_Level_Channel_1_serial_interfacing_lpf_o_5 equivalent to Tri_Level_Channel_1_serial_interfacing_lpf_o_2 has been removed
Register Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_1 equivalent to Tri_Level_Channel_1_serial_interfacing_spl_div_o_5 has been removed
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 23.
FlipFlop Tri_Level_Channel_1_serial_interfacing_bitptr_0 has been replicated 1 time(s)
FlipFlop Tri_Level_Channel_1_serial_interfacing_bitptr_3 has been replicated 1 time(s)
FlipFlop Tri_Level_Channel_1_frame_sync_delaying_frame_sync_o has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     453  out of   1920    23%  
 Number of Slice Flip Flops:           399  out of   3840    10%  
 Number of 4 input LUTs:               790  out of   3840    20%  
 Number of bonded IOBs:                 48  out of    141    34%  
 Number of GCLKs:                        4  out of      8    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1484_i                            | IBUFG+BUFG             | 71    |
Tri_Level_Channel_1_genlock_sync:Q | NONE                   | 1     |
Tri_Level_Channel_1_tri_level_timing_statemachine_div_1:Q| NONE                   | 15    |
f4m_genlock_regen_sync_period_counting_sync_o:Q| NONE                   | 1     |
f8g_genlock_regen_sync_period_counting_sync_o:Q| NONE                   | 1     |
Tri_Level_Channel_1_frame_sync_delaying_frame_sync_o_1:Q| NONE                   | 1     |
f1485_i                            | IBUFG+BUFG             | 237   |
Tri_Level_Channel_1_tri_level_timing_statemachine_dac_f74:Q| NONE                   | 9     |
sck_i                              | BUFGP                  | 47    |
Tri_Level_Channel_1_tri_level_timing_f148_div:Q| NONE                   | 16    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.890ns (Maximum Frequency: 112.486MHz)
   Minimum input arrival time before clock: 5.286ns
   Maximum output required time after clock: 6.200ns
   Maximum combinational path delay: 6.384ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\trilevelmodule/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/tri_level_module.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 42364 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...
Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:98c06f) REAL time: 0 secs 

              Pl_Group:: Id=20 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: Id=20 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
                Pl_Window:: xMin=4 yMin=2 xMax=9 yMax=23
                  percent=0.000000 minWidth=0 minHeight=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: HS Constraint::
              Pl_Group:: Id=20 numComps=12 locked=FALSE active=FALSE level=0
clientId=0
                Pl_Window:: xMin=4 yMin=2 xMax=9 yMax=23
                  percent=0.000000 minWidth=0 minHeight=0
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<0> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<0> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 9
Comp = reset_sequencer_1_reset_delay_count<2> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<2> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 8
Comp = reset_sequencer_1_reset_delay_count<4> type = LUT numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
Comp = reset_sequencer_1_reset_delay_count<4> type = FF numpins = 0
              Pl_Group:: HS Constraint::
              Pl_Group:: Id=35 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<10> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<10> type = FF numpins = 0
              Pl_Group:: Id=38 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<11> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<11> type = FF numpins = 0
              Pl_Group:: Id=40 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<12> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<12> type = FF numpins = 0
              Pl_Group:: Id=41 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<20> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<20> type = FF numpins = 0
              Pl_Group:: Id=43 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<21> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<21> type = FF numpins = 0
              Pl_Group:: Id=46 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<14> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<14> type = FF numpins = 0
              Pl_Group:: Id=47 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<22> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<22> type = FF numpins = 0
              Pl_Group:: Id=50 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<15> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<15> type = FF numpins = 0
              Pl_Group:: Id=53 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<16> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<16> type = FF numpins = 0
              Pl_Group:: Id=54 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<24> type = LUT numpins = 6
Comp = reset_sequencer_1_tick_160ms_count<24> type = FF numpins = 0
              Pl_Group:: Id=58 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<17> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<17> type = FF numpins = 0
              Pl_Group:: Id=60 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<18> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<18> type = FF numpins = 0
              Pl_Group:: Id=62 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<19> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<19> type = FF numpins = 0
              Pl_Group:: Id=155 numComps=4 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<13> type = LUT numpins = 11
Comp = reset_sequencer_1_tick_160ms_count<13> type = LUT numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<13> type = FF numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<13> type = FF numpins = 0
              Pl_Group:: Id=156 numComps=3 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_genlock type = LUT numpins = 11
Comp = reset_sequencer_1_reset_genlock type = LUT numpins = 0
Comp = reset_sequencer_1_reset_genlock type = FF numpins = 0
              Pl_Group:: Id=218 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<0> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<0> type = FF numpins = 0
              Pl_Group:: Id=219 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<1> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<1> type = FF numpins = 0
              Pl_Group:: Id=220 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<2> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<2> type = FF numpins = 0
              Pl_Group:: Id=221 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<3> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<3> type = FF numpins = 0
              Pl_Group:: Id=222 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<4> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<4> type = FF numpins = 0
              Pl_Group:: Id=223 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<5> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<5> type = FF numpins = 0
              Pl_Group:: Id=224 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<6> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<6> type = FF numpins = 0
              Pl_Group:: Id=225 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<7> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<7> type = FF numpins = 0
              Pl_Group:: Id=226 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<8> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<8> type = FF numpins = 0
              Pl_Group:: Id=227 numComps=2 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<9> type = LUT numpins = 5
Comp = reset_sequencer_1_tick_160ms_count<9> type = FF numpins = 0
              Pl_Group:: Id=425 numComps=1 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_reset_genlock_o type = FF numpins = 4
              Pl_Group:: Id=264 numComps=3 locked=FALSE active=FALSE level=0
clientId=0
Comp = reset_sequencer_1_tick_160ms_count<23> type = LUT numpins = 10
Comp = reset_sequencer_1_tick_160ms_count<23> type = LUT numpins = 0
Comp = reset_sequencer_1_tick_160ms_count<23> type = FF numpins = 0
......
.......................
Phase 3.4
...............................
Phase 3.4 (Checksum:1c9c37d) REAL time: 4 secs 

Phase 4.28
Phase 4.28 (Checksum:26259fc) REAL time: 4 secs 

Phase 5.8
...........................................................
..
..................................................................................................................
......................
...............
........................................................
..
Phase 5.8 (Checksum:bda672) REAL time: 16 secs 

Phase 6.29
Phase 6.29 (Checksum:39386fa) REAL time: 16 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 16 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 29 secs 


Design Summary:
Number of errors:      0
Number of warnings:    3
Logic Utilization:
  Number of Slice Flip Flops:         388 out of   3,840   10%
  Number of 4 input LUTs:             742 out of   3,840   19%
Logic Distribution:
  Number of occupied Slices:                          508 out of   1,920   26%
Total Number 4 input LUTs:            763 out of   3,840   19%
  Number used as logic:                742
  Number used as a route-thru:          21
  Number of bonded IOBs:               49 out of     141   34%
    IOB Flip Flops:                     8
  Number of Block RAMs:                3 out of      12   25%
  Number of GCLKs:                     4 out of       8   50%

Total equivalent gate count for design:  205,515
Additional JTAG gate count for IOBs:  2,352
Peak Memory Usage:  102 MB

Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -ol high -timing -cm speed -ignore_keep_hierarchy -pr b -k 4 -c 100 -tx off -bp -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            49 out of 141    34%
      Number of LOCed External IOBs   49 out of 49    100%

   Number of RAMB16s                   3 out of 12     25%
   Number of Slices                  508 out of 1920   26%

   Number of BUFGMUXs                  4 out of 8      50%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:98a705) REAL time: 2 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 2 secs 


Phase 1: 3202 unrouted;       REAL time: 3 secs 

Phase 2: 2846 unrouted;       REAL time: 3 secs 

Phase 3: 887 unrouted;       REAL time: 4 secs 

Phase 4: 887 unrouted; (4687)      REAL time: 4 secs 

Phase 5: 898 unrouted; (3782)      REAL time: 4 secs 

Phase 6: 902 unrouted; (2939)      REAL time: 4 secs 

Phase 7: 0 unrouted; (2369)      REAL time: 5 secs 

Total REAL time to Router completion: 31 secs 
Total CPU time to Router completion: 15 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
| Tri_Level_Channel_1_clk |  BUFGMUX7| No   |   92 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|       sck_i_BUFGP       |  BUFGMUX0| No   |   43 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|             f1484       |  BUFGMUX2| No   |   54 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|             f1485       |  BUFGMUX3| No   |   73 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|     f1485_i_IBUFG       |   Local  |      |   21 |  1.023     |  2.330      |
+-------------------------+----------+------+------+------------+-------------+
|Tri_Level_Channel_1_genl |          |      |      |            |             |
|                ock_sync |   Local  |      |    4 |  0.000     |  2.748      |
+-------------------------+----------+------+------+------------+-------------+
|Tri_Level_Channel_1_fram |          |      |      |            |             |
|e_sync_delaying_frame_sy |          |      |      |            |             |
|                  nc_o_1 |   Local  |      |   43 |  0.000     |  3.226      |
+-------------------------+----------+------+------+------------+-------------+
|Tri_Level_Channel_1_tri_ |          |      |      |            |             |
|level_timing_statemachin |          |      |      |            |             |
|               e_dac_f74 |   Local  |      |    8 |  0.523     |  1.270      |
+-------------------------+----------+------+------+------------+-------------+
|Tri_Level_Channel_1_tri_ |          |      |      |            |             |
|level_timing_statemachin |          |      |      |            |             |
|                e_div<1> |   Local  |      |   15 |  1.743     |  2.952      |
+-------------------------+----------+------+------+------------+-------------+
|Tri_Level_Channel_1_tri_ |          |      |      |            |             |
|   level_timing_f148_div |   Local  |      |   18 |  0.939     |  2.545      |
+-------------------------+----------+------+------+------------+-------------+
|f8g_genlock_regen_sync_p |          |      |      |            |             |
|   eriod_counting_sync_o |   Local  |      |    6 |  0.000     |  1.358      |
+-------------------------+----------+------+------+------------+-------------+
|f4m_genlock_regen_sync_p |          |      |      |            |             |
|   eriod_counting_sync_o |   Local  |      |    6 |  0.000     |  1.331      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 37

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1485_i_IBUFG" PERIOD =  6.700 nS    | 6.700ns    | 6.455ns    | 4    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
* NET "f1484_i_IBUFG" PERIOD =  6.700 nS    | 6.700ns    | 6.737ns    | 6    
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 38 secs 
Total CPU time to PAR completion: 16 secs 

Peak Memory Usage:  76 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 1 errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jul 14 12:12:12 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully



Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jul 14 12:12:15 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Generate Programming File".

Completed process "Generate Programming File".


