-- ==============================================================
-- Generated by Vitis HLS v2023.2.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity main_func is
generic (
    C_M_AXI_FM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_FM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_FM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_FM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_FM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_FM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_FM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_FM_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_WT_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_WT_ID_WIDTH : INTEGER := 1;
    C_M_AXI_WT_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_WT_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_WT_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_WT_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_WT_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_WT_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_FM_USER_VALUE : INTEGER := 0;
    C_M_AXI_FM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_FM_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_WT_USER_VALUE : INTEGER := 0;
    C_M_AXI_WT_PROT_VALUE : INTEGER := 0;
    C_M_AXI_WT_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_fm_AWVALID : OUT STD_LOGIC;
    m_axi_fm_AWREADY : IN STD_LOGIC;
    m_axi_fm_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_ADDR_WIDTH-1 downto 0);
    m_axi_fm_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_ID_WIDTH-1 downto 0);
    m_axi_fm_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_fm_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fm_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fm_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fm_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fm_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fm_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_AWUSER_WIDTH-1 downto 0);
    m_axi_fm_WVALID : OUT STD_LOGIC;
    m_axi_fm_WREADY : IN STD_LOGIC;
    m_axi_fm_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_DATA_WIDTH-1 downto 0);
    m_axi_fm_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_DATA_WIDTH/8-1 downto 0);
    m_axi_fm_WLAST : OUT STD_LOGIC;
    m_axi_fm_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_ID_WIDTH-1 downto 0);
    m_axi_fm_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_WUSER_WIDTH-1 downto 0);
    m_axi_fm_ARVALID : OUT STD_LOGIC;
    m_axi_fm_ARREADY : IN STD_LOGIC;
    m_axi_fm_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_ADDR_WIDTH-1 downto 0);
    m_axi_fm_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_ID_WIDTH-1 downto 0);
    m_axi_fm_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_fm_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fm_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fm_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fm_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fm_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fm_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_ARUSER_WIDTH-1 downto 0);
    m_axi_fm_RVALID : IN STD_LOGIC;
    m_axi_fm_RREADY : OUT STD_LOGIC;
    m_axi_fm_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_FM_DATA_WIDTH-1 downto 0);
    m_axi_fm_RLAST : IN STD_LOGIC;
    m_axi_fm_RID : IN STD_LOGIC_VECTOR (C_M_AXI_FM_ID_WIDTH-1 downto 0);
    m_axi_fm_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_FM_RUSER_WIDTH-1 downto 0);
    m_axi_fm_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_BVALID : IN STD_LOGIC;
    m_axi_fm_BREADY : OUT STD_LOGIC;
    m_axi_fm_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_BID : IN STD_LOGIC_VECTOR (C_M_AXI_FM_ID_WIDTH-1 downto 0);
    m_axi_fm_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_FM_BUSER_WIDTH-1 downto 0);
    m_axi_wt_AWVALID : OUT STD_LOGIC;
    m_axi_wt_AWREADY : IN STD_LOGIC;
    m_axi_wt_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_ADDR_WIDTH-1 downto 0);
    m_axi_wt_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_ID_WIDTH-1 downto 0);
    m_axi_wt_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_wt_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_wt_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_wt_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_wt_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_wt_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_wt_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_AWUSER_WIDTH-1 downto 0);
    m_axi_wt_WVALID : OUT STD_LOGIC;
    m_axi_wt_WREADY : IN STD_LOGIC;
    m_axi_wt_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_DATA_WIDTH-1 downto 0);
    m_axi_wt_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_DATA_WIDTH/8-1 downto 0);
    m_axi_wt_WLAST : OUT STD_LOGIC;
    m_axi_wt_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_ID_WIDTH-1 downto 0);
    m_axi_wt_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_WUSER_WIDTH-1 downto 0);
    m_axi_wt_ARVALID : OUT STD_LOGIC;
    m_axi_wt_ARREADY : IN STD_LOGIC;
    m_axi_wt_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_ADDR_WIDTH-1 downto 0);
    m_axi_wt_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_ID_WIDTH-1 downto 0);
    m_axi_wt_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_wt_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_wt_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_wt_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_wt_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_wt_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_wt_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_ARUSER_WIDTH-1 downto 0);
    m_axi_wt_RVALID : IN STD_LOGIC;
    m_axi_wt_RREADY : OUT STD_LOGIC;
    m_axi_wt_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_WT_DATA_WIDTH-1 downto 0);
    m_axi_wt_RLAST : IN STD_LOGIC;
    m_axi_wt_RID : IN STD_LOGIC_VECTOR (C_M_AXI_WT_ID_WIDTH-1 downto 0);
    m_axi_wt_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_WT_RUSER_WIDTH-1 downto 0);
    m_axi_wt_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_BVALID : IN STD_LOGIC;
    m_axi_wt_BREADY : OUT STD_LOGIC;
    m_axi_wt_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_BID : IN STD_LOGIC_VECTOR (C_M_AXI_WT_ID_WIDTH-1 downto 0);
    m_axi_wt_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_WT_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of main_func is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "main_func_main_func,hls_ip_2023_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=5235393,HLS_SYN_TPT=none,HLS_SYN_MEM=178,HLS_SYN_DSP=0,HLS_SYN_FF=6927,HLS_SYN_LUT=8987,HLS_VERSION=2023_2_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (48 downto 0) := "0000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (48 downto 0) := "0000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (48 downto 0) := "0000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (48 downto 0) := "0000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (48 downto 0) := "0000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (48 downto 0) := "0000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (48 downto 0) := "0001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (48 downto 0) := "0010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (48 downto 0) := "0100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (48 downto 0) := "1000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant C_M_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv17_3200 : STD_LOGIC_VECTOR (16 downto 0) := "00011001000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal input_feature_map : STD_LOGIC_VECTOR (63 downto 0);
    signal weights_3x3 : STD_LOGIC_VECTOR (63 downto 0);
    signal bias_3x3 : STD_LOGIC_VECTOR (63 downto 0);
    signal weights_1x1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bias_1x1 : STD_LOGIC_VECTOR (63 downto 0);
    signal output_feature_map : STD_LOGIC_VECTOR (63 downto 0);
    signal weight_buf3x3_0_0_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal weight_buf3x3_0_0_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal weight_buf3x3_0_0_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal weight_buf3x3_0_1_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal weight_buf3x3_0_1_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal weight_buf3x3_0_1_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal weight_buf3x3_0_2_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal weight_buf3x3_0_2_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal weight_buf3x3_0_2_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal weight_buf3x3_1_0_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal weight_buf3x3_1_0_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal weight_buf3x3_1_0_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal weight_buf3x3_1_1_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal weight_buf3x3_1_1_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal weight_buf3x3_1_1_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal weight_buf3x3_1_2_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal weight_buf3x3_1_2_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal weight_buf3x3_1_2_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal weight_buf3x3_2_0_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal weight_buf3x3_2_0_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal weight_buf3x3_2_0_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal weight_buf3x3_2_1_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal weight_buf3x3_2_1_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal weight_buf3x3_2_1_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal weight_buf3x3_2_2_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal weight_buf3x3_2_2_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal weight_buf3x3_2_2_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal bias_buf3x3_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal bias_buf3x3_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal bias_buf3x3_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal weight_buf1x1_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_buf1x1_0_ce0 : STD_LOGIC;
    signal weight_buf1x1_0_we0 : STD_LOGIC;
    signal weight_buf1x1_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal weight_buf1x1_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_buf1x1_1_ce0 : STD_LOGIC;
    signal weight_buf1x1_1_we0 : STD_LOGIC;
    signal weight_buf1x1_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal weight_buf1x1_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_buf1x1_2_ce0 : STD_LOGIC;
    signal weight_buf1x1_2_we0 : STD_LOGIC;
    signal weight_buf1x1_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal bias_buf1x1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal bias_buf1x1_ce0 : STD_LOGIC;
    signal bias_buf1x1_we0 : STD_LOGIC;
    signal bias_buf1x1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal inBuffer3x3_0_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal inBuffer3x3_0_0_ce0 : STD_LOGIC;
    signal inBuffer3x3_0_0_we0 : STD_LOGIC;
    signal inBuffer3x3_0_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal inBuffer3x3_0_0_ce1 : STD_LOGIC;
    signal inBuffer3x3_0_0_we1 : STD_LOGIC;
    signal inBuffer3x3_0_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal inBuffer3x3_0_1_ce0 : STD_LOGIC;
    signal inBuffer3x3_0_1_we0 : STD_LOGIC;
    signal inBuffer3x3_0_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal inBuffer3x3_0_1_ce1 : STD_LOGIC;
    signal inBuffer3x3_0_1_we1 : STD_LOGIC;
    signal inBuffer3x3_0_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal inBuffer3x3_0_2_ce0 : STD_LOGIC;
    signal inBuffer3x3_0_2_we0 : STD_LOGIC;
    signal inBuffer3x3_0_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal inBuffer3x3_0_2_ce1 : STD_LOGIC;
    signal inBuffer3x3_0_2_we1 : STD_LOGIC;
    signal inBuffer3x3_1_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal inBuffer3x3_1_0_ce0 : STD_LOGIC;
    signal inBuffer3x3_1_0_we0 : STD_LOGIC;
    signal inBuffer3x3_1_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal inBuffer3x3_1_0_ce1 : STD_LOGIC;
    signal inBuffer3x3_1_0_we1 : STD_LOGIC;
    signal inBuffer3x3_1_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal inBuffer3x3_1_1_ce0 : STD_LOGIC;
    signal inBuffer3x3_1_1_we0 : STD_LOGIC;
    signal inBuffer3x3_1_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal inBuffer3x3_1_1_ce1 : STD_LOGIC;
    signal inBuffer3x3_1_1_we1 : STD_LOGIC;
    signal inBuffer3x3_1_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal inBuffer3x3_1_2_ce0 : STD_LOGIC;
    signal inBuffer3x3_1_2_we0 : STD_LOGIC;
    signal inBuffer3x3_1_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal inBuffer3x3_1_2_ce1 : STD_LOGIC;
    signal inBuffer3x3_1_2_we1 : STD_LOGIC;
    signal inBuffer3x3_2_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal inBuffer3x3_2_0_ce0 : STD_LOGIC;
    signal inBuffer3x3_2_0_we0 : STD_LOGIC;
    signal inBuffer3x3_2_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal inBuffer3x3_2_0_ce1 : STD_LOGIC;
    signal inBuffer3x3_2_0_we1 : STD_LOGIC;
    signal inBuffer3x3_2_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal inBuffer3x3_2_1_ce0 : STD_LOGIC;
    signal inBuffer3x3_2_1_we0 : STD_LOGIC;
    signal inBuffer3x3_2_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal inBuffer3x3_2_1_ce1 : STD_LOGIC;
    signal inBuffer3x3_2_1_we1 : STD_LOGIC;
    signal inBuffer3x3_2_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal inBuffer3x3_2_2_ce0 : STD_LOGIC;
    signal inBuffer3x3_2_2_we0 : STD_LOGIC;
    signal inBuffer3x3_2_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal inBuffer3x3_2_2_ce1 : STD_LOGIC;
    signal inBuffer3x3_2_2_we1 : STD_LOGIC;
    signal outBuffer3x3_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal outBuffer3x3_0_ce0 : STD_LOGIC;
    signal outBuffer3x3_0_we0 : STD_LOGIC;
    signal outBuffer3x3_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal outBuffer3x3_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal outBuffer3x3_1_ce0 : STD_LOGIC;
    signal outBuffer3x3_1_we0 : STD_LOGIC;
    signal outBuffer3x3_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal outBuffer3x3_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal outBuffer3x3_2_ce0 : STD_LOGIC;
    signal outBuffer3x3_2_we0 : STD_LOGIC;
    signal outBuffer3x3_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal outBuffer1x1_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal outBuffer1x1_ce0 : STD_LOGIC;
    signal outBuffer1x1_we0 : STD_LOGIC;
    signal outBuffer1x1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal wt_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal output_feature_map_read_reg_867 : STD_LOGIC_VECTOR (63 downto 0);
    signal input_feature_map_read_reg_872 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln_reg_877 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln1_reg_883 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln2_reg_889 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln3_reg_895 : STD_LOGIC_VECTOR (62 downto 0);
    signal select_ln62_1_fu_638_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln62_1_reg_924 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal trunc_ln62_fu_646_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln62_reg_929 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_41_fu_651_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_41_reg_934 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_36_fu_655_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_reg_939 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln62_fu_840_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln62_reg_1034 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_start : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_done : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_idle : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_ready : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWVALID : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_WVALID : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_WLAST : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARVALID : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_RREADY : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_BREADY : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_0_ap_vld : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_1_ap_vld : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_2_ap_vld : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_0_ap_vld : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_1_ap_vld : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_2_ap_vld : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_0_ap_vld : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_1_ap_vld : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_2_ap_vld : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_0_ap_vld : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_1_ap_vld : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_2_ap_vld : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_0_ap_vld : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_1_ap_vld : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_2_ap_vld : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_0_ap_vld : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_1_ap_vld : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_2_ap_vld : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_0_ap_vld : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_1_ap_vld : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_2_ap_vld : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_0_ap_vld : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_1_ap_vld : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_2_ap_vld : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_0_ap_vld : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_1_ap_vld : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_2_ap_vld : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_start : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_done : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_idle : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_ready : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWVALID : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_WVALID : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_WLAST : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARVALID : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_RREADY : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_BREADY : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_0_ap_vld : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_1_ap_vld : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_2_ap_vld : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_start : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_done : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_idle : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_ready : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWVALID : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_WVALID : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_WLAST : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARVALID : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_RREADY : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_BREADY : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_0_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_0_we0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_1_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_1_we0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_2_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_2_we0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_start : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_done : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_idle : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_ready : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWVALID : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_WVALID : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_WLAST : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARVALID : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_RREADY : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_BREADY : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_bias_buf1x1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_bias_buf1x1_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_bias_buf1x1_we0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_bias_buf1x1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_start : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_done : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_idle : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_ready : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWVALID : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_WVALID : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_WLAST : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARVALID : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_RREADY : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_BREADY : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_we0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_ce1 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_we1 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_we0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_ce1 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_we1 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_we0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_ce1 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_we1 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_we0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_ce1 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_we1 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_we0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_ce1 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_we1 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_we0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_ce1 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_we1 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_we0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_ce1 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_we1 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_we0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_ce1 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_we1 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_we0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_ce1 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_we1 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_start : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_done : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_idle : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_ready : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_0_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_0_we0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_0_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_1_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_2_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_0_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_1_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_2_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_0_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_1_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_2_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_1_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_1_we0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_2_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_2_we0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_start : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_done : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_idle : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_ready : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_bias_buf1x1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_bias_buf1x1_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_0_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_1_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_2_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_0_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_1_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_2_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer1x1_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer1x1_ce0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer1x1_we0 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer1x1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_start : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_done : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_idle : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_ready : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWVALID : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WVALID : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WLAST : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARVALID : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_RREADY : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_BREADY : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_outBuffer1x1_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_outBuffer1x1_ce0 : STD_LOGIC;
    signal fm_AWVALID : STD_LOGIC;
    signal fm_AWREADY : STD_LOGIC;
    signal fm_WVALID : STD_LOGIC;
    signal fm_WREADY : STD_LOGIC;
    signal fm_ARVALID : STD_LOGIC;
    signal fm_ARREADY : STD_LOGIC;
    signal fm_RVALID : STD_LOGIC;
    signal fm_RREADY : STD_LOGIC;
    signal fm_RDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal fm_RFIFONUM : STD_LOGIC_VECTOR (9 downto 0);
    signal fm_BVALID : STD_LOGIC;
    signal fm_BREADY : STD_LOGIC;
    signal wt_AWREADY : STD_LOGIC;
    signal wt_WREADY : STD_LOGIC;
    signal wt_ARVALID : STD_LOGIC;
    signal wt_ARREADY : STD_LOGIC;
    signal wt_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal wt_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal wt_RVALID : STD_LOGIC;
    signal wt_RREADY : STD_LOGIC;
    signal wt_RDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal wt_RFIFONUM : STD_LOGIC_VECTOR (9 downto 0);
    signal wt_BVALID : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln56_fu_600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (48 downto 0);
    signal ap_NS_fsm_state46 : STD_LOGIC;
    signal grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm_state48 : STD_LOGIC;
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal sext_ln17_5_fu_557_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln22_fu_567_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln25_fu_577_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln29_fu_587_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tj_fu_214 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal add_ln57_fu_666_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ti_fu_218 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal indvar_flatten106_fu_222 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln56_1_fu_606_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln57_fu_624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln56_fu_618_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln62_fu_630_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln62_fu_840_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln62_fu_840_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal mul_ln62_fu_840_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component main_func_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_wt_AWVALID : OUT STD_LOGIC;
        m_axi_wt_AWREADY : IN STD_LOGIC;
        m_axi_wt_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_wt_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_wt_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_WVALID : OUT STD_LOGIC;
        m_axi_wt_WREADY : IN STD_LOGIC;
        m_axi_wt_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_wt_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_WLAST : OUT STD_LOGIC;
        m_axi_wt_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_ARVALID : OUT STD_LOGIC;
        m_axi_wt_ARREADY : IN STD_LOGIC;
        m_axi_wt_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_wt_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_wt_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_RVALID : IN STD_LOGIC;
        m_axi_wt_RREADY : OUT STD_LOGIC;
        m_axi_wt_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_wt_RLAST : IN STD_LOGIC;
        m_axi_wt_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_wt_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_BVALID : IN STD_LOGIC;
        m_axi_wt_BREADY : OUT STD_LOGIC;
        m_axi_wt_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln17_5 : IN STD_LOGIC_VECTOR (62 downto 0);
        weight_buf3x3_0_0_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_0_0_0_ap_vld : OUT STD_LOGIC;
        weight_buf3x3_0_0_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_0_0_1_ap_vld : OUT STD_LOGIC;
        weight_buf3x3_0_0_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_0_0_2_ap_vld : OUT STD_LOGIC;
        weight_buf3x3_0_1_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_0_1_0_ap_vld : OUT STD_LOGIC;
        weight_buf3x3_0_1_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_0_1_1_ap_vld : OUT STD_LOGIC;
        weight_buf3x3_0_1_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_0_1_2_ap_vld : OUT STD_LOGIC;
        weight_buf3x3_0_2_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_0_2_0_ap_vld : OUT STD_LOGIC;
        weight_buf3x3_0_2_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_0_2_1_ap_vld : OUT STD_LOGIC;
        weight_buf3x3_0_2_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_0_2_2_ap_vld : OUT STD_LOGIC;
        weight_buf3x3_1_0_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_1_0_0_ap_vld : OUT STD_LOGIC;
        weight_buf3x3_1_0_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_1_0_1_ap_vld : OUT STD_LOGIC;
        weight_buf3x3_1_0_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_1_0_2_ap_vld : OUT STD_LOGIC;
        weight_buf3x3_1_1_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_1_1_0_ap_vld : OUT STD_LOGIC;
        weight_buf3x3_1_1_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_1_1_1_ap_vld : OUT STD_LOGIC;
        weight_buf3x3_1_1_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_1_1_2_ap_vld : OUT STD_LOGIC;
        weight_buf3x3_1_2_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_1_2_0_ap_vld : OUT STD_LOGIC;
        weight_buf3x3_1_2_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_1_2_1_ap_vld : OUT STD_LOGIC;
        weight_buf3x3_1_2_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_1_2_2_ap_vld : OUT STD_LOGIC;
        weight_buf3x3_2_0_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_2_0_0_ap_vld : OUT STD_LOGIC;
        weight_buf3x3_2_0_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_2_0_1_ap_vld : OUT STD_LOGIC;
        weight_buf3x3_2_0_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_2_0_2_ap_vld : OUT STD_LOGIC;
        weight_buf3x3_2_1_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_2_1_0_ap_vld : OUT STD_LOGIC;
        weight_buf3x3_2_1_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_2_1_1_ap_vld : OUT STD_LOGIC;
        weight_buf3x3_2_1_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_2_1_2_ap_vld : OUT STD_LOGIC;
        weight_buf3x3_2_2_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_2_2_0_ap_vld : OUT STD_LOGIC;
        weight_buf3x3_2_2_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_2_2_1_ap_vld : OUT STD_LOGIC;
        weight_buf3x3_2_2_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_2_2_2_ap_vld : OUT STD_LOGIC );
    end component;


    component main_func_main_func_Pipeline_VITIS_LOOP_22_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_wt_AWVALID : OUT STD_LOGIC;
        m_axi_wt_AWREADY : IN STD_LOGIC;
        m_axi_wt_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_wt_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_wt_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_WVALID : OUT STD_LOGIC;
        m_axi_wt_WREADY : IN STD_LOGIC;
        m_axi_wt_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_wt_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_WLAST : OUT STD_LOGIC;
        m_axi_wt_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_ARVALID : OUT STD_LOGIC;
        m_axi_wt_ARREADY : IN STD_LOGIC;
        m_axi_wt_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_wt_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_wt_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_RVALID : IN STD_LOGIC;
        m_axi_wt_RREADY : OUT STD_LOGIC;
        m_axi_wt_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_wt_RLAST : IN STD_LOGIC;
        m_axi_wt_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_wt_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_BVALID : IN STD_LOGIC;
        m_axi_wt_BREADY : OUT STD_LOGIC;
        m_axi_wt_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln22 : IN STD_LOGIC_VECTOR (62 downto 0);
        bias_buf3x3_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_buf3x3_0_ap_vld : OUT STD_LOGIC;
        bias_buf3x3_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_buf3x3_1_ap_vld : OUT STD_LOGIC;
        bias_buf3x3_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_buf3x3_2_ap_vld : OUT STD_LOGIC );
    end component;


    component main_func_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_wt_AWVALID : OUT STD_LOGIC;
        m_axi_wt_AWREADY : IN STD_LOGIC;
        m_axi_wt_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_wt_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_wt_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_WVALID : OUT STD_LOGIC;
        m_axi_wt_WREADY : IN STD_LOGIC;
        m_axi_wt_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_wt_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_WLAST : OUT STD_LOGIC;
        m_axi_wt_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_ARVALID : OUT STD_LOGIC;
        m_axi_wt_ARREADY : IN STD_LOGIC;
        m_axi_wt_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_wt_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_wt_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_RVALID : IN STD_LOGIC;
        m_axi_wt_RREADY : OUT STD_LOGIC;
        m_axi_wt_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_wt_RLAST : IN STD_LOGIC;
        m_axi_wt_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_wt_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_BVALID : IN STD_LOGIC;
        m_axi_wt_BREADY : OUT STD_LOGIC;
        m_axi_wt_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln25 : IN STD_LOGIC_VECTOR (62 downto 0);
        weight_buf1x1_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weight_buf1x1_0_ce0 : OUT STD_LOGIC;
        weight_buf1x1_0_we0 : OUT STD_LOGIC;
        weight_buf1x1_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf1x1_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weight_buf1x1_1_ce0 : OUT STD_LOGIC;
        weight_buf1x1_1_we0 : OUT STD_LOGIC;
        weight_buf1x1_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf1x1_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weight_buf1x1_2_ce0 : OUT STD_LOGIC;
        weight_buf1x1_2_we0 : OUT STD_LOGIC;
        weight_buf1x1_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component main_func_main_func_Pipeline_VITIS_LOOP_29_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_wt_AWVALID : OUT STD_LOGIC;
        m_axi_wt_AWREADY : IN STD_LOGIC;
        m_axi_wt_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_wt_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_wt_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_WVALID : OUT STD_LOGIC;
        m_axi_wt_WREADY : IN STD_LOGIC;
        m_axi_wt_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_wt_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_WLAST : OUT STD_LOGIC;
        m_axi_wt_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_ARVALID : OUT STD_LOGIC;
        m_axi_wt_ARREADY : IN STD_LOGIC;
        m_axi_wt_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_wt_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_wt_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_RVALID : IN STD_LOGIC;
        m_axi_wt_RREADY : OUT STD_LOGIC;
        m_axi_wt_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_wt_RLAST : IN STD_LOGIC;
        m_axi_wt_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_wt_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_BVALID : IN STD_LOGIC;
        m_axi_wt_BREADY : OUT STD_LOGIC;
        m_axi_wt_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln29 : IN STD_LOGIC_VECTOR (62 downto 0);
        bias_buf1x1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        bias_buf1x1_ce0 : OUT STD_LOGIC;
        bias_buf1x1_we0 : OUT STD_LOGIC;
        bias_buf1x1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component main_func_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_fm_AWVALID : OUT STD_LOGIC;
        m_axi_fm_AWREADY : IN STD_LOGIC;
        m_axi_fm_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_fm_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fm_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_WVALID : OUT STD_LOGIC;
        m_axi_fm_WREADY : IN STD_LOGIC;
        m_axi_fm_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_fm_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_WLAST : OUT STD_LOGIC;
        m_axi_fm_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_ARVALID : OUT STD_LOGIC;
        m_axi_fm_ARREADY : IN STD_LOGIC;
        m_axi_fm_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_fm_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fm_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_RVALID : IN STD_LOGIC;
        m_axi_fm_RREADY : OUT STD_LOGIC;
        m_axi_fm_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_fm_RLAST : IN STD_LOGIC;
        m_axi_fm_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_fm_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_BVALID : IN STD_LOGIC;
        m_axi_fm_BREADY : OUT STD_LOGIC;
        m_axi_fm_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        empty : IN STD_LOGIC_VECTOR (1 downto 0);
        zext_ln43 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_feature_map : IN STD_LOGIC_VECTOR (63 downto 0);
        inBuffer3x3_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inBuffer3x3_0_0_ce0 : OUT STD_LOGIC;
        inBuffer3x3_0_0_we0 : OUT STD_LOGIC;
        inBuffer3x3_0_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inBuffer3x3_0_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inBuffer3x3_0_0_ce1 : OUT STD_LOGIC;
        inBuffer3x3_0_0_we1 : OUT STD_LOGIC;
        inBuffer3x3_0_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inBuffer3x3_0_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inBuffer3x3_0_1_ce0 : OUT STD_LOGIC;
        inBuffer3x3_0_1_we0 : OUT STD_LOGIC;
        inBuffer3x3_0_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inBuffer3x3_0_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inBuffer3x3_0_1_ce1 : OUT STD_LOGIC;
        inBuffer3x3_0_1_we1 : OUT STD_LOGIC;
        inBuffer3x3_0_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inBuffer3x3_0_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inBuffer3x3_0_2_ce0 : OUT STD_LOGIC;
        inBuffer3x3_0_2_we0 : OUT STD_LOGIC;
        inBuffer3x3_0_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inBuffer3x3_0_2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inBuffer3x3_0_2_ce1 : OUT STD_LOGIC;
        inBuffer3x3_0_2_we1 : OUT STD_LOGIC;
        inBuffer3x3_0_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inBuffer3x3_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inBuffer3x3_1_0_ce0 : OUT STD_LOGIC;
        inBuffer3x3_1_0_we0 : OUT STD_LOGIC;
        inBuffer3x3_1_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inBuffer3x3_1_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inBuffer3x3_1_0_ce1 : OUT STD_LOGIC;
        inBuffer3x3_1_0_we1 : OUT STD_LOGIC;
        inBuffer3x3_1_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inBuffer3x3_1_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inBuffer3x3_1_1_ce0 : OUT STD_LOGIC;
        inBuffer3x3_1_1_we0 : OUT STD_LOGIC;
        inBuffer3x3_1_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inBuffer3x3_1_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inBuffer3x3_1_1_ce1 : OUT STD_LOGIC;
        inBuffer3x3_1_1_we1 : OUT STD_LOGIC;
        inBuffer3x3_1_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inBuffer3x3_1_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inBuffer3x3_1_2_ce0 : OUT STD_LOGIC;
        inBuffer3x3_1_2_we0 : OUT STD_LOGIC;
        inBuffer3x3_1_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inBuffer3x3_1_2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inBuffer3x3_1_2_ce1 : OUT STD_LOGIC;
        inBuffer3x3_1_2_we1 : OUT STD_LOGIC;
        inBuffer3x3_1_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inBuffer3x3_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inBuffer3x3_2_0_ce0 : OUT STD_LOGIC;
        inBuffer3x3_2_0_we0 : OUT STD_LOGIC;
        inBuffer3x3_2_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inBuffer3x3_2_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inBuffer3x3_2_0_ce1 : OUT STD_LOGIC;
        inBuffer3x3_2_0_we1 : OUT STD_LOGIC;
        inBuffer3x3_2_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inBuffer3x3_2_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inBuffer3x3_2_1_ce0 : OUT STD_LOGIC;
        inBuffer3x3_2_1_we0 : OUT STD_LOGIC;
        inBuffer3x3_2_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inBuffer3x3_2_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inBuffer3x3_2_1_ce1 : OUT STD_LOGIC;
        inBuffer3x3_2_1_we1 : OUT STD_LOGIC;
        inBuffer3x3_2_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inBuffer3x3_2_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inBuffer3x3_2_2_ce0 : OUT STD_LOGIC;
        inBuffer3x3_2_2_we0 : OUT STD_LOGIC;
        inBuffer3x3_2_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inBuffer3x3_2_2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inBuffer3x3_2_2_ce1 : OUT STD_LOGIC;
        inBuffer3x3_2_2_we1 : OUT STD_LOGIC;
        inBuffer3x3_2_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component main_func_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bias_buf3x3_0_load : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_buf3x3_1_load : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_buf3x3_2_load : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_0_0_0_load : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_0_0_1_load : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_0_0_2_load : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_0_1_0_load : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_0_1_1_load : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_0_1_2_load : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_0_2_0_load : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_0_2_1_load : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_0_2_2_load : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_1_0_0_load : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_1_0_1_load : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_1_0_2_load : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_1_1_0_load : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_1_1_1_load : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_1_1_2_load : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_1_2_0_load : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_1_2_1_load : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_1_2_2_load : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_2_0_0_load : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_2_0_1_load : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_2_0_2_load : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_2_1_0_load : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_2_1_1_load : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_2_1_2_load : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_2_2_0_load : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_2_2_1_load : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_buf3x3_2_2_2_load : IN STD_LOGIC_VECTOR (15 downto 0);
        outBuffer3x3_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        outBuffer3x3_0_ce0 : OUT STD_LOGIC;
        outBuffer3x3_0_we0 : OUT STD_LOGIC;
        outBuffer3x3_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inBuffer3x3_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inBuffer3x3_0_0_ce0 : OUT STD_LOGIC;
        inBuffer3x3_0_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        inBuffer3x3_0_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inBuffer3x3_0_1_ce0 : OUT STD_LOGIC;
        inBuffer3x3_0_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        inBuffer3x3_0_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inBuffer3x3_0_2_ce0 : OUT STD_LOGIC;
        inBuffer3x3_0_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        inBuffer3x3_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inBuffer3x3_1_0_ce0 : OUT STD_LOGIC;
        inBuffer3x3_1_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        inBuffer3x3_1_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inBuffer3x3_1_1_ce0 : OUT STD_LOGIC;
        inBuffer3x3_1_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        inBuffer3x3_1_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inBuffer3x3_1_2_ce0 : OUT STD_LOGIC;
        inBuffer3x3_1_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        inBuffer3x3_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inBuffer3x3_2_0_ce0 : OUT STD_LOGIC;
        inBuffer3x3_2_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        inBuffer3x3_2_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inBuffer3x3_2_1_ce0 : OUT STD_LOGIC;
        inBuffer3x3_2_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        inBuffer3x3_2_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        inBuffer3x3_2_2_ce0 : OUT STD_LOGIC;
        inBuffer3x3_2_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        outBuffer3x3_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        outBuffer3x3_1_ce0 : OUT STD_LOGIC;
        outBuffer3x3_1_we0 : OUT STD_LOGIC;
        outBuffer3x3_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        outBuffer3x3_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        outBuffer3x3_2_ce0 : OUT STD_LOGIC;
        outBuffer3x3_2_we0 : OUT STD_LOGIC;
        outBuffer3x3_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component main_func_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bias_buf1x1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        bias_buf1x1_ce0 : OUT STD_LOGIC;
        bias_buf1x1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_buf1x1_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weight_buf1x1_0_ce0 : OUT STD_LOGIC;
        weight_buf1x1_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_buf1x1_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weight_buf1x1_1_ce0 : OUT STD_LOGIC;
        weight_buf1x1_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_buf1x1_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weight_buf1x1_2_ce0 : OUT STD_LOGIC;
        weight_buf1x1_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        outBuffer3x3_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        outBuffer3x3_0_ce0 : OUT STD_LOGIC;
        outBuffer3x3_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        outBuffer3x3_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        outBuffer3x3_1_ce0 : OUT STD_LOGIC;
        outBuffer3x3_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        outBuffer3x3_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        outBuffer3x3_2_ce0 : OUT STD_LOGIC;
        outBuffer3x3_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        outBuffer1x1_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        outBuffer1x1_ce0 : OUT STD_LOGIC;
        outBuffer1x1_we0 : OUT STD_LOGIC;
        outBuffer1x1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component main_func_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_fm_AWVALID : OUT STD_LOGIC;
        m_axi_fm_AWREADY : IN STD_LOGIC;
        m_axi_fm_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_fm_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fm_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_WVALID : OUT STD_LOGIC;
        m_axi_fm_WREADY : IN STD_LOGIC;
        m_axi_fm_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_fm_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_WLAST : OUT STD_LOGIC;
        m_axi_fm_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_ARVALID : OUT STD_LOGIC;
        m_axi_fm_ARREADY : IN STD_LOGIC;
        m_axi_fm_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_fm_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fm_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_RVALID : IN STD_LOGIC;
        m_axi_fm_RREADY : OUT STD_LOGIC;
        m_axi_fm_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_fm_RLAST : IN STD_LOGIC;
        m_axi_fm_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_fm_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_BVALID : IN STD_LOGIC;
        m_axi_fm_BREADY : OUT STD_LOGIC;
        m_axi_fm_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        zext_ln62_1 : IN STD_LOGIC_VECTOR (16 downto 0);
        empty : IN STD_LOGIC_VECTOR (1 downto 0);
        output_feature_map : IN STD_LOGIC_VECTOR (63 downto 0);
        outBuffer1x1_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        outBuffer1x1_ce0 : OUT STD_LOGIC;
        outBuffer1x1_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component main_func_mul_3ns_15ns_17_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (2 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component main_func_weight_buf1x1_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component main_func_inBuffer3x3_0_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component main_func_outBuffer3x3_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component main_func_outBuffer1x1_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component main_func_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        input_feature_map : OUT STD_LOGIC_VECTOR (63 downto 0);
        weights_3x3 : OUT STD_LOGIC_VECTOR (63 downto 0);
        bias_3x3 : OUT STD_LOGIC_VECTOR (63 downto 0);
        weights_1x1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        bias_1x1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        output_feature_map : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component main_func_fm_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (9 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component main_func_wt_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (9 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    weight_buf1x1_0_U : component main_func_weight_buf1x1_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weight_buf1x1_0_address0,
        ce0 => weight_buf1x1_0_ce0,
        we0 => weight_buf1x1_0_we0,
        d0 => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_0_d0,
        q0 => weight_buf1x1_0_q0);

    weight_buf1x1_1_U : component main_func_weight_buf1x1_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weight_buf1x1_1_address0,
        ce0 => weight_buf1x1_1_ce0,
        we0 => weight_buf1x1_1_we0,
        d0 => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_1_d0,
        q0 => weight_buf1x1_1_q0);

    weight_buf1x1_2_U : component main_func_weight_buf1x1_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weight_buf1x1_2_address0,
        ce0 => weight_buf1x1_2_ce0,
        we0 => weight_buf1x1_2_we0,
        d0 => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_2_d0,
        q0 => weight_buf1x1_2_q0);

    bias_buf1x1_U : component main_func_weight_buf1x1_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => bias_buf1x1_address0,
        ce0 => bias_buf1x1_ce0,
        we0 => bias_buf1x1_we0,
        d0 => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_bias_buf1x1_d0,
        q0 => bias_buf1x1_q0);

    inBuffer3x3_0_0_U : component main_func_inBuffer3x3_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1176,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inBuffer3x3_0_0_address0,
        ce0 => inBuffer3x3_0_0_ce0,
        we0 => inBuffer3x3_0_0_we0,
        d0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_d0,
        q0 => inBuffer3x3_0_0_q0,
        address1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_address1,
        ce1 => inBuffer3x3_0_0_ce1,
        we1 => inBuffer3x3_0_0_we1,
        d1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_d1);

    inBuffer3x3_0_1_U : component main_func_inBuffer3x3_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1176,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inBuffer3x3_0_1_address0,
        ce0 => inBuffer3x3_0_1_ce0,
        we0 => inBuffer3x3_0_1_we0,
        d0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_d0,
        q0 => inBuffer3x3_0_1_q0,
        address1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_address1,
        ce1 => inBuffer3x3_0_1_ce1,
        we1 => inBuffer3x3_0_1_we1,
        d1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_d1);

    inBuffer3x3_0_2_U : component main_func_inBuffer3x3_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1176,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inBuffer3x3_0_2_address0,
        ce0 => inBuffer3x3_0_2_ce0,
        we0 => inBuffer3x3_0_2_we0,
        d0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_d0,
        q0 => inBuffer3x3_0_2_q0,
        address1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_address1,
        ce1 => inBuffer3x3_0_2_ce1,
        we1 => inBuffer3x3_0_2_we1,
        d1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_d1);

    inBuffer3x3_1_0_U : component main_func_inBuffer3x3_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1176,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inBuffer3x3_1_0_address0,
        ce0 => inBuffer3x3_1_0_ce0,
        we0 => inBuffer3x3_1_0_we0,
        d0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_d0,
        q0 => inBuffer3x3_1_0_q0,
        address1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_address1,
        ce1 => inBuffer3x3_1_0_ce1,
        we1 => inBuffer3x3_1_0_we1,
        d1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_d1);

    inBuffer3x3_1_1_U : component main_func_inBuffer3x3_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1176,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inBuffer3x3_1_1_address0,
        ce0 => inBuffer3x3_1_1_ce0,
        we0 => inBuffer3x3_1_1_we0,
        d0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_d0,
        q0 => inBuffer3x3_1_1_q0,
        address1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_address1,
        ce1 => inBuffer3x3_1_1_ce1,
        we1 => inBuffer3x3_1_1_we1,
        d1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_d1);

    inBuffer3x3_1_2_U : component main_func_inBuffer3x3_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1176,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inBuffer3x3_1_2_address0,
        ce0 => inBuffer3x3_1_2_ce0,
        we0 => inBuffer3x3_1_2_we0,
        d0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_d0,
        q0 => inBuffer3x3_1_2_q0,
        address1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_address1,
        ce1 => inBuffer3x3_1_2_ce1,
        we1 => inBuffer3x3_1_2_we1,
        d1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_d1);

    inBuffer3x3_2_0_U : component main_func_inBuffer3x3_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1176,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inBuffer3x3_2_0_address0,
        ce0 => inBuffer3x3_2_0_ce0,
        we0 => inBuffer3x3_2_0_we0,
        d0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_d0,
        q0 => inBuffer3x3_2_0_q0,
        address1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_address1,
        ce1 => inBuffer3x3_2_0_ce1,
        we1 => inBuffer3x3_2_0_we1,
        d1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_d1);

    inBuffer3x3_2_1_U : component main_func_inBuffer3x3_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1176,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inBuffer3x3_2_1_address0,
        ce0 => inBuffer3x3_2_1_ce0,
        we0 => inBuffer3x3_2_1_we0,
        d0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_d0,
        q0 => inBuffer3x3_2_1_q0,
        address1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_address1,
        ce1 => inBuffer3x3_2_1_ce1,
        we1 => inBuffer3x3_2_1_we1,
        d1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_d1);

    inBuffer3x3_2_2_U : component main_func_inBuffer3x3_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1176,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inBuffer3x3_2_2_address0,
        ce0 => inBuffer3x3_2_2_ce0,
        we0 => inBuffer3x3_2_2_we0,
        d0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_d0,
        q0 => inBuffer3x3_2_2_q0,
        address1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_address1,
        ce1 => inBuffer3x3_2_2_ce1,
        we1 => inBuffer3x3_2_2_we1,
        d1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_d1);

    outBuffer3x3_0_U : component main_func_outBuffer3x3_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 3200,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => outBuffer3x3_0_address0,
        ce0 => outBuffer3x3_0_ce0,
        we0 => outBuffer3x3_0_we0,
        d0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_0_d0,
        q0 => outBuffer3x3_0_q0);

    outBuffer3x3_1_U : component main_func_outBuffer3x3_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 3200,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => outBuffer3x3_1_address0,
        ce0 => outBuffer3x3_1_ce0,
        we0 => outBuffer3x3_1_we0,
        d0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_1_d0,
        q0 => outBuffer3x3_1_q0);

    outBuffer3x3_2_U : component main_func_outBuffer3x3_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 3200,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => outBuffer3x3_2_address0,
        ce0 => outBuffer3x3_2_ce0,
        we0 => outBuffer3x3_2_we0,
        d0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_2_d0,
        q0 => outBuffer3x3_2_q0);

    outBuffer1x1_U : component main_func_outBuffer1x1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 153600,
        AddressWidth => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => outBuffer1x1_address0,
        ce0 => outBuffer1x1_ce0,
        we0 => outBuffer1x1_we0,
        d0 => grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer1x1_d0,
        q0 => outBuffer1x1_q0);

    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290 : component main_func_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_start,
        ap_done => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_done,
        ap_idle => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_idle,
        ap_ready => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_ready,
        m_axi_wt_AWVALID => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWVALID,
        m_axi_wt_AWREADY => ap_const_logic_0,
        m_axi_wt_AWADDR => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWADDR,
        m_axi_wt_AWID => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWID,
        m_axi_wt_AWLEN => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWLEN,
        m_axi_wt_AWSIZE => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWSIZE,
        m_axi_wt_AWBURST => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWBURST,
        m_axi_wt_AWLOCK => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWLOCK,
        m_axi_wt_AWCACHE => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWCACHE,
        m_axi_wt_AWPROT => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWPROT,
        m_axi_wt_AWQOS => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWQOS,
        m_axi_wt_AWREGION => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWREGION,
        m_axi_wt_AWUSER => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_AWUSER,
        m_axi_wt_WVALID => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_WVALID,
        m_axi_wt_WREADY => ap_const_logic_0,
        m_axi_wt_WDATA => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_WDATA,
        m_axi_wt_WSTRB => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_WSTRB,
        m_axi_wt_WLAST => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_WLAST,
        m_axi_wt_WID => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_WID,
        m_axi_wt_WUSER => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_WUSER,
        m_axi_wt_ARVALID => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARVALID,
        m_axi_wt_ARREADY => wt_ARREADY,
        m_axi_wt_ARADDR => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARADDR,
        m_axi_wt_ARID => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARID,
        m_axi_wt_ARLEN => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARLEN,
        m_axi_wt_ARSIZE => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARSIZE,
        m_axi_wt_ARBURST => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARBURST,
        m_axi_wt_ARLOCK => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARLOCK,
        m_axi_wt_ARCACHE => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARCACHE,
        m_axi_wt_ARPROT => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARPROT,
        m_axi_wt_ARQOS => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARQOS,
        m_axi_wt_ARREGION => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARREGION,
        m_axi_wt_ARUSER => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARUSER,
        m_axi_wt_RVALID => wt_RVALID,
        m_axi_wt_RREADY => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_RREADY,
        m_axi_wt_RDATA => wt_RDATA,
        m_axi_wt_RLAST => ap_const_logic_0,
        m_axi_wt_RID => ap_const_lv1_0,
        m_axi_wt_RFIFONUM => wt_RFIFONUM,
        m_axi_wt_RUSER => ap_const_lv1_0,
        m_axi_wt_RRESP => ap_const_lv2_0,
        m_axi_wt_BVALID => ap_const_logic_0,
        m_axi_wt_BREADY => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_BREADY,
        m_axi_wt_BRESP => ap_const_lv2_0,
        m_axi_wt_BID => ap_const_lv1_0,
        m_axi_wt_BUSER => ap_const_lv1_0,
        sext_ln17_5 => trunc_ln_reg_877,
        weight_buf3x3_0_0_0 => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_0,
        weight_buf3x3_0_0_0_ap_vld => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_0_ap_vld,
        weight_buf3x3_0_0_1 => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_1,
        weight_buf3x3_0_0_1_ap_vld => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_1_ap_vld,
        weight_buf3x3_0_0_2 => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_2,
        weight_buf3x3_0_0_2_ap_vld => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_2_ap_vld,
        weight_buf3x3_0_1_0 => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_0,
        weight_buf3x3_0_1_0_ap_vld => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_0_ap_vld,
        weight_buf3x3_0_1_1 => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_1,
        weight_buf3x3_0_1_1_ap_vld => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_1_ap_vld,
        weight_buf3x3_0_1_2 => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_2,
        weight_buf3x3_0_1_2_ap_vld => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_2_ap_vld,
        weight_buf3x3_0_2_0 => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_0,
        weight_buf3x3_0_2_0_ap_vld => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_0_ap_vld,
        weight_buf3x3_0_2_1 => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_1,
        weight_buf3x3_0_2_1_ap_vld => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_1_ap_vld,
        weight_buf3x3_0_2_2 => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_2,
        weight_buf3x3_0_2_2_ap_vld => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_2_ap_vld,
        weight_buf3x3_1_0_0 => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_0,
        weight_buf3x3_1_0_0_ap_vld => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_0_ap_vld,
        weight_buf3x3_1_0_1 => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_1,
        weight_buf3x3_1_0_1_ap_vld => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_1_ap_vld,
        weight_buf3x3_1_0_2 => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_2,
        weight_buf3x3_1_0_2_ap_vld => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_2_ap_vld,
        weight_buf3x3_1_1_0 => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_0,
        weight_buf3x3_1_1_0_ap_vld => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_0_ap_vld,
        weight_buf3x3_1_1_1 => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_1,
        weight_buf3x3_1_1_1_ap_vld => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_1_ap_vld,
        weight_buf3x3_1_1_2 => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_2,
        weight_buf3x3_1_1_2_ap_vld => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_2_ap_vld,
        weight_buf3x3_1_2_0 => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_0,
        weight_buf3x3_1_2_0_ap_vld => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_0_ap_vld,
        weight_buf3x3_1_2_1 => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_1,
        weight_buf3x3_1_2_1_ap_vld => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_1_ap_vld,
        weight_buf3x3_1_2_2 => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_2,
        weight_buf3x3_1_2_2_ap_vld => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_2_ap_vld,
        weight_buf3x3_2_0_0 => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_0,
        weight_buf3x3_2_0_0_ap_vld => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_0_ap_vld,
        weight_buf3x3_2_0_1 => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_1,
        weight_buf3x3_2_0_1_ap_vld => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_1_ap_vld,
        weight_buf3x3_2_0_2 => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_2,
        weight_buf3x3_2_0_2_ap_vld => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_2_ap_vld,
        weight_buf3x3_2_1_0 => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_0,
        weight_buf3x3_2_1_0_ap_vld => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_0_ap_vld,
        weight_buf3x3_2_1_1 => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_1,
        weight_buf3x3_2_1_1_ap_vld => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_1_ap_vld,
        weight_buf3x3_2_1_2 => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_2,
        weight_buf3x3_2_1_2_ap_vld => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_2_ap_vld,
        weight_buf3x3_2_2_0 => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_0,
        weight_buf3x3_2_2_0_ap_vld => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_0_ap_vld,
        weight_buf3x3_2_2_1 => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_1,
        weight_buf3x3_2_2_1_ap_vld => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_1_ap_vld,
        weight_buf3x3_2_2_2 => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_2,
        weight_buf3x3_2_2_2_ap_vld => grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_2_ap_vld);

    grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351 : component main_func_main_func_Pipeline_VITIS_LOOP_22_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_start,
        ap_done => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_done,
        ap_idle => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_idle,
        ap_ready => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_ready,
        m_axi_wt_AWVALID => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWVALID,
        m_axi_wt_AWREADY => ap_const_logic_0,
        m_axi_wt_AWADDR => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWADDR,
        m_axi_wt_AWID => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWID,
        m_axi_wt_AWLEN => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWLEN,
        m_axi_wt_AWSIZE => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWSIZE,
        m_axi_wt_AWBURST => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWBURST,
        m_axi_wt_AWLOCK => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWLOCK,
        m_axi_wt_AWCACHE => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWCACHE,
        m_axi_wt_AWPROT => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWPROT,
        m_axi_wt_AWQOS => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWQOS,
        m_axi_wt_AWREGION => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWREGION,
        m_axi_wt_AWUSER => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_AWUSER,
        m_axi_wt_WVALID => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_WVALID,
        m_axi_wt_WREADY => ap_const_logic_0,
        m_axi_wt_WDATA => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_WDATA,
        m_axi_wt_WSTRB => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_WSTRB,
        m_axi_wt_WLAST => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_WLAST,
        m_axi_wt_WID => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_WID,
        m_axi_wt_WUSER => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_WUSER,
        m_axi_wt_ARVALID => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARVALID,
        m_axi_wt_ARREADY => wt_ARREADY,
        m_axi_wt_ARADDR => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARADDR,
        m_axi_wt_ARID => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARID,
        m_axi_wt_ARLEN => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARLEN,
        m_axi_wt_ARSIZE => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARSIZE,
        m_axi_wt_ARBURST => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARBURST,
        m_axi_wt_ARLOCK => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARLOCK,
        m_axi_wt_ARCACHE => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARCACHE,
        m_axi_wt_ARPROT => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARPROT,
        m_axi_wt_ARQOS => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARQOS,
        m_axi_wt_ARREGION => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARREGION,
        m_axi_wt_ARUSER => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARUSER,
        m_axi_wt_RVALID => wt_RVALID,
        m_axi_wt_RREADY => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_RREADY,
        m_axi_wt_RDATA => wt_RDATA,
        m_axi_wt_RLAST => ap_const_logic_0,
        m_axi_wt_RID => ap_const_lv1_0,
        m_axi_wt_RFIFONUM => wt_RFIFONUM,
        m_axi_wt_RUSER => ap_const_lv1_0,
        m_axi_wt_RRESP => ap_const_lv2_0,
        m_axi_wt_BVALID => ap_const_logic_0,
        m_axi_wt_BREADY => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_BREADY,
        m_axi_wt_BRESP => ap_const_lv2_0,
        m_axi_wt_BID => ap_const_lv1_0,
        m_axi_wt_BUSER => ap_const_lv1_0,
        sext_ln22 => trunc_ln1_reg_883,
        bias_buf3x3_0 => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_0,
        bias_buf3x3_0_ap_vld => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_0_ap_vld,
        bias_buf3x3_1 => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_1,
        bias_buf3x3_1_ap_vld => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_1_ap_vld,
        bias_buf3x3_2 => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_2,
        bias_buf3x3_2_ap_vld => grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_2_ap_vld);

    grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364 : component main_func_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_start,
        ap_done => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_done,
        ap_idle => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_idle,
        ap_ready => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_ready,
        m_axi_wt_AWVALID => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWVALID,
        m_axi_wt_AWREADY => ap_const_logic_0,
        m_axi_wt_AWADDR => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWADDR,
        m_axi_wt_AWID => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWID,
        m_axi_wt_AWLEN => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWLEN,
        m_axi_wt_AWSIZE => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWSIZE,
        m_axi_wt_AWBURST => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWBURST,
        m_axi_wt_AWLOCK => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWLOCK,
        m_axi_wt_AWCACHE => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWCACHE,
        m_axi_wt_AWPROT => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWPROT,
        m_axi_wt_AWQOS => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWQOS,
        m_axi_wt_AWREGION => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWREGION,
        m_axi_wt_AWUSER => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_AWUSER,
        m_axi_wt_WVALID => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_WVALID,
        m_axi_wt_WREADY => ap_const_logic_0,
        m_axi_wt_WDATA => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_WDATA,
        m_axi_wt_WSTRB => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_WSTRB,
        m_axi_wt_WLAST => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_WLAST,
        m_axi_wt_WID => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_WID,
        m_axi_wt_WUSER => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_WUSER,
        m_axi_wt_ARVALID => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARVALID,
        m_axi_wt_ARREADY => wt_ARREADY,
        m_axi_wt_ARADDR => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARADDR,
        m_axi_wt_ARID => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARID,
        m_axi_wt_ARLEN => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARLEN,
        m_axi_wt_ARSIZE => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARSIZE,
        m_axi_wt_ARBURST => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARBURST,
        m_axi_wt_ARLOCK => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARLOCK,
        m_axi_wt_ARCACHE => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARCACHE,
        m_axi_wt_ARPROT => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARPROT,
        m_axi_wt_ARQOS => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARQOS,
        m_axi_wt_ARREGION => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARREGION,
        m_axi_wt_ARUSER => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARUSER,
        m_axi_wt_RVALID => wt_RVALID,
        m_axi_wt_RREADY => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_RREADY,
        m_axi_wt_RDATA => wt_RDATA,
        m_axi_wt_RLAST => ap_const_logic_0,
        m_axi_wt_RID => ap_const_lv1_0,
        m_axi_wt_RFIFONUM => wt_RFIFONUM,
        m_axi_wt_RUSER => ap_const_lv1_0,
        m_axi_wt_RRESP => ap_const_lv2_0,
        m_axi_wt_BVALID => ap_const_logic_0,
        m_axi_wt_BREADY => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_BREADY,
        m_axi_wt_BRESP => ap_const_lv2_0,
        m_axi_wt_BID => ap_const_lv1_0,
        m_axi_wt_BUSER => ap_const_lv1_0,
        sext_ln25 => trunc_ln2_reg_889,
        weight_buf1x1_0_address0 => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_0_address0,
        weight_buf1x1_0_ce0 => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_0_ce0,
        weight_buf1x1_0_we0 => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_0_we0,
        weight_buf1x1_0_d0 => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_0_d0,
        weight_buf1x1_1_address0 => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_1_address0,
        weight_buf1x1_1_ce0 => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_1_ce0,
        weight_buf1x1_1_we0 => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_1_we0,
        weight_buf1x1_1_d0 => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_1_d0,
        weight_buf1x1_2_address0 => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_2_address0,
        weight_buf1x1_2_ce0 => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_2_ce0,
        weight_buf1x1_2_we0 => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_2_we0,
        weight_buf1x1_2_d0 => grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_2_d0);

    grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377 : component main_func_main_func_Pipeline_VITIS_LOOP_29_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_start,
        ap_done => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_done,
        ap_idle => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_idle,
        ap_ready => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_ready,
        m_axi_wt_AWVALID => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWVALID,
        m_axi_wt_AWREADY => ap_const_logic_0,
        m_axi_wt_AWADDR => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWADDR,
        m_axi_wt_AWID => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWID,
        m_axi_wt_AWLEN => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWLEN,
        m_axi_wt_AWSIZE => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWSIZE,
        m_axi_wt_AWBURST => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWBURST,
        m_axi_wt_AWLOCK => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWLOCK,
        m_axi_wt_AWCACHE => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWCACHE,
        m_axi_wt_AWPROT => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWPROT,
        m_axi_wt_AWQOS => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWQOS,
        m_axi_wt_AWREGION => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWREGION,
        m_axi_wt_AWUSER => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_AWUSER,
        m_axi_wt_WVALID => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_WVALID,
        m_axi_wt_WREADY => ap_const_logic_0,
        m_axi_wt_WDATA => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_WDATA,
        m_axi_wt_WSTRB => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_WSTRB,
        m_axi_wt_WLAST => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_WLAST,
        m_axi_wt_WID => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_WID,
        m_axi_wt_WUSER => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_WUSER,
        m_axi_wt_ARVALID => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARVALID,
        m_axi_wt_ARREADY => wt_ARREADY,
        m_axi_wt_ARADDR => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARADDR,
        m_axi_wt_ARID => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARID,
        m_axi_wt_ARLEN => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARLEN,
        m_axi_wt_ARSIZE => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARSIZE,
        m_axi_wt_ARBURST => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARBURST,
        m_axi_wt_ARLOCK => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARLOCK,
        m_axi_wt_ARCACHE => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARCACHE,
        m_axi_wt_ARPROT => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARPROT,
        m_axi_wt_ARQOS => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARQOS,
        m_axi_wt_ARREGION => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARREGION,
        m_axi_wt_ARUSER => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARUSER,
        m_axi_wt_RVALID => wt_RVALID,
        m_axi_wt_RREADY => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_RREADY,
        m_axi_wt_RDATA => wt_RDATA,
        m_axi_wt_RLAST => ap_const_logic_0,
        m_axi_wt_RID => ap_const_lv1_0,
        m_axi_wt_RFIFONUM => wt_RFIFONUM,
        m_axi_wt_RUSER => ap_const_lv1_0,
        m_axi_wt_RRESP => ap_const_lv2_0,
        m_axi_wt_BVALID => ap_const_logic_0,
        m_axi_wt_BREADY => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_BREADY,
        m_axi_wt_BRESP => ap_const_lv2_0,
        m_axi_wt_BID => ap_const_lv1_0,
        m_axi_wt_BUSER => ap_const_lv1_0,
        sext_ln29 => trunc_ln3_reg_895,
        bias_buf1x1_address0 => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_bias_buf1x1_address0,
        bias_buf1x1_ce0 => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_bias_buf1x1_ce0,
        bias_buf1x1_we0 => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_bias_buf1x1_we0,
        bias_buf1x1_d0 => grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_bias_buf1x1_d0);

    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386 : component main_func_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_start,
        ap_done => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_done,
        ap_idle => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_idle,
        ap_ready => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_ready,
        m_axi_fm_AWVALID => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWVALID,
        m_axi_fm_AWREADY => ap_const_logic_0,
        m_axi_fm_AWADDR => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWADDR,
        m_axi_fm_AWID => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWID,
        m_axi_fm_AWLEN => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWLEN,
        m_axi_fm_AWSIZE => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWSIZE,
        m_axi_fm_AWBURST => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWBURST,
        m_axi_fm_AWLOCK => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWLOCK,
        m_axi_fm_AWCACHE => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWCACHE,
        m_axi_fm_AWPROT => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWPROT,
        m_axi_fm_AWQOS => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWQOS,
        m_axi_fm_AWREGION => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWREGION,
        m_axi_fm_AWUSER => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_AWUSER,
        m_axi_fm_WVALID => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_WVALID,
        m_axi_fm_WREADY => ap_const_logic_0,
        m_axi_fm_WDATA => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_WDATA,
        m_axi_fm_WSTRB => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_WSTRB,
        m_axi_fm_WLAST => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_WLAST,
        m_axi_fm_WID => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_WID,
        m_axi_fm_WUSER => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_WUSER,
        m_axi_fm_ARVALID => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARVALID,
        m_axi_fm_ARREADY => fm_ARREADY,
        m_axi_fm_ARADDR => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARADDR,
        m_axi_fm_ARID => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARID,
        m_axi_fm_ARLEN => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARLEN,
        m_axi_fm_ARSIZE => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARSIZE,
        m_axi_fm_ARBURST => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARBURST,
        m_axi_fm_ARLOCK => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARLOCK,
        m_axi_fm_ARCACHE => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARCACHE,
        m_axi_fm_ARPROT => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARPROT,
        m_axi_fm_ARQOS => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARQOS,
        m_axi_fm_ARREGION => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARREGION,
        m_axi_fm_ARUSER => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARUSER,
        m_axi_fm_RVALID => fm_RVALID,
        m_axi_fm_RREADY => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_RREADY,
        m_axi_fm_RDATA => fm_RDATA,
        m_axi_fm_RLAST => ap_const_logic_0,
        m_axi_fm_RID => ap_const_lv1_0,
        m_axi_fm_RFIFONUM => fm_RFIFONUM,
        m_axi_fm_RUSER => ap_const_lv1_0,
        m_axi_fm_RRESP => ap_const_lv2_0,
        m_axi_fm_BVALID => ap_const_logic_0,
        m_axi_fm_BREADY => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_BREADY,
        m_axi_fm_BRESP => ap_const_lv2_0,
        m_axi_fm_BID => ap_const_lv1_0,
        m_axi_fm_BUSER => ap_const_lv1_0,
        empty => trunc_ln62_reg_929,
        zext_ln43 => tmp_36_reg_939,
        input_feature_map => input_feature_map_read_reg_872,
        inBuffer3x3_0_0_address0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_address0,
        inBuffer3x3_0_0_ce0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_ce0,
        inBuffer3x3_0_0_we0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_we0,
        inBuffer3x3_0_0_d0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_d0,
        inBuffer3x3_0_0_address1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_address1,
        inBuffer3x3_0_0_ce1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_ce1,
        inBuffer3x3_0_0_we1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_we1,
        inBuffer3x3_0_0_d1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_d1,
        inBuffer3x3_0_1_address0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_address0,
        inBuffer3x3_0_1_ce0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_ce0,
        inBuffer3x3_0_1_we0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_we0,
        inBuffer3x3_0_1_d0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_d0,
        inBuffer3x3_0_1_address1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_address1,
        inBuffer3x3_0_1_ce1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_ce1,
        inBuffer3x3_0_1_we1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_we1,
        inBuffer3x3_0_1_d1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_d1,
        inBuffer3x3_0_2_address0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_address0,
        inBuffer3x3_0_2_ce0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_ce0,
        inBuffer3x3_0_2_we0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_we0,
        inBuffer3x3_0_2_d0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_d0,
        inBuffer3x3_0_2_address1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_address1,
        inBuffer3x3_0_2_ce1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_ce1,
        inBuffer3x3_0_2_we1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_we1,
        inBuffer3x3_0_2_d1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_d1,
        inBuffer3x3_1_0_address0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_address0,
        inBuffer3x3_1_0_ce0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_ce0,
        inBuffer3x3_1_0_we0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_we0,
        inBuffer3x3_1_0_d0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_d0,
        inBuffer3x3_1_0_address1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_address1,
        inBuffer3x3_1_0_ce1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_ce1,
        inBuffer3x3_1_0_we1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_we1,
        inBuffer3x3_1_0_d1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_d1,
        inBuffer3x3_1_1_address0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_address0,
        inBuffer3x3_1_1_ce0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_ce0,
        inBuffer3x3_1_1_we0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_we0,
        inBuffer3x3_1_1_d0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_d0,
        inBuffer3x3_1_1_address1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_address1,
        inBuffer3x3_1_1_ce1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_ce1,
        inBuffer3x3_1_1_we1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_we1,
        inBuffer3x3_1_1_d1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_d1,
        inBuffer3x3_1_2_address0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_address0,
        inBuffer3x3_1_2_ce0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_ce0,
        inBuffer3x3_1_2_we0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_we0,
        inBuffer3x3_1_2_d0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_d0,
        inBuffer3x3_1_2_address1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_address1,
        inBuffer3x3_1_2_ce1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_ce1,
        inBuffer3x3_1_2_we1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_we1,
        inBuffer3x3_1_2_d1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_d1,
        inBuffer3x3_2_0_address0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_address0,
        inBuffer3x3_2_0_ce0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_ce0,
        inBuffer3x3_2_0_we0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_we0,
        inBuffer3x3_2_0_d0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_d0,
        inBuffer3x3_2_0_address1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_address1,
        inBuffer3x3_2_0_ce1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_ce1,
        inBuffer3x3_2_0_we1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_we1,
        inBuffer3x3_2_0_d1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_d1,
        inBuffer3x3_2_1_address0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_address0,
        inBuffer3x3_2_1_ce0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_ce0,
        inBuffer3x3_2_1_we0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_we0,
        inBuffer3x3_2_1_d0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_d0,
        inBuffer3x3_2_1_address1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_address1,
        inBuffer3x3_2_1_ce1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_ce1,
        inBuffer3x3_2_1_we1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_we1,
        inBuffer3x3_2_1_d1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_d1,
        inBuffer3x3_2_2_address0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_address0,
        inBuffer3x3_2_2_ce0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_ce0,
        inBuffer3x3_2_2_we0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_we0,
        inBuffer3x3_2_2_d0 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_d0,
        inBuffer3x3_2_2_address1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_address1,
        inBuffer3x3_2_2_ce1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_ce1,
        inBuffer3x3_2_2_we1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_we1,
        inBuffer3x3_2_2_d1 => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_d1);

    grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413 : component main_func_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_start,
        ap_done => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_done,
        ap_idle => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_idle,
        ap_ready => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_ready,
        bias_buf3x3_0_load => bias_buf3x3_0,
        bias_buf3x3_1_load => bias_buf3x3_1,
        bias_buf3x3_2_load => bias_buf3x3_2,
        weight_buf3x3_0_0_0_load => weight_buf3x3_0_0_0,
        weight_buf3x3_0_0_1_load => weight_buf3x3_0_0_1,
        weight_buf3x3_0_0_2_load => weight_buf3x3_0_0_2,
        weight_buf3x3_0_1_0_load => weight_buf3x3_0_1_0,
        weight_buf3x3_0_1_1_load => weight_buf3x3_0_1_1,
        weight_buf3x3_0_1_2_load => weight_buf3x3_0_1_2,
        weight_buf3x3_0_2_0_load => weight_buf3x3_0_2_0,
        weight_buf3x3_0_2_1_load => weight_buf3x3_0_2_1,
        weight_buf3x3_0_2_2_load => weight_buf3x3_0_2_2,
        weight_buf3x3_1_0_0_load => weight_buf3x3_1_0_0,
        weight_buf3x3_1_0_1_load => weight_buf3x3_1_0_1,
        weight_buf3x3_1_0_2_load => weight_buf3x3_1_0_2,
        weight_buf3x3_1_1_0_load => weight_buf3x3_1_1_0,
        weight_buf3x3_1_1_1_load => weight_buf3x3_1_1_1,
        weight_buf3x3_1_1_2_load => weight_buf3x3_1_1_2,
        weight_buf3x3_1_2_0_load => weight_buf3x3_1_2_0,
        weight_buf3x3_1_2_1_load => weight_buf3x3_1_2_1,
        weight_buf3x3_1_2_2_load => weight_buf3x3_1_2_2,
        weight_buf3x3_2_0_0_load => weight_buf3x3_2_0_0,
        weight_buf3x3_2_0_1_load => weight_buf3x3_2_0_1,
        weight_buf3x3_2_0_2_load => weight_buf3x3_2_0_2,
        weight_buf3x3_2_1_0_load => weight_buf3x3_2_1_0,
        weight_buf3x3_2_1_1_load => weight_buf3x3_2_1_1,
        weight_buf3x3_2_1_2_load => weight_buf3x3_2_1_2,
        weight_buf3x3_2_2_0_load => weight_buf3x3_2_2_0,
        weight_buf3x3_2_2_1_load => weight_buf3x3_2_2_1,
        weight_buf3x3_2_2_2_load => weight_buf3x3_2_2_2,
        outBuffer3x3_0_address0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_0_address0,
        outBuffer3x3_0_ce0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_0_ce0,
        outBuffer3x3_0_we0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_0_we0,
        outBuffer3x3_0_d0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_0_d0,
        inBuffer3x3_0_0_address0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_0_address0,
        inBuffer3x3_0_0_ce0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_0_ce0,
        inBuffer3x3_0_0_q0 => inBuffer3x3_0_0_q0,
        inBuffer3x3_0_1_address0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_1_address0,
        inBuffer3x3_0_1_ce0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_1_ce0,
        inBuffer3x3_0_1_q0 => inBuffer3x3_0_1_q0,
        inBuffer3x3_0_2_address0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_2_address0,
        inBuffer3x3_0_2_ce0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_2_ce0,
        inBuffer3x3_0_2_q0 => inBuffer3x3_0_2_q0,
        inBuffer3x3_1_0_address0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_0_address0,
        inBuffer3x3_1_0_ce0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_0_ce0,
        inBuffer3x3_1_0_q0 => inBuffer3x3_1_0_q0,
        inBuffer3x3_1_1_address0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_1_address0,
        inBuffer3x3_1_1_ce0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_1_ce0,
        inBuffer3x3_1_1_q0 => inBuffer3x3_1_1_q0,
        inBuffer3x3_1_2_address0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_2_address0,
        inBuffer3x3_1_2_ce0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_2_ce0,
        inBuffer3x3_1_2_q0 => inBuffer3x3_1_2_q0,
        inBuffer3x3_2_0_address0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_0_address0,
        inBuffer3x3_2_0_ce0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_0_ce0,
        inBuffer3x3_2_0_q0 => inBuffer3x3_2_0_q0,
        inBuffer3x3_2_1_address0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_1_address0,
        inBuffer3x3_2_1_ce0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_1_ce0,
        inBuffer3x3_2_1_q0 => inBuffer3x3_2_1_q0,
        inBuffer3x3_2_2_address0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_2_address0,
        inBuffer3x3_2_2_ce0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_2_ce0,
        inBuffer3x3_2_2_q0 => inBuffer3x3_2_2_q0,
        outBuffer3x3_1_address0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_1_address0,
        outBuffer3x3_1_ce0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_1_ce0,
        outBuffer3x3_1_we0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_1_we0,
        outBuffer3x3_1_d0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_1_d0,
        outBuffer3x3_2_address0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_2_address0,
        outBuffer3x3_2_ce0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_2_ce0,
        outBuffer3x3_2_we0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_2_we0,
        outBuffer3x3_2_d0 => grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_2_d0);

    grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471 : component main_func_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_start,
        ap_done => grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_done,
        ap_idle => grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_idle,
        ap_ready => grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_ready,
        bias_buf1x1_address0 => grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_bias_buf1x1_address0,
        bias_buf1x1_ce0 => grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_bias_buf1x1_ce0,
        bias_buf1x1_q0 => bias_buf1x1_q0,
        weight_buf1x1_0_address0 => grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_0_address0,
        weight_buf1x1_0_ce0 => grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_0_ce0,
        weight_buf1x1_0_q0 => weight_buf1x1_0_q0,
        weight_buf1x1_1_address0 => grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_1_address0,
        weight_buf1x1_1_ce0 => grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_1_ce0,
        weight_buf1x1_1_q0 => weight_buf1x1_1_q0,
        weight_buf1x1_2_address0 => grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_2_address0,
        weight_buf1x1_2_ce0 => grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_2_ce0,
        weight_buf1x1_2_q0 => weight_buf1x1_2_q0,
        outBuffer3x3_0_address0 => grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_0_address0,
        outBuffer3x3_0_ce0 => grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_0_ce0,
        outBuffer3x3_0_q0 => outBuffer3x3_0_q0,
        outBuffer3x3_1_address0 => grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_1_address0,
        outBuffer3x3_1_ce0 => grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_1_ce0,
        outBuffer3x3_1_q0 => outBuffer3x3_1_q0,
        outBuffer3x3_2_address0 => grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_2_address0,
        outBuffer3x3_2_ce0 => grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_2_ce0,
        outBuffer3x3_2_q0 => outBuffer3x3_2_q0,
        outBuffer1x1_address0 => grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer1x1_address0,
        outBuffer1x1_ce0 => grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer1x1_ce0,
        outBuffer1x1_we0 => grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer1x1_we0,
        outBuffer1x1_d0 => grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer1x1_d0);

    grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491 : component main_func_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_start,
        ap_done => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_done,
        ap_idle => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_idle,
        ap_ready => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_ready,
        m_axi_fm_AWVALID => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWVALID,
        m_axi_fm_AWREADY => fm_AWREADY,
        m_axi_fm_AWADDR => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWADDR,
        m_axi_fm_AWID => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWID,
        m_axi_fm_AWLEN => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWLEN,
        m_axi_fm_AWSIZE => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWSIZE,
        m_axi_fm_AWBURST => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWBURST,
        m_axi_fm_AWLOCK => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWLOCK,
        m_axi_fm_AWCACHE => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWCACHE,
        m_axi_fm_AWPROT => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWPROT,
        m_axi_fm_AWQOS => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWQOS,
        m_axi_fm_AWREGION => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWREGION,
        m_axi_fm_AWUSER => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWUSER,
        m_axi_fm_WVALID => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WVALID,
        m_axi_fm_WREADY => fm_WREADY,
        m_axi_fm_WDATA => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WDATA,
        m_axi_fm_WSTRB => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WSTRB,
        m_axi_fm_WLAST => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WLAST,
        m_axi_fm_WID => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WID,
        m_axi_fm_WUSER => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WUSER,
        m_axi_fm_ARVALID => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARVALID,
        m_axi_fm_ARREADY => ap_const_logic_0,
        m_axi_fm_ARADDR => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARADDR,
        m_axi_fm_ARID => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARID,
        m_axi_fm_ARLEN => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARLEN,
        m_axi_fm_ARSIZE => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARSIZE,
        m_axi_fm_ARBURST => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARBURST,
        m_axi_fm_ARLOCK => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARLOCK,
        m_axi_fm_ARCACHE => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARCACHE,
        m_axi_fm_ARPROT => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARPROT,
        m_axi_fm_ARQOS => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARQOS,
        m_axi_fm_ARREGION => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARREGION,
        m_axi_fm_ARUSER => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_ARUSER,
        m_axi_fm_RVALID => ap_const_logic_0,
        m_axi_fm_RREADY => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_RREADY,
        m_axi_fm_RDATA => ap_const_lv16_0,
        m_axi_fm_RLAST => ap_const_logic_0,
        m_axi_fm_RID => ap_const_lv1_0,
        m_axi_fm_RFIFONUM => ap_const_lv10_0,
        m_axi_fm_RUSER => ap_const_lv1_0,
        m_axi_fm_RRESP => ap_const_lv2_0,
        m_axi_fm_BVALID => fm_BVALID,
        m_axi_fm_BREADY => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_BREADY,
        m_axi_fm_BRESP => ap_const_lv2_0,
        m_axi_fm_BID => ap_const_lv1_0,
        m_axi_fm_BUSER => ap_const_lv1_0,
        zext_ln62_1 => mul_ln62_reg_1034,
        empty => empty_41_reg_934,
        output_feature_map => output_feature_map_read_reg_867,
        outBuffer1x1_address0 => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_outBuffer1x1_address0,
        outBuffer1x1_ce0 => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_outBuffer1x1_ce0,
        outBuffer1x1_q0 => outBuffer1x1_q0);

    control_s_axi_U : component main_func_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        input_feature_map => input_feature_map,
        weights_3x3 => weights_3x3,
        bias_3x3 => bias_3x3,
        weights_1x1 => weights_1x1,
        bias_1x1 => bias_1x1,
        output_feature_map => output_feature_map,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    fm_m_axi_U : component main_func_fm_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 7,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_FM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_FM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_FM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_FM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_FM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_FM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_FM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_FM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_FM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_FM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_FM_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 10,
        USER_DW => 16,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_fm_AWVALID,
        AWREADY => m_axi_fm_AWREADY,
        AWADDR => m_axi_fm_AWADDR,
        AWID => m_axi_fm_AWID,
        AWLEN => m_axi_fm_AWLEN,
        AWSIZE => m_axi_fm_AWSIZE,
        AWBURST => m_axi_fm_AWBURST,
        AWLOCK => m_axi_fm_AWLOCK,
        AWCACHE => m_axi_fm_AWCACHE,
        AWPROT => m_axi_fm_AWPROT,
        AWQOS => m_axi_fm_AWQOS,
        AWREGION => m_axi_fm_AWREGION,
        AWUSER => m_axi_fm_AWUSER,
        WVALID => m_axi_fm_WVALID,
        WREADY => m_axi_fm_WREADY,
        WDATA => m_axi_fm_WDATA,
        WSTRB => m_axi_fm_WSTRB,
        WLAST => m_axi_fm_WLAST,
        WID => m_axi_fm_WID,
        WUSER => m_axi_fm_WUSER,
        ARVALID => m_axi_fm_ARVALID,
        ARREADY => m_axi_fm_ARREADY,
        ARADDR => m_axi_fm_ARADDR,
        ARID => m_axi_fm_ARID,
        ARLEN => m_axi_fm_ARLEN,
        ARSIZE => m_axi_fm_ARSIZE,
        ARBURST => m_axi_fm_ARBURST,
        ARLOCK => m_axi_fm_ARLOCK,
        ARCACHE => m_axi_fm_ARCACHE,
        ARPROT => m_axi_fm_ARPROT,
        ARQOS => m_axi_fm_ARQOS,
        ARREGION => m_axi_fm_ARREGION,
        ARUSER => m_axi_fm_ARUSER,
        RVALID => m_axi_fm_RVALID,
        RREADY => m_axi_fm_RREADY,
        RDATA => m_axi_fm_RDATA,
        RLAST => m_axi_fm_RLAST,
        RID => m_axi_fm_RID,
        RUSER => m_axi_fm_RUSER,
        RRESP => m_axi_fm_RRESP,
        BVALID => m_axi_fm_BVALID,
        BREADY => m_axi_fm_BREADY,
        BRESP => m_axi_fm_BRESP,
        BID => m_axi_fm_BID,
        BUSER => m_axi_fm_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => fm_ARVALID,
        I_ARREADY => fm_ARREADY,
        I_ARADDR => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARADDR,
        I_ARLEN => grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARLEN,
        I_RVALID => fm_RVALID,
        I_RREADY => fm_RREADY,
        I_RDATA => fm_RDATA,
        I_RFIFONUM => fm_RFIFONUM,
        I_AWVALID => fm_AWVALID,
        I_AWREADY => fm_AWREADY,
        I_AWADDR => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWADDR,
        I_AWLEN => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWLEN,
        I_WVALID => fm_WVALID,
        I_WREADY => fm_WREADY,
        I_WDATA => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WDATA,
        I_WSTRB => grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WSTRB,
        I_BVALID => fm_BVALID,
        I_BREADY => fm_BREADY);

    wt_m_axi_U : component main_func_wt_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 7,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_WT_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_WT_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_WT_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_WT_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_WT_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_WT_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_WT_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_WT_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_WT_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_WT_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_WT_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 10,
        USER_DW => 16,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_wt_AWVALID,
        AWREADY => m_axi_wt_AWREADY,
        AWADDR => m_axi_wt_AWADDR,
        AWID => m_axi_wt_AWID,
        AWLEN => m_axi_wt_AWLEN,
        AWSIZE => m_axi_wt_AWSIZE,
        AWBURST => m_axi_wt_AWBURST,
        AWLOCK => m_axi_wt_AWLOCK,
        AWCACHE => m_axi_wt_AWCACHE,
        AWPROT => m_axi_wt_AWPROT,
        AWQOS => m_axi_wt_AWQOS,
        AWREGION => m_axi_wt_AWREGION,
        AWUSER => m_axi_wt_AWUSER,
        WVALID => m_axi_wt_WVALID,
        WREADY => m_axi_wt_WREADY,
        WDATA => m_axi_wt_WDATA,
        WSTRB => m_axi_wt_WSTRB,
        WLAST => m_axi_wt_WLAST,
        WID => m_axi_wt_WID,
        WUSER => m_axi_wt_WUSER,
        ARVALID => m_axi_wt_ARVALID,
        ARREADY => m_axi_wt_ARREADY,
        ARADDR => m_axi_wt_ARADDR,
        ARID => m_axi_wt_ARID,
        ARLEN => m_axi_wt_ARLEN,
        ARSIZE => m_axi_wt_ARSIZE,
        ARBURST => m_axi_wt_ARBURST,
        ARLOCK => m_axi_wt_ARLOCK,
        ARCACHE => m_axi_wt_ARCACHE,
        ARPROT => m_axi_wt_ARPROT,
        ARQOS => m_axi_wt_ARQOS,
        ARREGION => m_axi_wt_ARREGION,
        ARUSER => m_axi_wt_ARUSER,
        RVALID => m_axi_wt_RVALID,
        RREADY => m_axi_wt_RREADY,
        RDATA => m_axi_wt_RDATA,
        RLAST => m_axi_wt_RLAST,
        RID => m_axi_wt_RID,
        RUSER => m_axi_wt_RUSER,
        RRESP => m_axi_wt_RRESP,
        BVALID => m_axi_wt_BVALID,
        BREADY => m_axi_wt_BREADY,
        BRESP => m_axi_wt_BRESP,
        BID => m_axi_wt_BID,
        BUSER => m_axi_wt_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => wt_ARVALID,
        I_ARREADY => wt_ARREADY,
        I_ARADDR => wt_ARADDR,
        I_ARLEN => wt_ARLEN,
        I_RVALID => wt_RVALID,
        I_RREADY => wt_RREADY,
        I_RDATA => wt_RDATA,
        I_RFIFONUM => wt_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => wt_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => wt_WREADY,
        I_WDATA => ap_const_lv16_0,
        I_WSTRB => ap_const_lv2_0,
        I_BVALID => wt_BVALID,
        I_BREADY => ap_const_logic_0);

    mul_3ns_15ns_17_1_1_U177 : component main_func_mul_3ns_15ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 3,
        din1_WIDTH => 15,
        dout_WIDTH => 17)
    port map (
        din0 => mul_ln62_fu_840_p0,
        din1 => mul_ln62_fu_840_p1,
        dout => mul_ln62_fu_840_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state46) and (ap_const_logic_1 = ap_CS_fsm_state45))) then 
                    grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_ready = ap_const_logic_1)) then 
                    grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_ready = ap_const_logic_1)) then 
                    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_ready = ap_const_logic_1)) then 
                    grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                    grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_ready = ap_const_logic_1)) then 
                    grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
                    grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_ready = ap_const_logic_1)) then 
                    grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
                    grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_ready = ap_const_logic_1)) then 
                    grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state42) and (icmp_ln56_fu_600_p2 = ap_const_lv1_0))) then 
                    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_ready = ap_const_logic_1)) then 
                    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state47) and (ap_const_logic_1 = ap_NS_fsm_state48))) then 
                    grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_ready = ap_const_logic_1)) then 
                    grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten106_fu_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten106_fu_222 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state42) and (icmp_ln56_fu_600_p2 = ap_const_lv1_0))) then 
                indvar_flatten106_fu_222 <= add_ln56_1_fu_606_p2;
            end if; 
        end if;
    end process;

    ti_fu_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                ti_fu_218 <= ap_const_lv3_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state42) and (icmp_ln56_fu_600_p2 = ap_const_lv1_0))) then 
                ti_fu_218 <= select_ln62_1_fu_638_p3;
            end if; 
        end if;
    end process;

    tj_fu_214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                tj_fu_214 <= ap_const_lv3_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state42) and (icmp_ln56_fu_600_p2 = ap_const_lv1_0))) then 
                tj_fu_214 <= add_ln57_fu_666_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_0_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                bias_buf3x3_0 <= grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                bias_buf3x3_1 <= grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                bias_buf3x3_2 <= grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_bias_buf3x3_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state42)) then
                empty_41_reg_934 <= empty_41_fu_651_p1;
                select_ln62_1_reg_924 <= select_ln62_1_fu_638_p3;
                    tmp_36_reg_939(7 downto 4) <= tmp_36_fu_655_p4(7 downto 4);
                trunc_ln62_reg_929 <= trunc_ln62_fu_646_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                input_feature_map_read_reg_872 <= input_feature_map;
                output_feature_map_read_reg_867 <= output_feature_map;
                trunc_ln1_reg_883 <= bias_3x3(63 downto 1);
                trunc_ln2_reg_889 <= weights_1x1(63 downto 1);
                trunc_ln3_reg_895 <= bias_1x1(63 downto 1);
                trunc_ln_reg_877 <= weights_3x3(63 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state47)) then
                mul_ln62_reg_1034 <= mul_ln62_fu_840_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_0_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                weight_buf3x3_0_0_0 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                weight_buf3x3_0_0_1 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                weight_buf3x3_0_0_2 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_0_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_0_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                weight_buf3x3_0_1_0 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                weight_buf3x3_0_1_1 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                weight_buf3x3_0_1_2 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_1_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_0_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                weight_buf3x3_0_2_0 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                weight_buf3x3_0_2_1 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                weight_buf3x3_0_2_2 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_0_2_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_0_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                weight_buf3x3_1_0_0 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                weight_buf3x3_1_0_1 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                weight_buf3x3_1_0_2 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_0_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_0_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                weight_buf3x3_1_1_0 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                weight_buf3x3_1_1_1 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                weight_buf3x3_1_1_2 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_1_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_0_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                weight_buf3x3_1_2_0 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                weight_buf3x3_1_2_1 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                weight_buf3x3_1_2_2 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_1_2_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_0_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                weight_buf3x3_2_0_0 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                weight_buf3x3_2_0_1 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                weight_buf3x3_2_0_2 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_0_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_0_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                weight_buf3x3_2_1_0 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                weight_buf3x3_2_1_1 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                weight_buf3x3_2_1_2 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_1_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_0_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                weight_buf3x3_2_2_0 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                weight_buf3x3_2_2_1 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                weight_buf3x3_2_2_2 <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_weight_buf3x3_2_2_2;
            end if;
        end if;
    end process;
    tmp_36_reg_939(3 downto 0) <= "0000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state12, ap_CS_fsm_state22, ap_CS_fsm_state32, ap_CS_fsm_state42, ap_CS_fsm_state47, grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_done, grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_done, grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_done, grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_done, grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_done, grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_done, grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_done, grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_done, wt_ARREADY, ap_CS_fsm_state11, ap_CS_fsm_state21, ap_CS_fsm_state31, ap_CS_fsm_state41, icmp_ln56_fu_600_p2, ap_CS_fsm_state43, ap_CS_fsm_state45, ap_CS_fsm_state49)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (wt_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (wt_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state22) and (wt_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                if (((grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state32 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state32) and (wt_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                if (((grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state41))) then
                    ap_NS_fsm <= ap_ST_fsm_state42;
                else
                    ap_NS_fsm <= ap_ST_fsm_state41;
                end if;
            when ap_ST_fsm_state42 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state42) and (icmp_ln56_fu_600_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state43;
                end if;
            when ap_ST_fsm_state43 => 
                if (((grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_state43;
                end if;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                if (((grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state45))) then
                    ap_NS_fsm <= ap_ST_fsm_state46;
                else
                    ap_NS_fsm <= ap_ST_fsm_state45;
                end if;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                if (((grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then
                    ap_NS_fsm <= ap_ST_fsm_state48;
                else
                    ap_NS_fsm <= ap_ST_fsm_state47;
                end if;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                if (((grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state49))) then
                    ap_NS_fsm <= ap_ST_fsm_state42;
                else
                    ap_NS_fsm <= ap_ST_fsm_state49;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln56_1_fu_606_p2 <= std_logic_vector(unsigned(indvar_flatten106_fu_222) + unsigned(ap_const_lv5_1));
    add_ln56_fu_618_p2 <= std_logic_vector(unsigned(ti_fu_218) + unsigned(ap_const_lv3_1));
    add_ln57_fu_666_p2 <= std_logic_vector(unsigned(select_ln62_fu_630_p3) + unsigned(ap_const_lv3_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_NS_fsm_state46 <= ap_NS_fsm(45);
    ap_NS_fsm_state48 <= ap_NS_fsm(47);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_done)
    begin
        if ((grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state12_blk_assign_proc : process(wt_ARREADY)
    begin
        if ((wt_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;

    ap_ST_fsm_state21_blk_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_done)
    begin
        if ((grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state22_blk_assign_proc : process(wt_ARREADY)
    begin
        if ((wt_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(wt_ARREADY)
    begin
        if ((wt_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;

    ap_ST_fsm_state31_blk_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_done)
    begin
        if ((grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state31_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state31_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state32_blk_assign_proc : process(wt_ARREADY)
    begin
        if ((wt_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state32_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state32_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;

    ap_ST_fsm_state41_blk_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_done)
    begin
        if ((grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state41_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state41_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state42_blk <= ap_const_logic_0;

    ap_ST_fsm_state43_blk_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_done)
    begin
        if ((grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state43_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state43_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state44_blk <= ap_const_logic_0;

    ap_ST_fsm_state45_blk_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_done)
    begin
        if ((grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state45_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state45_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state46_blk <= ap_const_logic_0;

    ap_ST_fsm_state47_blk_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_done)
    begin
        if ((grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state47_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state47_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state48_blk <= ap_const_logic_0;

    ap_ST_fsm_state49_blk_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_done)
    begin
        if ((grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state49_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state49_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state42, icmp_ln56_fu_600_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) and (icmp_ln56_fu_600_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state42, icmp_ln56_fu_600_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) and (icmp_ln56_fu_600_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    bias_buf1x1_address0_assign_proc : process(ap_CS_fsm_state47, grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_bias_buf1x1_address0, grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_bias_buf1x1_address0, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            bias_buf1x1_address0 <= grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_bias_buf1x1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            bias_buf1x1_address0 <= grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_bias_buf1x1_address0;
        else 
            bias_buf1x1_address0 <= "XXXXXX";
        end if; 
    end process;


    bias_buf1x1_ce0_assign_proc : process(ap_CS_fsm_state47, grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_bias_buf1x1_ce0, grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_bias_buf1x1_ce0, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            bias_buf1x1_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_bias_buf1x1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            bias_buf1x1_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_bias_buf1x1_ce0;
        else 
            bias_buf1x1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_buf1x1_we0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_bias_buf1x1_we0, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            bias_buf1x1_we0 <= grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_bias_buf1x1_we0;
        else 
            bias_buf1x1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_41_fu_651_p1 <= select_ln62_fu_630_p3(2 - 1 downto 0);

    fm_ARVALID_assign_proc : process(ap_CS_fsm_state42, grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARVALID, icmp_ln56_fu_600_p2, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state43) or ((ap_const_logic_1 = ap_CS_fsm_state42) and (icmp_ln56_fu_600_p2 = ap_const_lv1_0)))) then 
            fm_ARVALID <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_ARVALID;
        else 
            fm_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    fm_AWVALID_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWVALID, ap_CS_fsm_state48, ap_CS_fsm_state49)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            fm_AWVALID <= grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_AWVALID;
        else 
            fm_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    fm_BREADY_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_BREADY, ap_CS_fsm_state48, ap_CS_fsm_state49)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            fm_BREADY <= grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_BREADY;
        else 
            fm_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    fm_RREADY_assign_proc : process(ap_CS_fsm_state42, grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_RREADY, icmp_ln56_fu_600_p2, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state43) or ((ap_const_logic_1 = ap_CS_fsm_state42) and (icmp_ln56_fu_600_p2 = ap_const_lv1_0)))) then 
            fm_RREADY <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_m_axi_fm_RREADY;
        else 
            fm_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    fm_WVALID_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WVALID, ap_CS_fsm_state48, ap_CS_fsm_state49)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            fm_WVALID <= grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_m_axi_fm_WVALID;
        else 
            fm_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_start <= grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_start_reg;
    grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_start <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_start_reg;
    grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_start <= grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_start_reg;
    grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_start <= grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_start_reg;
    grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_start <= grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_start_reg;
    grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_start <= grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_start_reg;
    grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_start <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_start_reg;
    grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_start <= grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_start_reg;
    icmp_ln56_fu_600_p2 <= "1" when (indvar_flatten106_fu_222 = ap_const_lv5_10) else "0";
    icmp_ln57_fu_624_p2 <= "1" when (tj_fu_214 = ap_const_lv3_4) else "0";

    inBuffer3x3_0_0_address0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_address0, grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_0_address0, ap_CS_fsm_state43, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            inBuffer3x3_0_0_address0 <= grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_0_0_address0 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_address0;
        else 
            inBuffer3x3_0_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    inBuffer3x3_0_0_ce0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_ce0, grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_0_ce0, ap_CS_fsm_state43, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            inBuffer3x3_0_0_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_0_0_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_ce0;
        else 
            inBuffer3x3_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_0_0_ce1_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_ce1, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_0_0_ce1 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_ce1;
        else 
            inBuffer3x3_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_0_0_we0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_we0, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_0_0_we0 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_we0;
        else 
            inBuffer3x3_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_0_0_we1_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_we1, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_0_0_we1 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_0_we1;
        else 
            inBuffer3x3_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_0_1_address0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_address0, grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_1_address0, ap_CS_fsm_state43, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            inBuffer3x3_0_1_address0 <= grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_0_1_address0 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_address0;
        else 
            inBuffer3x3_0_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    inBuffer3x3_0_1_ce0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_ce0, grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_1_ce0, ap_CS_fsm_state43, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            inBuffer3x3_0_1_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_0_1_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_ce0;
        else 
            inBuffer3x3_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_0_1_ce1_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_ce1, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_0_1_ce1 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_ce1;
        else 
            inBuffer3x3_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_0_1_we0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_we0, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_0_1_we0 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_we0;
        else 
            inBuffer3x3_0_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_0_1_we1_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_we1, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_0_1_we1 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_1_we1;
        else 
            inBuffer3x3_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_0_2_address0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_address0, grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_2_address0, ap_CS_fsm_state43, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            inBuffer3x3_0_2_address0 <= grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_0_2_address0 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_address0;
        else 
            inBuffer3x3_0_2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    inBuffer3x3_0_2_ce0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_ce0, grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_2_ce0, ap_CS_fsm_state43, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            inBuffer3x3_0_2_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_0_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_0_2_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_ce0;
        else 
            inBuffer3x3_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_0_2_ce1_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_ce1, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_0_2_ce1 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_ce1;
        else 
            inBuffer3x3_0_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_0_2_we0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_we0, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_0_2_we0 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_we0;
        else 
            inBuffer3x3_0_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_0_2_we1_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_we1, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_0_2_we1 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_0_2_we1;
        else 
            inBuffer3x3_0_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_1_0_address0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_address0, grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_0_address0, ap_CS_fsm_state43, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            inBuffer3x3_1_0_address0 <= grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_1_0_address0 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_address0;
        else 
            inBuffer3x3_1_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    inBuffer3x3_1_0_ce0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_ce0, grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_0_ce0, ap_CS_fsm_state43, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            inBuffer3x3_1_0_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_1_0_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_ce0;
        else 
            inBuffer3x3_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_1_0_ce1_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_ce1, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_1_0_ce1 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_ce1;
        else 
            inBuffer3x3_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_1_0_we0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_we0, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_1_0_we0 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_we0;
        else 
            inBuffer3x3_1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_1_0_we1_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_we1, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_1_0_we1 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_0_we1;
        else 
            inBuffer3x3_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_1_1_address0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_address0, grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_1_address0, ap_CS_fsm_state43, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            inBuffer3x3_1_1_address0 <= grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_1_1_address0 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_address0;
        else 
            inBuffer3x3_1_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    inBuffer3x3_1_1_ce0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_ce0, grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_1_ce0, ap_CS_fsm_state43, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            inBuffer3x3_1_1_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_1_1_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_ce0;
        else 
            inBuffer3x3_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_1_1_ce1_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_ce1, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_1_1_ce1 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_ce1;
        else 
            inBuffer3x3_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_1_1_we0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_we0, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_1_1_we0 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_we0;
        else 
            inBuffer3x3_1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_1_1_we1_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_we1, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_1_1_we1 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_1_we1;
        else 
            inBuffer3x3_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_1_2_address0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_address0, grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_2_address0, ap_CS_fsm_state43, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            inBuffer3x3_1_2_address0 <= grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_1_2_address0 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_address0;
        else 
            inBuffer3x3_1_2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    inBuffer3x3_1_2_ce0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_ce0, grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_2_ce0, ap_CS_fsm_state43, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            inBuffer3x3_1_2_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_1_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_1_2_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_ce0;
        else 
            inBuffer3x3_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_1_2_ce1_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_ce1, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_1_2_ce1 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_ce1;
        else 
            inBuffer3x3_1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_1_2_we0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_we0, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_1_2_we0 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_we0;
        else 
            inBuffer3x3_1_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_1_2_we1_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_we1, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_1_2_we1 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_1_2_we1;
        else 
            inBuffer3x3_1_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_2_0_address0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_address0, grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_0_address0, ap_CS_fsm_state43, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            inBuffer3x3_2_0_address0 <= grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_2_0_address0 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_address0;
        else 
            inBuffer3x3_2_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    inBuffer3x3_2_0_ce0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_ce0, grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_0_ce0, ap_CS_fsm_state43, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            inBuffer3x3_2_0_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_2_0_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_ce0;
        else 
            inBuffer3x3_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_2_0_ce1_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_ce1, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_2_0_ce1 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_ce1;
        else 
            inBuffer3x3_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_2_0_we0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_we0, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_2_0_we0 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_we0;
        else 
            inBuffer3x3_2_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_2_0_we1_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_we1, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_2_0_we1 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_0_we1;
        else 
            inBuffer3x3_2_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_2_1_address0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_address0, grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_1_address0, ap_CS_fsm_state43, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            inBuffer3x3_2_1_address0 <= grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_2_1_address0 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_address0;
        else 
            inBuffer3x3_2_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    inBuffer3x3_2_1_ce0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_ce0, grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_1_ce0, ap_CS_fsm_state43, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            inBuffer3x3_2_1_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_2_1_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_ce0;
        else 
            inBuffer3x3_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_2_1_ce1_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_ce1, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_2_1_ce1 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_ce1;
        else 
            inBuffer3x3_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_2_1_we0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_we0, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_2_1_we0 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_we0;
        else 
            inBuffer3x3_2_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_2_1_we1_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_we1, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_2_1_we1 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_1_we1;
        else 
            inBuffer3x3_2_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_2_2_address0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_address0, grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_2_address0, ap_CS_fsm_state43, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            inBuffer3x3_2_2_address0 <= grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_2_2_address0 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_address0;
        else 
            inBuffer3x3_2_2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    inBuffer3x3_2_2_ce0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_ce0, grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_2_ce0, ap_CS_fsm_state43, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            inBuffer3x3_2_2_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_inBuffer3x3_2_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_2_2_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_ce0;
        else 
            inBuffer3x3_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_2_2_ce1_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_ce1, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_2_2_ce1 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_ce1;
        else 
            inBuffer3x3_2_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_2_2_we0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_we0, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_2_2_we0 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_we0;
        else 
            inBuffer3x3_2_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inBuffer3x3_2_2_we1_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_we1, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            inBuffer3x3_2_2_we1 <= grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_inBuffer3x3_2_2_we1;
        else 
            inBuffer3x3_2_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln62_fu_840_p0 <= mul_ln62_fu_840_p00(3 - 1 downto 0);
    mul_ln62_fu_840_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln62_1_reg_924),17));
    mul_ln62_fu_840_p1 <= ap_const_lv17_3200(15 - 1 downto 0);

    outBuffer1x1_address0_assign_proc : process(ap_CS_fsm_state47, grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer1x1_address0, grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_outBuffer1x1_address0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            outBuffer1x1_address0 <= grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_outBuffer1x1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            outBuffer1x1_address0 <= grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer1x1_address0;
        else 
            outBuffer1x1_address0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    outBuffer1x1_ce0_assign_proc : process(ap_CS_fsm_state47, grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer1x1_ce0, grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_outBuffer1x1_ce0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            outBuffer1x1_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_outBuffer1x1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            outBuffer1x1_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer1x1_ce0;
        else 
            outBuffer1x1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    outBuffer1x1_we0_assign_proc : process(ap_CS_fsm_state47, grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer1x1_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            outBuffer1x1_we0 <= grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer1x1_we0;
        else 
            outBuffer1x1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    outBuffer3x3_0_address0_assign_proc : process(ap_CS_fsm_state47, grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_0_address0, grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_0_address0, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            outBuffer3x3_0_address0 <= grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            outBuffer3x3_0_address0 <= grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_0_address0;
        else 
            outBuffer3x3_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    outBuffer3x3_0_ce0_assign_proc : process(ap_CS_fsm_state47, grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_0_ce0, grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_0_ce0, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            outBuffer3x3_0_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            outBuffer3x3_0_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_0_ce0;
        else 
            outBuffer3x3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    outBuffer3x3_0_we0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_0_we0, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            outBuffer3x3_0_we0 <= grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_0_we0;
        else 
            outBuffer3x3_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    outBuffer3x3_1_address0_assign_proc : process(ap_CS_fsm_state47, grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_1_address0, grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_1_address0, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            outBuffer3x3_1_address0 <= grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            outBuffer3x3_1_address0 <= grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_1_address0;
        else 
            outBuffer3x3_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    outBuffer3x3_1_ce0_assign_proc : process(ap_CS_fsm_state47, grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_1_ce0, grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_1_ce0, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            outBuffer3x3_1_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            outBuffer3x3_1_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_1_ce0;
        else 
            outBuffer3x3_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    outBuffer3x3_1_we0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_1_we0, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            outBuffer3x3_1_we0 <= grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_1_we0;
        else 
            outBuffer3x3_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    outBuffer3x3_2_address0_assign_proc : process(ap_CS_fsm_state47, grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_2_address0, grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_2_address0, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            outBuffer3x3_2_address0 <= grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            outBuffer3x3_2_address0 <= grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_2_address0;
        else 
            outBuffer3x3_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    outBuffer3x3_2_ce0_assign_proc : process(ap_CS_fsm_state47, grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_2_ce0, grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_2_ce0, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            outBuffer3x3_2_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_outBuffer3x3_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            outBuffer3x3_2_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_2_ce0;
        else 
            outBuffer3x3_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    outBuffer3x3_2_we0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_2_we0, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            outBuffer3x3_2_we0 <= grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_outBuffer3x3_2_we0;
        else 
            outBuffer3x3_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln62_1_fu_638_p3 <= 
        add_ln56_fu_618_p2 when (icmp_ln57_fu_624_p2(0) = '1') else 
        ti_fu_218;
    select_ln62_fu_630_p3 <= 
        ap_const_lv3_0 when (icmp_ln57_fu_624_p2(0) = '1') else 
        tj_fu_214;
        sext_ln17_5_fu_557_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_877),64));

        sext_ln22_fu_567_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_reg_883),64));

        sext_ln25_fu_577_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln2_reg_889),64));

        sext_ln29_fu_587_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln3_reg_895),64));

    tmp_36_fu_655_p4 <= ((empty_41_fu_651_p1 & empty_41_fu_651_p1) & ap_const_lv4_0);
    trunc_ln62_fu_646_p1 <= select_ln62_1_fu_638_p3(2 - 1 downto 0);

    weight_buf1x1_0_address0_assign_proc : process(ap_CS_fsm_state47, grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_0_address0, grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_0_address0, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            weight_buf1x1_0_address0 <= grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            weight_buf1x1_0_address0 <= grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_0_address0;
        else 
            weight_buf1x1_0_address0 <= "XXXXXX";
        end if; 
    end process;


    weight_buf1x1_0_ce0_assign_proc : process(ap_CS_fsm_state47, grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_0_ce0, grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_0_ce0, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            weight_buf1x1_0_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            weight_buf1x1_0_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_0_ce0;
        else 
            weight_buf1x1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_buf1x1_0_we0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_0_we0, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            weight_buf1x1_0_we0 <= grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_0_we0;
        else 
            weight_buf1x1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_buf1x1_1_address0_assign_proc : process(ap_CS_fsm_state47, grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_1_address0, grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_1_address0, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            weight_buf1x1_1_address0 <= grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            weight_buf1x1_1_address0 <= grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_1_address0;
        else 
            weight_buf1x1_1_address0 <= "XXXXXX";
        end if; 
    end process;


    weight_buf1x1_1_ce0_assign_proc : process(ap_CS_fsm_state47, grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_1_ce0, grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_1_ce0, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            weight_buf1x1_1_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            weight_buf1x1_1_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_1_ce0;
        else 
            weight_buf1x1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_buf1x1_1_we0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_1_we0, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            weight_buf1x1_1_we0 <= grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_1_we0;
        else 
            weight_buf1x1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_buf1x1_2_address0_assign_proc : process(ap_CS_fsm_state47, grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_2_address0, grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_2_address0, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            weight_buf1x1_2_address0 <= grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            weight_buf1x1_2_address0 <= grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_2_address0;
        else 
            weight_buf1x1_2_address0 <= "XXXXXX";
        end if; 
    end process;


    weight_buf1x1_2_ce0_assign_proc : process(ap_CS_fsm_state47, grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_2_ce0, grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_2_ce0, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            weight_buf1x1_2_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_weight_buf1x1_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            weight_buf1x1_2_ce0 <= grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_2_ce0;
        else 
            weight_buf1x1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_buf1x1_2_we0_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_2_we0, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            weight_buf1x1_2_we0 <= grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_weight_buf1x1_2_we0;
        else 
            weight_buf1x1_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    wt_ARADDR_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state12, ap_CS_fsm_state22, ap_CS_fsm_state32, grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARADDR, grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARADDR, grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARADDR, grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARADDR, wt_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state40, ap_CS_fsm_state41, sext_ln17_5_fu_557_p1, sext_ln22_fu_567_p1, sext_ln25_fu_577_p1, sext_ln29_fu_587_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) and (wt_ARREADY = ap_const_logic_1))) then 
            wt_ARADDR <= sext_ln29_fu_587_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) and (wt_ARREADY = ap_const_logic_1))) then 
            wt_ARADDR <= sext_ln25_fu_577_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) and (wt_ARREADY = ap_const_logic_1))) then 
            wt_ARADDR <= sext_ln22_fu_567_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (wt_ARREADY = ap_const_logic_1))) then 
            wt_ARADDR <= sext_ln17_5_fu_557_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state40))) then 
            wt_ARADDR <= grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30))) then 
            wt_ARADDR <= grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            wt_ARADDR <= grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            wt_ARADDR <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARADDR;
        else 
            wt_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    wt_ARLEN_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state12, ap_CS_fsm_state22, ap_CS_fsm_state32, grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARLEN, grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARLEN, grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARLEN, grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARLEN, wt_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) and (wt_ARREADY = ap_const_logic_1))) then 
            wt_ARLEN <= ap_const_lv32_30;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) and (wt_ARREADY = ap_const_logic_1))) then 
            wt_ARLEN <= ap_const_lv32_90;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) and (wt_ARREADY = ap_const_logic_1))) then 
            wt_ARLEN <= ap_const_lv32_3;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (wt_ARREADY = ap_const_logic_1))) then 
            wt_ARLEN <= ap_const_lv32_1B;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state40))) then 
            wt_ARLEN <= grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30))) then 
            wt_ARLEN <= grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            wt_ARLEN <= grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            wt_ARLEN <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARLEN;
        else 
            wt_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    wt_ARVALID_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state12, ap_CS_fsm_state22, ap_CS_fsm_state32, grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARVALID, grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARVALID, grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARVALID, grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARVALID, wt_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state32) and (wt_ARREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state22) and (wt_ARREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (wt_ARREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (wt_ARREADY = ap_const_logic_1)))) then 
            wt_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state40))) then 
            wt_ARVALID <= grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30))) then 
            wt_ARVALID <= grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            wt_ARVALID <= grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            wt_ARVALID <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_ARVALID;
        else 
            wt_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    wt_RREADY_assign_proc : process(grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_RREADY, grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_RREADY, grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_RREADY, grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_RREADY, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state40))) then 
            wt_RREADY <= grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_m_axi_wt_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30))) then 
            wt_RREADY <= grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_m_axi_wt_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            wt_RREADY <= grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_m_axi_wt_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            wt_RREADY <= grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_m_axi_wt_RREADY;
        else 
            wt_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    wt_blk_n_AR_assign_proc : process(m_axi_wt_ARREADY, ap_CS_fsm_state2, ap_CS_fsm_state12, ap_CS_fsm_state22, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            wt_blk_n_AR <= m_axi_wt_ARREADY;
        else 
            wt_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;

end behav;
