# Reading D:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:21 on Oct 15,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:25:21 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:21 on Oct 15,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 22:25:22 on Oct 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:22 on Oct 15,2021
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 22:25:22 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:22 on Oct 15,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 22:25:22 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:22 on Oct 15,2021
# vlog -reportprogress 300 ./mux64x32_1.sv 
# -- Compiling module mux64x32_1
# 
# Top level modules:
# 	mux64x32_1
# End time: 22:25:22 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:22 on Oct 15,2021
# vlog -reportprogress 300 ./register_4.sv 
# -- Compiling module register_4
# -- Compiling module register_4_testbench
# 
# Top level modules:
# 	register_4_testbench
# End time: 22:25:22 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:22 on Oct 15,2021
# vlog -reportprogress 300 ./register_16.sv 
# -- Compiling module register_16
# -- Compiling module register_16_testbench
# 
# Top level modules:
# 	register_16_testbench
# End time: 22:25:22 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:22 on Oct 15,2021
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# -- Compiling module register_64_testbench
# 
# Top level modules:
# 	register_64_testbench
# End time: 22:25:22 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:22 on Oct 15,2021
# vlog -reportprogress 300 ./dec1_2.sv 
# -- Compiling module dec1_2
# -- Compiling module dec1_2_testbench
# 
# Top level modules:
# 	dec1_2_testbench
# End time: 22:25:22 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:22 on Oct 15,2021
# vlog -reportprogress 300 ./dec2_4.sv 
# -- Compiling module dec2_4
# -- Compiling module dec2_4_testbench
# 
# Top level modules:
# 	dec2_4_testbench
# End time: 22:25:22 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:22 on Oct 15,2021
# vlog -reportprogress 300 ./dec4_16.sv 
# -- Compiling module dec4_16
# -- Compiling module dec4_16_testbench
# 
# Top level modules:
# 	dec4_16_testbench
# End time: 22:25:22 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:22 on Oct 15,2021
# vlog -reportprogress 300 ./dec5_32.sv 
# -- Compiling module dec5_32
# -- Compiling module dec5_32_testbench
# 
# Top level modules:
# 	dec5_32_testbench
# End time: 22:25:22 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:22 on Oct 15,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 22:25:22 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:22 on Oct 15,2021
# vlog -reportprogress 300 ./DFF_E.sv 
# -- Compiling module DFF_E
# -- Compiling module DFF_E_testbench
# 
# Top level modules:
# 	DFF_E_testbench
# End time: 22:25:22 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:22 on Oct 15,2021
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 22:25:23 on Oct 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:23 on Oct 15,2021
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 22:25:23 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 22:25:23 on Oct 15,2021
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.dec5_32
# Loading work.dec1_2
# Loading work.dec4_16
# Loading work.dec2_4
# Loading work.register_64
# Loading work.register_16
# Loading work.register_4
# Loading work.DFF_E
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.mux64x32_1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[0]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[1]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[2]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[3]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[4]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[5]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[6]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[7]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[8]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[9]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[10]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[11]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[12]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[13]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[14]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[15]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[16]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[17]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[18]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[19]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[20]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[21]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[22]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[23]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[24]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[25]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[26]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[27]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[28]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[29]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X[30]/regis File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(34): [PCDPC] - Port size (64) does not match connection size (32) for port 'DataIn'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X31 File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(34): [PCDPC] - Port size (1) does not match connection size (32) for port 'WriteEn'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X31 File: ./register_64.sv
# ** Warning: (vsim-3015) ./regfile.sv(34): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register_64.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/X31 File: ./register_64.sv
# ** Warning: Design size of 12496 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
# End time: 22:40:36 on Oct 15,2021, Elapsed time: 0:15:13
# Errors: 0, Warnings: 35
