<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='44' type='std::array&lt;std::array&lt;uint16_t, 32&gt;, 9&gt;'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='41'>// Table representing sub reg of given width and offset.
  // First index is subreg size: 32, 64, 96, 128, 160, 192, 224, 256, 512.
  // Second index is 32 different dword offsets.</doc>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='37' type='std::array&lt;std::array&lt;uint16_t, 32&gt;, 9&gt;'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='87' c='_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='99' u='m' c='_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='194' u='m' c='_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj'/>
